Fitter report for DE1_SoC_Computer
Wed Feb 19 22:55:57 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Wed Feb 19 22:55:56 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_Computer                            ;
; Top-level Entity Name           ; DE10_Nano_Computer                          ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 6,199 / 41,910 ( 15 % )                     ;
; Total registers                 ; 9067                                        ;
; Total pins                      ; 189 / 314 ( 60 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 3,327 / 5,662,720 ( < 1 % )                 ;
; Total RAM Blocks                ; 22 / 553 ( 4 % )                            ;
; Total DSP Blocks                ; 54 / 112 ( 48 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.24        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.9%      ;
;     Processor 3            ;   7.9%      ;
;     Processor 4            ;   7.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                            ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                ; Destination Port         ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                        ; SERIESTERMINATIONCONTROL ;                       ;
; CLOCK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_wire[0]                                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[35]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[36]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[37]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[38]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[39]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[40]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[41]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[42]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[43]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[44]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[45]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[46]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~481                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~140                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~481                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][32]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~140                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][24]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][25]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][26]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][27]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~140                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~481                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][24]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][25]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~44                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[16]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[17]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[18]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[11]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[16]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[17]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[18]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[19]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[20]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[21]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[22]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[36]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[37]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[38]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[39]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[40]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[41]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[42]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[43]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[44]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[45]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[46]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[47]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[0]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[1]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[2]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[3]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[4]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[5]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[6]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[7]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[8]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[9]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[10]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[11]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[12]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[16]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[17]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[18]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[19]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[20]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[21]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[22]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[36]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[0]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[1]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[2]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[3]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[4]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[5]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[6]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[7]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[8]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[9]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[10]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[11]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[12]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[13]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[14]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[15]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[16]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[17]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[18]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[19]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[20]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[21]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[22]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[23]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[24]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[36]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[37]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[38]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[39]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[40]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[41]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[42]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[43]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[44]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[45]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[46]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[0]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[1]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[2]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[3]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[3]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[4]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[4]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[5]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[6]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[7]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[8]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[9]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[10]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[10]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[11]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[12]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[12]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[0]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[1]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[2]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[3]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[3]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[4]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[4]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[5]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[6]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[7]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[8]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[9]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[10]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[10]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[11]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[12]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[12]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[13]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[13]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[14]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[14]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[15]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[15]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[16]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[16]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[17]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[17]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[18]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[18]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[19]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[19]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[20]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[20]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[21]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[21]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[22]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[22]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[23]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[23]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[24]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[24]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~481                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~140                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~481                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][32]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~140                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][24]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][25]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][26]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][27]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~140                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~481                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][24]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][25]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~44                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[16]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[17]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[18]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[11]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[16]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[17]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[18]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[19]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[20]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[21]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[22]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[36]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[37]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[38]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[39]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[40]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[41]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[42]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[43]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[44]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[45]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[46]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[47]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[0]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[1]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[2]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[3]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[4]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[5]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[6]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[7]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[8]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[9]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[10]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[11]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[12]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[16]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[17]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[18]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[19]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[20]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[21]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[22]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[36]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[0]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[1]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[2]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[3]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[4]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[5]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[6]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[7]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[8]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[9]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[10]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[11]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[12]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[13]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[14]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[15]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[16]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[17]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[18]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[19]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[20]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[21]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[22]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[23]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[24]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[36]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[37]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[38]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[39]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[40]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[41]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[42]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[43]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[44]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[45]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[46]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[0]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[1]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[2]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[3]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[3]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[4]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[4]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[5]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[6]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[7]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[8]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[9]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[10]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[10]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[11]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[12]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[12]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[0]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[1]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[2]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[3]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[3]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[4]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[4]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[5]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[6]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[7]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[8]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[9]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[10]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[10]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[11]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[12]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[12]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[13]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[13]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[14]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[14]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[15]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[15]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[16]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[16]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[17]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[17]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[18]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[18]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[19]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[19]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[20]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[20]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[21]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[21]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[22]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[22]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[23]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[23]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[24]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[24]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[26]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[27]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[28]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[29]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[30]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[31]~SCLR_LUT                                                                                                                                                                                                                                                       ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[32]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[33]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[34]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[35]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[36]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]                                                                                                                                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl2c[37]~_Duplicate_1                                                                                                                                                                                                                                                   ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~481                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~140                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                                                                                                                                                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~481                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][32]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~140                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][24]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][25]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][26]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][27]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~140                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][1]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][2]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][3]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][4]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][5]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][6]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][7]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][8]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][9]                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][10]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][11]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][16]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][17]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][18]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][19]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][20]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][21]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][22]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~add_lh_hlmac_pl[0][0]                                                                                                                                                                                                                                                         ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~481                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][1]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][2]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][3]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][4]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][5]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][6]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][7]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][8]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][9]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][10]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][11]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][12]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][13]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][14]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][15]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][16]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][17]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][18]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][19]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][20]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][21]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][22]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][23]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][24]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][25]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_hh_pl[0][0]                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~mult_ll_pl[0][35]                                                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822                                                                                                                                                                                                                                                                           ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~44                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][1]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][2]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][3]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][4]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][5]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][6]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][7]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][8]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][9]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][10]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][11]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][12]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][13]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][14]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][15]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][16]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][17]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][24]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][25]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][26]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][27]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][28]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][29]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][30]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][31]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][32]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][33]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_ll_pl[0][34]                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[0]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[1]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[2]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[3]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[4]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[5]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[6]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]                                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                   ; AX                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]                                                                                                                                                                                                                                                                       ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Q                        ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|dataa_input_reg[7]~_Duplicate_1                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397                                                                                                                                                                                                                                                                                ; AY                       ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[11]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[12]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[13]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[14]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[15]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[16]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[17]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xi_prod_dffe3[18]                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[11]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[16]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[17]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[18]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[19]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[20]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[21]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[22]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[36]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[37]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[38]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[39]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[40]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[41]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[42]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[43]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[44]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[45]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[46]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_extra0_reg[47]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[0]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[1]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[2]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[3]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[4]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[5]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[6]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[7]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[8]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[9]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[10]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[11]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|datab_input_reg[12]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[12]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[13]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[14]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[15]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[16]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[17]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[18]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[19]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[20]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[21]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[22]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[23]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_extra0_reg[36]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[0]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[1]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[2]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[3]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[4]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[5]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[6]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[7]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[8]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[9]                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[10]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[11]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[12]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[13]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[14]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[15]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[16]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[17]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[18]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[19]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[20]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[21]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[22]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[23]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|datab_input_reg[24]                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[24]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[25]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[26]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[27]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[28]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[29]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[30]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[31]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[32]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[33]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[34]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[35]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[36]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[37]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[38]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[39]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[40]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[41]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[42]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[43]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[44]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[45]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|result_extra0_reg[46]                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; RESULTA                  ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[0]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[1]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[2]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[3]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[3]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[4]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[4]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[5]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[6]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[7]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[8]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[9]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[10]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[10]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[11]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[12]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AY                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[12]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_0[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[0]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[1]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[2]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[3]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[3]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[4]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[4]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[5]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[5]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[6]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[6]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[7]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[7]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[8]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[8]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[9]                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[10]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[10]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[11]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[11]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[12]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[12]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[13]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[13]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[14]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[14]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[15]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[15]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[16]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[16]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[17]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[17]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[18]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[18]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[19]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[19]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[20]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[20]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[21]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[21]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[22]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[22]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[23]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[23]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[24]                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8                                                                                                                                                                                                                                                                      ; AX                       ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[24]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|x_dffe_4[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][120]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][120]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][8]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][15]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][17]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem[0][20]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][123]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][123]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]~DUPLICATE                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                  ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]~DUPLICATE                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[89]~DUPLICATE                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                 ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter|address_reg[2]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                       ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                             ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg~DUPLICATE                                                                                                                               ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_in_axi:parallel_port_in_axi|readdata[26]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_in_axi:parallel_port_in_axi|readdata[26]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[4]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[4]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[8]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[8]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[17]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[17]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[25]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[25]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[29]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[29]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[31]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[31]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|data_out[30]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|data_out[30]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|readdata[13]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|readdata[13]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|readdata[15]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|readdata[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_k0v:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_k0v:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_k0v:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_k0v:auto_generated|cntr_ohf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:exp_and_reg1_rtl_0|shift_taps_gvu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:exp_and_reg1_rtl_0|shift_taps_gvu:auto_generated|cntr_phf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|convert_altbarrel_shift_kof:altbarrel_shift6|sbit_piper1d[2]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|convert_altbarrel_shift_kof:altbarrel_shift6|sbit_piper1d[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|convert_altbarrel_shift_kof:altbarrel_shift6|sbit_piper2d[23]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|convert_altbarrel_shift_kof:altbarrel_shift6|sbit_piper2d[23]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|dataa_reg[9]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|dataa_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|dataa_reg[14]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|dataa_reg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|dataa_reg[20]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|dataa_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|int_or_reg3                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|int_or_reg3~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[1]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[9]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[10]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[12]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[12]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[16]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[16]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[17]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[17]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[20]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[20]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[23]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[23]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[26]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[26]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[29]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_result_reg[29]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_rounded_reg[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|integer_rounded_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|mantissa_input_reg[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|mantissa_input_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|sign_input_reg3                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|sign_input_reg3~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; count[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; count[3]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; count[5]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; count[7]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; count[11]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; count[17]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; count[24]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; count[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; inputLayer[0][7]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; inputLayer[0][7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; inputLayer[1][6]                                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; inputLayer[1][6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|exp_out_dffe5[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|exp_out_dffe5[0]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe14                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe14~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe8                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe8~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[12]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[17]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[8]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[8]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe10                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe10~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|datab_man_dffe1[3]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|datab_man_dffe1[3]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[11]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[11]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[23]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[13]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[16]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[18]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[21]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[18]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[18]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[7]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[16]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[23]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[1]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[3]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[3]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[8]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[8]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[16]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[16]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|exp_result_ff[2]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|exp_result_ff[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|man_round_p2[12]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|man_round_p2[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[17]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[17]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[21]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|dataa_input_reg[21]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe11                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe11~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[1]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[1]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[20]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[20]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[21]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[21]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[23]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[23]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[25]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[25]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[2]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|dataa_man_dffe1[5]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|dataa_man_dffe1[5]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|datab_man_dffe1[9]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|datab_man_dffe1[9]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|datab_man_dffe1[19]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|datab_man_dffe1[19]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[3]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe12                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe12~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[15]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[0]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[19]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[19]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|man_round_p2[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|man_round_p2[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|exp_result_ff[3]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|exp_result_ff[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|exp_result_ff[6]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|exp_result_ff[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[5]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[5]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[7]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[7]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe10                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe10~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[19]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[19]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[0]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[1]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[2]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[2]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_value_dffe1[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_value_dffe1[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_value_dffe1[2]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_value_dffe1[2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[34]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[34]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[1]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[4]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[4]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[6]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[6]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[14]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[14]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[18]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[18]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xf_pre_dffe9[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xf_pre_dffe9[13]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xf_pre_dffe9[25]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xf_pre_dffe9[25]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated|pipeline_dffe[1]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated|pipeline_dffe[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated|pipeline_dffe[2]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[32]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[32]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[34]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[34]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_output_reg[37]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_output_reg[37]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_output_reg[41]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_output_reg[41]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[18]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[18]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[31]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[31]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0|shift_taps_dvu:auto_generated|cntr_gjf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0|shift_taps_dvu:auto_generated|cntr_gjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0|shift_taps_dvu:auto_generated|cntr_gjf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0|shift_taps_dvu:auto_generated|cntr_gjf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[2]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[4]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[4]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[6]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe5                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated|dffe5~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe7                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe7~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe9                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated|dffe9~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[25]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_add_sub_res_mag_dffe21[25]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[11]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[11]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[18]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[18]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|fraction_dffe1[19]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|fraction_dffe1[19]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value|add_sub_3ri:auto_generated|pipeline_dffe[3]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value|add_sub_3ri:auto_generated|pipeline_dffe[3]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value|add_sub_3ri:auto_generated|pipeline_dffe[4]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value|add_sub_3ri:auto_generated|pipeline_dffe[4]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[2]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[2]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[26]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|pipe_wl1c[26]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|sel_pipel4d1c                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|sel_pipel4d1c~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[0]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[3]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[3]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[6]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[6]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[12]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[12]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xf_pre_dffe9[10]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xf_pre_dffe9[10]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|exp_dffe1_14[0]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|exp_dffe1_14[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated|pipeline_dffe[2]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated|pipeline_dffe[2]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[26]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[26]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[29]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[29]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[20]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[20]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[29]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[29]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[30]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[30]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:exp_out_dffe5_rtl_0|shift_taps_d0v:auto_generated|cntr_bjf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:exp_out_dffe5_rtl_0|shift_taps_d0v:auto_generated|cntr_bjf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|dataa_man_dffe1[17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|dataa_man_dffe1[17]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|datab_man_dffe1[25]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|datab_man_dffe1[25]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|denormal_res_dffe4                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|denormal_res_dffe4~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated|pipeline_dffe[8]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[6]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_dffe31[6]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_b0v:auto_generated|cntr_9jf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_b0v:auto_generated|cntr_9jf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_b0v:auto_generated|cntr_9jf:cntr1|counter_reg_bit[3]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_b0v:auto_generated|cntr_9jf:cntr1|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:extra_ln2_dffe_1_rtl_0|shift_taps_cvu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:extra_ln2_dffe_1_rtl_0|shift_taps_cvu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:extra_ln2_dffe_1_rtl_0|shift_taps_cvu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:extra_ln2_dffe_1_rtl_0|shift_taps_cvu:auto_generated|cntr_rhf:cntr1|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|fraction_dffe1[8]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|fraction_dffe1[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[3]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[3]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[13]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[13]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[17]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|result_pipe_dffe16[17]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xf_pre_dffe9[11]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|xf_pre_dffe9[11]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0|shift_taps_f0v:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0|shift_taps_f0v:auto_generated|cntr_shf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated|pipeline_dffe[3]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated|pipeline_dffe[3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[31]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|result_output_reg[31]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|result_output_reg[47]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[13]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[13]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[17]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[17]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[35]                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|result_output_reg[35]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                               ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                        ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                                ; Ignored Value ; Ignored Source             ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Input Register         ; DE10_Nano_Computer                          ;              ; *                                                                                                         ; ON            ; QSF Assignment             ;
; PLL Compensation Mode       ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal               ; DE10_Nano_Computer                          ;              ; The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                 ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                 ; on            ; Compiler or HDL Assignment ;
+-----------------------------+---------------------------------------------+--------------+-----------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 22548 ) ; 0.00 % ( 0 / 22548 )       ; 0.00 % ( 0 / 22548 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 22548 ) ; 0.00 % ( 0 / 22548 )       ; 0.00 % ( 0 / 22548 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                  ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                                  ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                             ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                           ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border ;
; hard_block:auto_generated_inst                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                            ;
+-------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                      ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                                  ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                             ; 0.00 % ( 0 / 21685 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; Computer_System_ARM_A9_HPS_hps_io_border:border ; 0.00 % ( 0 / 845 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst                  ; 0.00 % ( 0 / 18 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/robert/projects/XORFloat32/DE1_SoC_Computer.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6,199 / 41,910        ; 15 %  ;
; ALMs needed [=A-B+C]                                        ; 6,199                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7,193 / 41,910        ; 17 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,071                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,890                 ;       ;
;         [c] ALMs used for registers                         ; 1,232                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,000 / 41,910        ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 41,910            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 6                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 990 / 4,191           ; 24 %  ;
;     -- Logic LABs                                           ; 990                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 10,582                ;       ;
;     -- 7 input functions                                    ; 72                    ;       ;
;     -- 6 input functions                                    ; 1,762                 ;       ;
;     -- 5 input functions                                    ; 1,769                 ;       ;
;     -- 4 input functions                                    ; 1,426                 ;       ;
;     -- <=3 input functions                                  ; 5,553                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,238                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 8,841                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 8,605 / 83,820        ; 10 %  ;
;         -- Secondary logic registers                        ; 236 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 8,631                 ;       ;
;         -- Routing optimization registers                   ; 210                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 189 / 314             ; 60 %  ;
;     -- Clock pins                                           ; 8 / 8                 ; 100 % ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 1 / 1 ( 100 % )       ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 22 / 553              ; 4 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 3,327 / 5,662,720     ; < 1 % ;
; Total block memory implementation bits                      ; 225,280 / 5,662,720   ; 4 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 54 / 112              ; 48 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 4.9% / 4.8% / 5.1%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 19.3% / 18.2% / 22.6% ;       ;
; Maximum fan-out                                             ; 7715                  ;       ;
; Highest non-global fan-out                                  ; 982                   ;       ;
; Total fan-out                                               ; 65864                 ;       ;
; Average fan-out                                             ; 3.02                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                            ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; Computer_System_ARM_A9_HPS_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 6199 / 41910 ( 15 % ) ; 0 / 41910 ( 0 % )                               ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 6199                  ; 0                                               ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 7193 / 41910 ( 17 % ) ; 0 / 41910 ( 0 % )                               ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 3071                  ; 0                                               ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2890                  ; 0                                               ; 0                              ;
;         [c] ALMs used for registers                         ; 1232                  ; 0                                               ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                               ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1000 / 41910 ( 2 % )  ; 0 / 41910 ( 0 % )                               ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 6 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )                               ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                               ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                                               ; 0                              ;
;         [c] Due to LAB input limits                         ; 6                     ; 0                                               ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                               ; 0                              ;
;                                                             ;                       ;                                                 ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                             ; Low                            ;
;                                                             ;                       ;                                                 ;                                ;
; Total LABs:  partially or completely used                   ; 990 / 4191 ( 24 % )   ; 0 / 4191 ( 0 % )                                ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 990                   ; 0                                               ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                               ; 0                              ;
;                                                             ;                       ;                                                 ;                                ;
; Combinational ALUT usage for logic                          ; 10582                 ; 0                                               ; 0                              ;
;     -- 7 input functions                                    ; 72                    ; 0                                               ; 0                              ;
;     -- 6 input functions                                    ; 1762                  ; 0                                               ; 0                              ;
;     -- 5 input functions                                    ; 1769                  ; 0                                               ; 0                              ;
;     -- 4 input functions                                    ; 1426                  ; 0                                               ; 0                              ;
;     -- <=3 input functions                                  ; 5553                  ; 0                                               ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1238                  ; 0                                               ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                               ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                               ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                               ; 0                              ;
;                                                             ;                       ;                                                 ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                               ; 0                              ;
;     -- By type:                                             ;                       ;                                                 ;                                ;
;         -- Primary logic registers                          ; 8605 / 83820 ( 10 % ) ; 0 / 83820 ( 0 % )                               ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 236 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                               ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                                 ;                                ;
;         -- Design implementation registers                  ; 8631                  ; 0                                               ; 0                              ;
;         -- Routing optimization registers                   ; 210                   ; 0                                               ; 0                              ;
;                                                             ;                       ;                                                 ;                                ;
;                                                             ;                       ;                                                 ;                                ;
; Virtual pins                                                ; 0                     ; 0                                               ; 0                              ;
; I/O pins                                                    ; 111                   ; 77                                              ; 1                              ;
; I/O registers                                               ; 50                    ; 176                                             ; 0                              ;
; Total block memory bits                                     ; 3327                  ; 0                                               ; 0                              ;
; Total block memory implementation bits                      ; 225280                ; 0                                               ; 0                              ;
; M10K block                                                  ; 22 / 553 ( 3 % )      ; 0 / 553 ( 0 % )                                 ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 54 / 112 ( 48 % )     ; 0 / 112 ( 0 % )                                 ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                                 ; 3 / 116 ( 2 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                                  ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                             ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                               ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                                ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                                  ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                              ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                               ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                                 ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                                 ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                               ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                                  ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS QSPI peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                                  ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                   ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                   ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                                ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                                 ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                                  ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                   ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                   ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                                 ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                                 ;                                ;
; Connections                                                 ;                       ;                                                 ;                                ;
;     -- Input Connections                                    ; 9727                  ; 82                                              ; 156                            ;
;     -- Registered Input Connections                         ; 8890                  ; 0                                               ; 0                              ;
;     -- Output Connections                                   ; 186                   ; 109                                             ; 9670                           ;
;     -- Registered Output Connections                        ; 0                     ; 0                                               ; 0                              ;
;                                                             ;                       ;                                                 ;                                ;
; Internal Connections                                        ;                       ;                                                 ;                                ;
;     -- Total Connections                                    ; 65399                 ; 5235                                            ; 9863                           ;
;     -- Registered Connections                               ; 32913                 ; 100                                             ; 0                              ;
;                                                             ;                       ;                                                 ;                                ;
; External Connections                                        ;                       ;                                                 ;                                ;
;     -- Top                                                  ; 36                    ; 51                                              ; 9826                           ;
;     -- Computer_System_ARM_A9_HPS_hps_io_border:border      ; 51                    ; 140                                             ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 9826                  ; 0                                               ; 0                              ;
;                                                             ;                       ;                                                 ;                                ;
; Partition Interface                                         ;                       ;                                                 ;                                ;
;     -- Input Ports                                          ; 23                    ; 12                                              ; 157                            ;
;     -- Output Ports                                         ; 78                    ; 46                                              ; 228                            ;
;     -- Bidir Ports                                          ; 88                    ; 70                                              ; 0                              ;
;                                                             ;                       ;                                                 ;                                ;
; Registered Ports                                            ;                       ;                                                 ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                               ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                               ; 0                              ;
;                                                             ;                       ;                                                 ;                                ;
; Port Connectivity                                           ;                       ;                                                 ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                               ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                               ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                               ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                               ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                               ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                               ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                               ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                               ; 0                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                            ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ADC_DOUT            ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK1_50           ; V11   ; 3B       ; 32           ; 0            ; 0            ; 7716                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ; no        ;
; CLOCK2_50           ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK3_50           ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; CLOCK4_50           ; AG5   ; 3B       ; 38           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; Fitter               ; no        ;
; HPS_DDR3_RZQ        ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; B19   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; W24   ; 5B       ; 89           ; 25           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; W21   ; 5B       ; 89           ; 23           ; 3            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; W20   ; 5B       ; 89           ; 23           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                                ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADC_DIN             ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ADC_SCLK            ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]        ; AH19  ; 4A       ; 70           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[10]       ; AF20  ; 4A       ; 72           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[11]       ; AG25  ; 4A       ; 86           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[12]       ; AE15  ; 4A       ; 54           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[1]        ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[2]        ; D11   ; 8A       ; 32           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[3]        ; Y11   ; 3A       ; 8            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[4]        ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[5]        ; AA11  ; 3A       ; 8            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[6]        ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[7]        ; AH18  ; 4A       ; 68           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[8]        ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_ADDR[9]        ; AF25  ; 4A       ; 86           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_BA[0]          ; AD23  ; 4A       ; 76           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_BA[1]          ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CAS_N          ; AB23  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CKE            ; AF23  ; 4A       ; 78           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CLK            ; AA15  ; 4A       ; 64           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_CS_N           ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_LDQM           ; AE23  ; 4A       ; 82           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_RAS_N          ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_UDQM           ; AF22  ; 4A       ; 74           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRAM_WE_N           ; AF27  ; 4A       ; 88           ; 0            ; 35           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_DCLK      ; C14   ; 7B       ; 60           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_FLASH_NCSO      ; A6    ; 7B       ; 63           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; C19   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; B16   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]             ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]             ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]             ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]             ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]             ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]             ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]             ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]             ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                       ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                                ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADC_CS_N          ; U9    ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[0]        ; AH27  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[10]       ; AE11  ; 3B       ; 30           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[11]       ; AE22  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[12]       ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[13]       ; AB26  ; 5B       ; 89           ; 23           ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[14]       ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[15]       ; AA19  ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[1]        ; AE20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[2]        ; AF18  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[3]        ; AC24  ; 5A       ; 89           ; 8            ; 37           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[4]        ; AG10  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[5]        ; AA26  ; 5B       ; 89           ; 23           ; 54           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[6]        ; AA20  ; 5A       ; 89           ; 4            ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[7]        ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[8]        ; AH8   ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; DRAM_DQ[9]        ; AG28  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_CONV_USB_N    ; C6    ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; B14   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[0] ; A8    ; 7B       ; 66           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[1] ; H16   ; 7B       ; 63           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[2] ; A7    ; 7B       ; 63           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_FLASH_DATA[3] ; J16   ; 7B       ; 63           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_GPIO[0]       ; H13   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[47] (inverted)                                                                                                                                                                                                                             ;
; HPS_GPIO[1]       ; A4    ; 7C       ; 57           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[49] (inverted)                                                                                                                                                                                                                             ;
; HPS_GSENSOR_INT   ; A17   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[57] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C1_SCLK     ; C18   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT     ; A19   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[38]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SCLK     ; K18   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                        ;
; HPS_I2C2_SDAT     ; A21   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[40]                                                                                                                                                                                                                                        ;
; HPS_I2C_CONTROL   ; C21   ; 7A       ; 79           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[51] (inverted)                                                                                                                                                                                                                             ;
; HPS_KEY           ; J18   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[55] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; A20   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[53] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[0]    ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[1]    ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[2]    ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_DATA[3]    ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; C16   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                                 ;
; HPS_USB_DATA[0]   ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[29] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[31] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                       ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 6 / 16 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 12 / 32 ( 38 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 23 / 68 ( 34 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 6 / 7 ( 86 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 14 / 19 ( 74 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 21 / 22 ( 95 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 8 / 12 ( 67 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 3 / 6 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; HPS_GPIO[1]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; HPS_FLASH_NCSO                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A7       ; 423        ; 7B             ; HPS_FLASH_DATA[2]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A8       ; 421        ; 7B             ; HPS_FLASH_DATA[0]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A9       ; 419        ; 7B             ; HPS_ENET_RX_DATA[3]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; HPS_ENET_RX_DATA[1]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B             ; HPS_ENET_TX_EN                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B             ; HPS_ENET_MDC                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B             ; HPS_ENET_RX_DATA[0]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B             ; HPS_ENET_TX_DATA[2]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B             ; HPS_ENET_TX_DATA[0]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A             ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 391        ; 7A             ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 389        ; 7A             ; HPS_I2C2_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 387        ; 7A             ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; DRAM_CLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA20     ; 213        ; 5A             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; LEDR[1]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; ADC_DIN                         ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; ADC_DOUT                        ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE12     ; 127        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE23     ; 197        ; 4A             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; LEDR[5]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF23     ; 189        ; 4A             ; DRAM_CKE                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF26     ; 212        ; 5A             ; LEDR[4]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; CLOCK4_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG6      ; 116        ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH2      ; 121        ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A             ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH19     ; 172        ; 4A             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C             ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D             ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D             ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 449        ; 7D             ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D             ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D             ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D             ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B             ; HPS_FLASH_DCLK                  ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C15      ; 418        ; 7B             ; HPS_ENET_RX_DATA[2]             ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A             ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 401        ; 7A             ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; HPS_I2C_CONTROL                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D             ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D12      ; 458        ; 8A             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; HPS_ENET_TX_DATA[3]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; CLOCK3_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D             ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; HPS_GPIO[0]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; HPS_FLASH_DATA[1]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; HPS_ENET_RX_CLK                 ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B             ; HPS_ENET_RX_DV                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B             ; HPS_ENET_TX_DATA[1]             ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B             ; HPS_ENET_GTX_CLK                ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B             ; HPS_FLASH_DATA[3]               ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; HPS_I2C2_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 120        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; ADC_CS_N                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; ADC_SCLK                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; CLOCK1_50                       ; input  ; 2.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; LEDR[3]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; LEDR[2]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A             ; LEDR[0]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B             ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B             ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; CLOCK2_50                       ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; LEDR[6]                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                         ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_FLASH_DCLK      ; Missing drive strength and slew rate ;
; HPS_FLASH_NCSO      ; Missing drive strength and slew rate ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; ADC_DIN             ; Missing drive strength and slew rate ;
; ADC_SCLK            ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]        ; Missing drive strength and slew rate ;
; DRAM_ADDR[10]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[11]       ; Missing drive strength and slew rate ;
; DRAM_ADDR[12]       ; Missing drive strength and slew rate ;
; DRAM_BA[0]          ; Missing drive strength and slew rate ;
; DRAM_BA[1]          ; Missing drive strength and slew rate ;
; DRAM_CAS_N          ; Missing drive strength and slew rate ;
; DRAM_CKE            ; Missing drive strength and slew rate ;
; DRAM_CLK            ; Missing drive strength and slew rate ;
; DRAM_CS_N           ; Missing drive strength and slew rate ;
; DRAM_LDQM           ; Missing drive strength and slew rate ;
; DRAM_RAS_N          ; Missing drive strength and slew rate ;
; DRAM_UDQM           ; Missing drive strength and slew rate ;
; DRAM_WE_N           ; Missing drive strength and slew rate ;
; LEDR[0]             ; Missing drive strength and slew rate ;
; LEDR[1]             ; Missing drive strength and slew rate ;
; LEDR[2]             ; Missing drive strength and slew rate ;
; LEDR[3]             ; Missing drive strength and slew rate ;
; LEDR[4]             ; Missing drive strength and slew rate ;
; LEDR[5]             ; Missing drive strength and slew rate ;
; LEDR[6]             ; Missing drive strength and slew rate ;
; LEDR[7]             ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[0]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[1]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[2]   ; Missing drive strength and slew rate ;
; HPS_FLASH_DATA[3]   ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_GPIO[0]         ; Missing drive strength and slew rate ;
; HPS_GPIO[1]         ; Missing drive strength and slew rate ;
; HPS_I2C_CONTROL     ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C2_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C2_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; ADC_CS_N            ; Missing drive strength and slew rate ;
; DRAM_DQ[0]          ; Missing drive strength and slew rate ;
; DRAM_DQ[1]          ; Missing drive strength and slew rate ;
; DRAM_DQ[2]          ; Missing drive strength and slew rate ;
; DRAM_DQ[3]          ; Missing drive strength and slew rate ;
; DRAM_DQ[4]          ; Missing drive strength and slew rate ;
; DRAM_DQ[5]          ; Missing drive strength and slew rate ;
; DRAM_DQ[6]          ; Missing drive strength and slew rate ;
; DRAM_DQ[7]          ; Missing drive strength and slew rate ;
; DRAM_DQ[8]          ; Missing drive strength and slew rate ;
; DRAM_DQ[9]          ; Missing drive strength and slew rate ;
; DRAM_DQ[10]         ; Missing drive strength and slew rate ;
; DRAM_DQ[11]         ; Missing drive strength and slew rate ;
; DRAM_DQ[12]         ; Missing drive strength and slew rate ;
; DRAM_DQ[13]         ; Missing drive strength and slew rate ;
; DRAM_DQ[14]         ; Missing drive strength and slew rate ;
; DRAM_DQ[15]         ; Missing drive strength and slew rate ;
; CLOCK1_50           ; Incomplete set of assignments        ;
; HPS_DDR3_ADDR[0]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[1]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[2]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[3]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[4]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[5]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[6]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[7]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[8]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[9]    ; Missing location assignment          ;
; HPS_DDR3_ADDR[10]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[11]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[12]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[13]   ; Missing location assignment          ;
; HPS_DDR3_ADDR[14]   ; Missing location assignment          ;
; HPS_DDR3_BA[0]      ; Missing location assignment          ;
; HPS_DDR3_BA[1]      ; Missing location assignment          ;
; HPS_DDR3_BA[2]      ; Missing location assignment          ;
; HPS_DDR3_CAS_N      ; Missing location assignment          ;
; HPS_DDR3_CKE        ; Missing location assignment          ;
; HPS_DDR3_CK_N       ; Missing location assignment          ;
; HPS_DDR3_CK_P       ; Missing location assignment          ;
; HPS_DDR3_CS_N       ; Missing location assignment          ;
; HPS_DDR3_DM[0]      ; Missing location assignment          ;
; HPS_DDR3_DM[1]      ; Missing location assignment          ;
; HPS_DDR3_DM[2]      ; Missing location assignment          ;
; HPS_DDR3_DM[3]      ; Missing location assignment          ;
; HPS_DDR3_ODT        ; Missing location assignment          ;
; HPS_DDR3_RAS_N      ; Missing location assignment          ;
; HPS_DDR3_RESET_N    ; Missing location assignment          ;
; HPS_DDR3_WE_N       ; Missing location assignment          ;
; CLOCK4_50           ; Missing location assignment          ;
; DRAM_ADDR[0]        ; Missing location assignment          ;
; DRAM_ADDR[1]        ; Missing location assignment          ;
; DRAM_ADDR[2]        ; Missing location assignment          ;
; DRAM_ADDR[3]        ; Missing location assignment          ;
; DRAM_ADDR[4]        ; Missing location assignment          ;
; DRAM_ADDR[5]        ; Missing location assignment          ;
; DRAM_ADDR[6]        ; Missing location assignment          ;
; DRAM_ADDR[7]        ; Missing location assignment          ;
; DRAM_ADDR[8]        ; Missing location assignment          ;
; DRAM_ADDR[9]        ; Missing location assignment          ;
; DRAM_ADDR[10]       ; Missing location assignment          ;
; DRAM_ADDR[11]       ; Missing location assignment          ;
; DRAM_ADDR[12]       ; Missing location assignment          ;
; DRAM_BA[0]          ; Missing location assignment          ;
; DRAM_BA[1]          ; Missing location assignment          ;
; DRAM_CAS_N          ; Missing location assignment          ;
; DRAM_CKE            ; Missing location assignment          ;
; DRAM_CLK            ; Missing location assignment          ;
; DRAM_CS_N           ; Missing location assignment          ;
; DRAM_LDQM           ; Missing location assignment          ;
; DRAM_RAS_N          ; Missing location assignment          ;
; DRAM_UDQM           ; Missing location assignment          ;
; DRAM_WE_N           ; Missing location assignment          ;
; HPS_DDR3_DQ[0]      ; Missing location assignment          ;
; HPS_DDR3_DQ[1]      ; Missing location assignment          ;
; HPS_DDR3_DQ[2]      ; Missing location assignment          ;
; HPS_DDR3_DQ[3]      ; Missing location assignment          ;
; HPS_DDR3_DQ[4]      ; Missing location assignment          ;
; HPS_DDR3_DQ[5]      ; Missing location assignment          ;
; HPS_DDR3_DQ[6]      ; Missing location assignment          ;
; HPS_DDR3_DQ[7]      ; Missing location assignment          ;
; HPS_DDR3_DQ[8]      ; Missing location assignment          ;
; HPS_DDR3_DQ[9]      ; Missing location assignment          ;
; HPS_DDR3_DQ[10]     ; Missing location assignment          ;
; HPS_DDR3_DQ[11]     ; Missing location assignment          ;
; HPS_DDR3_DQ[12]     ; Missing location assignment          ;
; HPS_DDR3_DQ[13]     ; Missing location assignment          ;
; HPS_DDR3_DQ[14]     ; Missing location assignment          ;
; HPS_DDR3_DQ[15]     ; Missing location assignment          ;
; HPS_DDR3_DQ[16]     ; Missing location assignment          ;
; HPS_DDR3_DQ[17]     ; Missing location assignment          ;
; HPS_DDR3_DQ[18]     ; Missing location assignment          ;
; HPS_DDR3_DQ[19]     ; Missing location assignment          ;
; HPS_DDR3_DQ[20]     ; Missing location assignment          ;
; HPS_DDR3_DQ[21]     ; Missing location assignment          ;
; HPS_DDR3_DQ[22]     ; Missing location assignment          ;
; HPS_DDR3_DQ[23]     ; Missing location assignment          ;
; HPS_DDR3_DQ[24]     ; Missing location assignment          ;
; HPS_DDR3_DQ[25]     ; Missing location assignment          ;
; HPS_DDR3_DQ[26]     ; Missing location assignment          ;
; HPS_DDR3_DQ[27]     ; Missing location assignment          ;
; HPS_DDR3_DQ[28]     ; Missing location assignment          ;
; HPS_DDR3_DQ[29]     ; Missing location assignment          ;
; HPS_DDR3_DQ[30]     ; Missing location assignment          ;
; HPS_DDR3_DQ[31]     ; Missing location assignment          ;
; HPS_DDR3_DQS_N[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_N[3]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[0]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[1]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[2]   ; Missing location assignment          ;
; HPS_DDR3_DQS_P[3]   ; Missing location assignment          ;
; DRAM_DQ[0]          ; Missing location assignment          ;
; DRAM_DQ[1]          ; Missing location assignment          ;
; DRAM_DQ[2]          ; Missing location assignment          ;
; DRAM_DQ[3]          ; Missing location assignment          ;
; DRAM_DQ[4]          ; Missing location assignment          ;
; DRAM_DQ[5]          ; Missing location assignment          ;
; DRAM_DQ[6]          ; Missing location assignment          ;
; DRAM_DQ[7]          ; Missing location assignment          ;
; DRAM_DQ[8]          ; Missing location assignment          ;
; DRAM_DQ[9]          ; Missing location assignment          ;
; DRAM_DQ[10]         ; Missing location assignment          ;
; DRAM_DQ[11]         ; Missing location assignment          ;
; DRAM_DQ[12]         ; Missing location assignment          ;
; DRAM_DQ[13]         ; Missing location assignment          ;
; DRAM_DQ[14]         ; Missing location assignment          ;
; DRAM_DQ[15]         ; Missing location assignment          ;
; HPS_DDR3_RZQ        ; Missing location assignment          ;
+---------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                   ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                                                                   ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                               ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                    ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                              ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                    ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                  ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                 ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                          ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                         ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                          ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                          ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                 ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                    ; N/A                        ;
;     -- M Counter                                                                                                                                                                  ; 12                         ;
;     -- N Counter                                                                                                                                                                  ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                          ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                         ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                 ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                 ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                    ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                   ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                 ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                  ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                   ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                    ; CLOCK1_50~input            ;
;             -- CLKIN(1) source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                    ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                    ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                         ;                            ;
;         -- Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                                                                             ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                             ; On                         ;
;             -- Duty Cycle                                                                                                                                                         ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                        ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                          ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                              ; 0                          ;
;             -- C Counter PRST                                                                                                                                                     ; 1                          ;
;                                                                                                                                                                                   ;                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                       ; Library Name    ;
+-----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
; |DE10_Nano_Computer                                                                                       ; 6199.0 (53.6)        ; 7192.0 (85.6)                    ; 998.5 (32.1)                                      ; 5.5 (0.1)                        ; 0.0 (0.0)            ; 10582 (65)          ; 8841 (171)                ; 226 (226)     ; 3327              ; 22    ; 54         ; 189  ; 0            ; |DE10_Nano_Computer                                                                                                                                                                                                                                                                                                                                                                                                    ; DE10_Nano_Computer                                ; work            ;
;    |Computer_System:The_System|                                                                           ; 964.0 (0.0)          ; 1098.8 (0.0)                     ; 136.8 (0.0)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 1634 (0)            ; 1224 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System                                                                                                                                                                                                                                                                                                                                                                         ; Computer_System                                   ; Computer_System ;
;       |Computer_System_ARM_A9_HPS:arm_a9_hps|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps                                                                                                                                                                                                                                                                                                                                   ; Computer_System_ARM_A9_HPS                        ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                        ; Computer_System_ARM_A9_HPS_fpga_interfaces        ; Computer_System ;
;          |Computer_System_ARM_A9_HPS_hps_io:hps_io|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io                                                                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io                 ; Computer_System ;
;             |Computer_System_ARM_A9_HPS_hps_io_border:border|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border                                                                                                                                                                                                                                          ; Computer_System_ARM_A9_HPS_hps_io_border          ; Computer_System ;
;                |hps_sdram:hps_sdram_inst|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; Computer_System ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; Computer_System ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; Computer_System ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; Computer_System ;
;                   |hps_sdram_p0:p0|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; Computer_System ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; Computer_System ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; Computer_System ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; Computer_System ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work            ;
;                                  |ddio_out_uqe:auto_generated|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work            ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; Computer_System ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; Computer_System ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; Computer_System ;
;                   |hps_sdram_pll:pll|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; Computer_System ;
;       |Computer_System_System_PLL:system_pll|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll                                                                                                                                                                                                                                                                                                                                   ; Computer_System_System_PLL                        ; Computer_System ;
;          |Computer_System_System_PLL_sys_pll:sys_pll|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll                                                                                                                                                                                                                                                                                        ; Computer_System_System_PLL_sys_pll                ; Computer_System ;
;             |altera_pll:altera_pll_i|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                ; altera_pll                                        ; work            ;
;       |Computer_System_mm_interconnect_0:mm_interconnect_0|                                               ; 612.1 (0.0)          ; 653.5 (0.0)                      ; 43.0 (0.0)                                        ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 1075 (0)            ; 609 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_0                 ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux|                                          ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001|                                      ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_cmd_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|                                              ; 18.0 (16.0)          ; 20.0 (18.0)                      ; 2.1 (2.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 45 (41)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|                                          ; 18.4 (16.1)          ; 19.3 (17.3)                      ; 0.9 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (41)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux|                                          ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001|                                      ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_0_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux|                                              ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_0_rsp_mux         ; Computer_System ;
;          |Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001|                                          ; 87.1 (87.1)          ; 98.6 (98.6)                      ; 11.6 (11.6)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 176 (176)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_0_rsp_mux         ; Computer_System ;
;          |altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rdata_fifo|         ; 28.2 (28.2)          ; 28.2 (28.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rdata_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rsp_fifo|           ; 30.0 (30.0)          ; 31.3 (31.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 72 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|        ; 26.5 (26.5)          ; 29.2 (29.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 73 (73)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo|          ; 29.7 (29.7)          ; 31.9 (31.9)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (39)             ; 71 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|                                    ; 41.0 (28.2)          ; 42.2 (28.5)                      ; 1.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (51)             ; 13 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent                                                                                                                                                                                                                                                         ; altera_merlin_axi_master_ni                       ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                                       ; 12.8 (12.8)          ; 13.6 (13.6)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                   ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|      ; 60.3 (0.0)           ; 61.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (0)              ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|             ; 60.3 (59.7)          ; 61.8 (61.2)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (84)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                     ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|     ; 68.8 (0.0)           ; 74.0 (0.0)                       ; 5.9 (0.0)                                         ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 102 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter                                                                                                                                                                                                                          ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|             ; 68.8 (68.2)          ; 74.0 (73.3)                      ; 5.9 (5.9)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 88 (87)             ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                          ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                    ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent|                ; 19.7 (1.8)           ; 19.7 (2.2)                       ; 0.0 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (3)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                               ; 17.5 (17.5)          ; 17.5 (17.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent|               ; 19.8 (1.0)           ; 20.2 (1.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (2)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                               ; 18.8 (18.8)          ; 19.2 (19.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                      ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_translator:parallel_port_in_axi_avalon_parallel_port_slave_translator|      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_in_axi_avalon_parallel_port_slave_translator                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:parallel_port_out_axi_avalon_parallel_port_slave_translator|     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_out_axi_avalon_parallel_port_slave_translator                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|                             ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|                             ; 10.2 (10.2)          ; 10.2 (10.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter                                                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; Computer_System ;
;          |altera_merlin_width_adapter:parallel_port_in_axi_avalon_parallel_port_slave_cmd_width_adapter|  ; 34.3 (34.3)          ; 37.5 (37.5)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_in_axi_avalon_parallel_port_slave_cmd_width_adapter                                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:parallel_port_in_axi_avalon_parallel_port_slave_rsp_width_adapter|  ; 24.0 (24.0)          ; 24.3 (24.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_in_axi_avalon_parallel_port_slave_rsp_width_adapter                                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter| ; 42.2 (42.2)          ; 45.0 (45.0)                      ; 3.5 (3.5)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 92 (92)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; Computer_System ;
;          |altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter| ; 29.0 (29.0)          ; 35.7 (35.7)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter                                                                                                                                                                                                                      ; altera_merlin_width_adapter                       ; Computer_System ;
;       |Computer_System_mm_interconnect_1:mm_interconnect_1|                                               ; 308.2 (0.0)          ; 320.0 (0.0)                      ; 12.2 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 540 (0)             ; 343 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                     ; Computer_System_mm_interconnect_1                 ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_demux:cmd_demux|                                          ; 2.5 (2.5)            ; 3.8 (3.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_1_cmd_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001|                                      ; 1.7 (1.7)            ; 2.2 (2.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_1_cmd_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|                                              ; 25.2 (22.9)          ; 25.4 (23.5)                      ; 0.2 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (72)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_1_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                      ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|                                          ; 9.0 (6.7)            ; 9.0 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (21)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_1_cmd_mux         ; Computer_System ;
;             |altera_merlin_arbitrator:arb|                                                                ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux|                                          ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_1_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001|                                      ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                           ; Computer_System_mm_interconnect_1_rsp_demux       ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_mux:rsp_mux|                                              ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                   ; Computer_System_mm_interconnect_1_rsp_mux         ; Computer_System ;
;          |Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001|                                          ; 13.5 (13.5)          ; 13.7 (13.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                               ; Computer_System_mm_interconnect_1_rsp_mux         ; Computer_System ;
;          |altera_avalon_sc_fifo:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent_rdata_fifo|      ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent_rdata_fifo                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo|        ; 19.7 (19.7)          ; 20.4 (20.4)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 26 (26)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rdata_fifo|     ; 26.8 (26.8)          ; 27.0 (27.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rdata_fifo                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo|       ; 21.8 (21.8)          ; 21.9 (21.9)                      ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; Computer_System ;
;          |altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|                                 ; 32.2 (19.7)          ; 32.6 (20.5)                      ; 0.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (39)             ; 14 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                      ; altera_merlin_axi_master_ni                       ; Computer_System ;
;             |altera_merlin_address_alignment:align_address_to_size|                                       ; 12.1 (12.1)          ; 12.1 (12.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|   ; 37.8 (0.0)           ; 39.5 (0.0)                       ; 1.8 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 50 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|             ; 37.8 (37.8)          ; 39.5 (39.5)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 50 (50)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;          |altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter|  ; 66.1 (0.0)           ; 70.6 (0.0)                       ; 4.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter                       ; Computer_System ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|             ; 66.1 (65.8)          ; 70.6 (70.3)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 87 (86)             ; 91 (91)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                       ; altera_merlin_burst_adapter_13_1                  ; Computer_System ;
;                |altera_merlin_address_alignment:align_address_to_size|                                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                 ; altera_merlin_address_alignment                   ; Computer_System ;
;          |altera_merlin_slave_agent:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent|             ; 13.0 (2.5)           ; 13.7 (3.0)                       ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (5)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                               ; 10.5 (10.5)          ; 10.7 (10.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent|            ; 12.0 (2.0)           ; 12.2 (2.2)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (4)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; Computer_System ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                               ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                   ; altera_merlin_burst_uncompressor                  ; Computer_System ;
;          |altera_merlin_slave_translator:parallel_port_in_lw_axi_avalon_parallel_port_slave_translator|   ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:parallel_port_in_lw_axi_avalon_parallel_port_slave_translator                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_slave_translator:parallel_port_out_lw_axi_avalon_parallel_port_slave_translator|  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:parallel_port_out_lw_axi_avalon_parallel_port_slave_translator                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|                          ; 8.0 (8.0)            ; 8.8 (8.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                     ; Computer_System ;
;          |altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|                          ; 8.8 (8.8)            ; 9.7 (9.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                               ; altera_merlin_traffic_limiter                     ; Computer_System ;
;       |Computer_System_parallel_port_in_axi:parallel_port_in_axi|                                         ; 7.8 (7.8)            ; 31.8 (31.8)                      ; 24.0 (24.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 65 (65)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_parallel_port_in_axi:parallel_port_in_axi                                                                                                                                                                                                                                                                                                               ; Computer_System_parallel_port_in_axi              ; Computer_System ;
;       |Computer_System_parallel_port_out_axi:parallel_port_out_axi|                                       ; 21.2 (21.2)          ; 45.2 (45.2)                      ; 23.9 (23.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi                                                                                                                                                                                                                                                                                                             ; Computer_System_parallel_port_out_axi             ; Computer_System ;
;       |Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|                                    ; 13.4 (13.4)          ; 45.2 (45.2)                      ; 31.8 (31.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 99 (99)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi                                                                                                                                                                                                                                                                                                          ; Computer_System_parallel_port_out_axi             ; Computer_System ;
;       |altera_reset_controller:rst_controller|                                                            ; 1.2 (0.3)            ; 1.7 (0.3)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                     ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; Computer_System ;
;       |altera_reset_controller:rst_controller_001|                                                        ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; Computer_System ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                     ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; Computer_System ;
;    |convert:convert_inst|                                                                                 ; 145.2 (0.0)          ; 158.4 (0.0)                      ; 13.7 (0.0)                                        ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 252 (0)             ; 262 (0)                   ; 0 (0)         ; 1006              ; 9     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst                                                                                                                                                                                                                                                                                                                                                                               ; convert                                           ; work            ;
;       |convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|                                     ; 145.2 (48.9)         ; 158.4 (61.6)                     ; 13.7 (13.1)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 252 (58)            ; 262 (161)                 ; 0 (0)         ; 1006              ; 9     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component                                                                                                                                                                                                                                                                                                                 ; convert_altfp_convert_7qm                         ; work            ;
;          |altshift_taps:below_lower_limit1_reg1_rtl_0|                                                    ; 3.5 (0.0)            ; 3.8 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 798               ; 7     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:below_lower_limit1_reg1_rtl_0                                                                                                                                                                                                                                                                     ; altshift_taps                                     ; work            ;
;             |shift_taps_k0v:auto_generated|                                                               ; 3.5 (1.0)            ; 3.8 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (2)                     ; 0 (0)         ; 798               ; 7     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_k0v:auto_generated                                                                                                                                                                                                                                       ; shift_taps_k0v                                    ; work            ;
;                |altsyncram_1v91:altsyncram4|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 798               ; 7     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_k0v:auto_generated|altsyncram_1v91:altsyncram4                                                                                                                                                                                                           ; altsyncram_1v91                                   ; work            ;
;                |cntr_ohf:cntr1|                                                                           ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_k0v:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                        ; cntr_ohf                                          ; work            ;
;          |altshift_taps:exp_and_reg1_rtl_0|                                                               ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 208               ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:exp_and_reg1_rtl_0                                                                                                                                                                                                                                                                                ; altshift_taps                                     ; work            ;
;             |shift_taps_gvu:auto_generated|                                                               ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 5 (2)                     ; 0 (0)         ; 208               ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:exp_and_reg1_rtl_0|shift_taps_gvu:auto_generated                                                                                                                                                                                                                                                  ; shift_taps_gvu                                    ; work            ;
;                |altsyncram_7s91:altsyncram4|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 208               ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:exp_and_reg1_rtl_0|shift_taps_gvu:auto_generated|altsyncram_7s91:altsyncram4                                                                                                                                                                                                                      ; altsyncram_7s91                                   ; work            ;
;                |cntr_phf:cntr1|                                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:exp_and_reg1_rtl_0|shift_taps_gvu:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                   ; cntr_phf                                          ; work            ;
;          |convert_altbarrel_shift_kof:altbarrel_shift6|                                                   ; 62.5 (62.5)          ; 63.1 (63.1)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (104)           ; 90 (90)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|convert_altbarrel_shift_kof:altbarrel_shift6                                                                                                                                                                                                                                                                    ; convert_altbarrel_shift_kof                       ; work            ;
;          |lpm_add_sub:add_sub4|                                                                           ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;             |add_sub_cpe:auto_generated|                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub4|add_sub_cpe:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_cpe                                       ; work            ;
;          |lpm_add_sub:add_sub5|                                                                           ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;             |add_sub_9oe:auto_generated|                                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub5|add_sub_9oe:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_9oe                                       ; work            ;
;          |lpm_add_sub:add_sub7|                                                                           ; 7.8 (0.0)            ; 7.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;             |add_sub_i8f:auto_generated|                                                                  ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub7|add_sub_i8f:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_i8f                                       ; work            ;
;          |lpm_add_sub:add_sub8|                                                                           ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;             |add_sub_k8f:auto_generated|                                                                  ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub8|add_sub_k8f:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_k8f                                       ; work            ;
;          |lpm_add_sub:add_sub9|                                                                           ; 7.2 (0.0)            ; 7.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;             |add_sub_qpe:auto_generated|                                                                  ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_add_sub:add_sub9|add_sub_qpe:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_qpe                                       ; work            ;
;          |lpm_compare:cmpr1|                                                                              ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_compare:cmpr1                                                                                                                                                                                                                                                                                               ; lpm_compare                                       ; work            ;
;             |cmpr_rog:auto_generated|                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_compare:cmpr1|cmpr_rog:auto_generated                                                                                                                                                                                                                                                                       ; cmpr_rog                                          ; work            ;
;          |lpm_compare:cmpr2|                                                                              ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_compare:cmpr2                                                                                                                                                                                                                                                                                               ; lpm_compare                                       ; work            ;
;             |cmpr_heg:auto_generated|                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_compare:cmpr2|cmpr_heg:auto_generated                                                                                                                                                                                                                                                                       ; cmpr_heg                                          ; work            ;
;          |lpm_compare:cmpr3|                                                                              ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_compare:cmpr3                                                                                                                                                                                                                                                                                               ; lpm_compare                                       ; work            ;
;             |cmpr_oeg:auto_generated|                                                                     ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_compare:cmpr3|cmpr_oeg:auto_generated                                                                                                                                                                                                                                                                       ; cmpr_oeg                                          ; work            ;
;          |lpm_compare:max_shift_compare|                                                                  ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_compare:max_shift_compare                                                                                                                                                                                                                                                                                   ; lpm_compare                                       ; work            ;
;             |cmpr_ieg:auto_generated|                                                                     ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lpm_compare:max_shift_compare|cmpr_ieg:auto_generated                                                                                                                                                                                                                                                           ; cmpr_ieg                                          ; work            ;
;    |node:n1|                                                                                              ; 830.0 (0.0)          ; 846.0 (0.0)                      ; 16.5 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1369 (0)            ; 878 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1                                                                                                                                                                                                                                                                                                                                                                                            ; node                                              ; work            ;
;       |add:add_1|                                                                                         ; 348.3 (0.0)          ; 353.7 (0.0)                      ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 580 (0)             ; 318 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1                                                                                                                                                                                                                                                                                                                                                                                  ; add                                               ; work            ;
;          |add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|                                          ; 348.3 (159.7)        ; 353.7 (161.8)                    ; 5.3 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 580 (252)           ; 318 (199)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                            ; add_altfp_add_sub_nti                             ; work            ;
;             |add_altbarrel_shift_aeb:rbarrel_shift|                                                       ; 53.3 (53.3)          ; 53.3 (53.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_aeb                           ; work            ;
;             |add_altbarrel_shift_ltd:lbarrel_shift|                                                       ; 41.3 (41.3)          ; 44.6 (44.6)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_ltd                           ; work            ;
;             |add_altpriority_encoder_e48:trailing_zeros_cnt|                                              ; 11.5 (8.5)           ; 11.5 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_e48                       ; work            ;
;                |add_altpriority_encoder_fj8:altpriority_encoder21|                                        ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                           ; add_altpriority_encoder_fj8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder23|                                     ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                         |add_altpriority_encoder_nh8:altpriority_encoder27|                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25|add_altpriority_encoder_nh8:altpriority_encoder27                                                                     ; add_altpriority_encoder_nh8                       ; work            ;
;                         |add_altpriority_encoder_nh8:altpriority_encoder28|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25|add_altpriority_encoder_nh8:altpriority_encoder28                                                                     ; add_altpriority_encoder_nh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder26|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder24|                                     ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder24|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;             |add_altpriority_encoder_qb6:leading_zeroes_cnt|                                              ; 9.9 (7.6)            ; 10.1 (7.6)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_qb6                       ; work            ;
;                |add_altpriority_encoder_r08:altpriority_encoder7|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                            ; add_altpriority_encoder_r08                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder10|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                |add_altpriority_encoder_rf8:altpriority_encoder8|                                         ; 1.7 (0.7)            ; 2.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                            ; add_altpriority_encoder_rf8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder19|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder20|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;             |lpm_add_sub:add_sub1|                                                                        ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub2|                                                                        ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub3|                                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_poe:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_poe                                       ; work            ;
;             |lpm_add_sub:add_sub4|                                                                        ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:add_sub5|                                                                        ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_pdi:auto_generated|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_pdi                                       ; work            ;
;             |lpm_add_sub:add_sub6|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_lower|                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_lower|                                                               ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                   ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper0|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper1|                                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                  ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_18f:auto_generated|                                                               ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                      ; add_sub_18f                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                 ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                |add_sub_agf:auto_generated|                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                     ; add_sub_agf                                       ; work            ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                 ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                ; lpm_compare                                       ; work            ;
;                |cmpr_e7g:auto_generated|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                        ; cmpr_e7g                                          ; work            ;
;       |add:add_2|                                                                                         ; 338.8 (0.0)          ; 341.4 (0.0)                      ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 567 (0)             ; 310 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2                                                                                                                                                                                                                                                                                                                                                                                  ; add                                               ; work            ;
;          |add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|                                          ; 338.8 (135.3)        ; 341.4 (136.9)                    ; 2.7 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 567 (216)           ; 310 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                            ; add_altfp_add_sub_nti                             ; work            ;
;             |add_altbarrel_shift_aeb:rbarrel_shift|                                                       ; 66.8 (66.8)          ; 66.8 (66.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 89 (89)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_aeb                           ; work            ;
;             |add_altbarrel_shift_ltd:lbarrel_shift|                                                       ; 41.4 (41.4)          ; 42.8 (42.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_ltd                           ; work            ;
;             |add_altpriority_encoder_e48:trailing_zeros_cnt|                                              ; 13.8 (8.5)           ; 13.8 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_e48                       ; work            ;
;                |add_altpriority_encoder_f48:altpriority_encoder22|                                        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_f48:altpriority_encoder22                                                                                                                                                                                                                           ; add_altpriority_encoder_f48                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder29|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_f48:altpriority_encoder22|add_altpriority_encoder_vh8:altpriority_encoder29                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_f48:altpriority_encoder22|add_altpriority_encoder_vh8:altpriority_encoder29|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                |add_altpriority_encoder_fj8:altpriority_encoder21|                                        ; 4.8 (2.8)            ; 4.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                           ; add_altpriority_encoder_fj8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder23|                                     ; 1.0 (0.5)            ; 1.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder26|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder24|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;             |add_altpriority_encoder_qb6:leading_zeroes_cnt|                                              ; 9.1 (6.9)            ; 9.1 (6.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_qb6                       ; work            ;
;                |add_altpriority_encoder_r08:altpriority_encoder7|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                            ; add_altpriority_encoder_r08                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder10|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                |add_altpriority_encoder_rf8:altpriority_encoder8|                                         ; 1.7 (0.7)            ; 1.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                            ; add_altpriority_encoder_rf8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder19|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder20|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;             |lpm_add_sub:add_sub1|                                                                        ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub2|                                                                        ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub3|                                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_poe:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_poe                                       ; work            ;
;             |lpm_add_sub:add_sub4|                                                                        ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:add_sub5|                                                                        ; 2.2 (0.0)            ; 2.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_pdi:auto_generated|                                                               ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_pdi                                       ; work            ;
;             |lpm_add_sub:add_sub6|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_lower|                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_lower|                                                               ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                   ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper0|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper1|                                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                  ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_18f:auto_generated|                                                               ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                      ; add_sub_18f                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                 ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                |add_sub_agf:auto_generated|                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                     ; add_sub_agf                                       ; work            ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                 ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                ; lpm_compare                                       ; work            ;
;                |cmpr_e7g:auto_generated|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                        ; cmpr_e7g                                          ; work            ;
;       |mult:mult_1|                                                                                       ; 70.8 (0.0)           ; 74.0 (0.0)                       ; 3.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1                                                                                                                                                                                                                                                                                                                                                                                ; mult                                              ; work            ;
;          |mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|                                              ; 70.8 (52.5)          ; 74.0 (56.2)                      ; 3.2 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 111 (57)            ; 125 (116)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                              ; mult_altfp_mult_fkn                               ; work            ;
;             |lpm_add_sub:exp_add_adder|                                                                   ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_a9e:auto_generated|                                                               ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_a9e                                       ; work            ;
;             |lpm_add_sub:exp_adj_adder|                                                                   ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_kka:auto_generated|                                                               ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_kka                                       ; work            ;
;             |lpm_add_sub:exp_bias_subtr|                                                                  ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                       ; work            ;
;                |add_sub_idg:auto_generated|                                                               ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                        ; add_sub_idg                                       ; work            ;
;             |lpm_add_sub:man_round_adder|                                                                 ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work            ;
;                |add_sub_bmb:auto_generated|                                                               ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                       ; add_sub_bmb                                       ; work            ;
;             |lpm_mult:man_product2_mult|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work            ;
;                |mult_ncs:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                           ; mult_ncs                                          ; work            ;
;       |mult:mult_2|                                                                                       ; 72.1 (0.0)           ; 77.0 (0.0)                       ; 5.3 (0.0)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 111 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2                                                                                                                                                                                                                                                                                                                                                                                ; mult                                              ; work            ;
;          |mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|                                              ; 72.1 (54.2)          ; 77.0 (59.0)                      ; 5.3 (5.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 111 (57)            ; 125 (116)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                              ; mult_altfp_mult_fkn                               ; work            ;
;             |lpm_add_sub:exp_add_adder|                                                                   ; 4.8 (0.0)            ; 4.9 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_a9e:auto_generated|                                                               ; 4.8 (4.8)            ; 4.9 (4.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_a9e                                       ; work            ;
;             |lpm_add_sub:exp_adj_adder|                                                                   ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_kka:auto_generated|                                                               ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_kka                                       ; work            ;
;             |lpm_add_sub:exp_bias_subtr|                                                                  ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                       ; work            ;
;                |add_sub_idg:auto_generated|                                                               ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                        ; add_sub_idg                                       ; work            ;
;             |lpm_add_sub:man_round_adder|                                                                 ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work            ;
;                |add_sub_bmb:auto_generated|                                                               ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                       ; add_sub_bmb                                       ; work            ;
;             |lpm_mult:man_product2_mult|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work            ;
;                |mult_ncs:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                           ; mult_ncs                                          ; work            ;
;    |node:n2|                                                                                              ; 792.0 (0.0)          ; 829.3 (0.0)                      ; 38.3 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 1301 (0)            ; 852 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2                                                                                                                                                                                                                                                                                                                                                                                            ; node                                              ; work            ;
;       |add:add_1|                                                                                         ; 353.8 (0.0)          ; 359.0 (0.0)                      ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 585 (0)             ; 318 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1                                                                                                                                                                                                                                                                                                                                                                                  ; add                                               ; work            ;
;          |add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|                                          ; 353.8 (166.3)        ; 359.0 (171.5)                    ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 585 (265)           ; 318 (200)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                            ; add_altfp_add_sub_nti                             ; work            ;
;             |add_altbarrel_shift_aeb:rbarrel_shift|                                                       ; 50.5 (50.5)          ; 51.0 (51.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_aeb                           ; work            ;
;             |add_altbarrel_shift_ltd:lbarrel_shift|                                                       ; 41.1 (41.1)          ; 41.1 (41.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_ltd                           ; work            ;
;             |add_altpriority_encoder_e48:trailing_zeros_cnt|                                              ; 11.8 (8.5)           ; 11.8 (8.5)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_e48                       ; work            ;
;                |add_altpriority_encoder_fj8:altpriority_encoder21|                                        ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                           ; add_altpriority_encoder_fj8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder23|                                     ; 2.0 (0.5)            ; 2.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                         |add_altpriority_encoder_nh8:altpriority_encoder27|                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25|add_altpriority_encoder_nh8:altpriority_encoder27                                                                     ; add_altpriority_encoder_nh8                       ; work            ;
;                         |add_altpriority_encoder_nh8:altpriority_encoder28|                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25|add_altpriority_encoder_nh8:altpriority_encoder28                                                                     ; add_altpriority_encoder_nh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder26|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder24|                                     ; 1.3 (0.8)            ; 1.3 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder24|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;             |add_altpriority_encoder_qb6:leading_zeroes_cnt|                                              ; 9.6 (7.4)            ; 9.6 (7.6)                        ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_qb6                       ; work            ;
;                |add_altpriority_encoder_r08:altpriority_encoder7|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                            ; add_altpriority_encoder_r08                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder10|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                |add_altpriority_encoder_rf8:altpriority_encoder8|                                         ; 1.5 (0.7)            ; 1.5 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                            ; add_altpriority_encoder_rf8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder19|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder20|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;             |lpm_add_sub:add_sub1|                                                                        ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub2|                                                                        ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub3|                                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_poe:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_poe                                       ; work            ;
;             |lpm_add_sub:add_sub4|                                                                        ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:add_sub5|                                                                        ; 2.2 (0.0)            ; 2.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_pdi:auto_generated|                                                               ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_pdi                                       ; work            ;
;             |lpm_add_sub:add_sub6|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_lower|                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_lower|                                                               ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                   ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper0|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper1|                                                              ; 7.7 (0.0)            ; 7.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.7 (7.7)            ; 7.7 (7.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                  ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_18f:auto_generated|                                                               ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                      ; add_sub_18f                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                 ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                |add_sub_agf:auto_generated|                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                     ; add_sub_agf                                       ; work            ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                 ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                ; lpm_compare                                       ; work            ;
;                |cmpr_e7g:auto_generated|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                        ; cmpr_e7g                                          ; work            ;
;       |add:add_2|                                                                                         ; 338.0 (0.0)          ; 343.3 (0.0)                      ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 558 (0)             ; 316 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2                                                                                                                                                                                                                                                                                                                                                                                  ; add                                               ; work            ;
;          |add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|                                          ; 338.0 (133.8)        ; 343.3 (137.5)                    ; 5.3 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 558 (211)           ; 316 (198)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                            ; add_altfp_add_sub_nti                             ; work            ;
;             |add_altbarrel_shift_aeb:rbarrel_shift|                                                       ; 71.3 (71.3)          ; 73.5 (73.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_aeb                           ; work            ;
;             |add_altbarrel_shift_ltd:lbarrel_shift|                                                       ; 41.7 (41.7)          ; 42.2 (42.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_ltd                           ; work            ;
;             |add_altpriority_encoder_e48:trailing_zeros_cnt|                                              ; 12.8 (7.8)           ; 13.0 (8.0)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_e48                       ; work            ;
;                |add_altpriority_encoder_fj8:altpriority_encoder21|                                        ; 5.0 (3.0)            ; 5.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                           ; add_altpriority_encoder_fj8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder23|                                     ; 1.0 (0.5)            ; 1.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder26|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder24|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;             |add_altpriority_encoder_qb6:leading_zeroes_cnt|                                              ; 8.5 (6.5)            ; 8.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_qb6                       ; work            ;
;                |add_altpriority_encoder_r08:altpriority_encoder7|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                            ; add_altpriority_encoder_r08                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder10|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                |add_altpriority_encoder_rf8:altpriority_encoder8|                                         ; 1.5 (0.7)            ; 1.5 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                            ; add_altpriority_encoder_rf8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder19|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder20|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;             |lpm_add_sub:add_sub1|                                                                        ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub2|                                                                        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub3|                                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_poe:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_poe                                       ; work            ;
;             |lpm_add_sub:add_sub4|                                                                        ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:add_sub5|                                                                        ; 2.2 (0.0)            ; 2.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_pdi:auto_generated|                                                               ; 2.2 (2.2)            ; 2.3 (2.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_pdi                                       ; work            ;
;             |lpm_add_sub:add_sub6|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_lower|                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_lower|                                                               ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                   ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper0|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper1|                                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                  ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_18f:auto_generated|                                                               ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                      ; add_sub_18f                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                 ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                |add_sub_agf:auto_generated|                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                     ; add_sub_agf                                       ; work            ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                 ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                ; lpm_compare                                       ; work            ;
;                |cmpr_e7g:auto_generated|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                        ; cmpr_e7g                                          ; work            ;
;       |mult:mult_1|                                                                                       ; 50.6 (0.0)           ; 64.3 (0.0)                       ; 14.7 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_1                                                                                                                                                                                                                                                                                                                                                                                ; mult                                              ; work            ;
;          |mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|                                              ; 50.6 (42.4)          ; 64.3 (44.7)                      ; 14.7 (3.3)                                        ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 79 (44)             ; 109 (86)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                              ; mult_altfp_mult_fkn                               ; work            ;
;             |lpm_add_sub:exp_adj_adder|                                                                   ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_kka:auto_generated|                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_kka                                       ; work            ;
;             |lpm_add_sub:man_round_adder|                                                                 ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work            ;
;                |add_sub_bmb:auto_generated|                                                               ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                       ; add_sub_bmb                                       ; work            ;
;             |lpm_mult:man_product2_mult|                                                                  ; -0.7 (0.0)           ; 10.8 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work            ;
;                |mult_ncs:auto_generated|                                                                  ; -0.7 (-0.7)          ; 10.8 (10.8)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                           ; mult_ncs                                          ; work            ;
;       |mult:mult_2|                                                                                       ; 49.6 (0.0)           ; 62.8 (0.0)                       ; 13.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (0)              ; 109 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_2                                                                                                                                                                                                                                                                                                                                                                                ; mult                                              ; work            ;
;          |mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|                                              ; 49.6 (41.8)          ; 62.8 (42.9)                      ; 13.2 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (44)             ; 109 (84)                  ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                              ; mult_altfp_mult_fkn                               ; work            ;
;             |lpm_add_sub:exp_adj_adder|                                                                   ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_kka:auto_generated|                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_kka                                       ; work            ;
;             |lpm_add_sub:man_round_adder|                                                                 ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work            ;
;                |add_sub_bmb:auto_generated|                                                               ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                       ; add_sub_bmb                                       ; work            ;
;             |lpm_mult:man_product2_mult|                                                                  ; -1.0 (0.0)           ; 11.0 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work            ;
;                |mult_ncs:auto_generated|                                                                  ; -1.0 (-1.0)          ; 11.0 (11.0)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                           ; mult_ncs                                          ; work            ;
;    |node:n3|                                                                                              ; 831.8 (0.0)          ; 869.8 (0.0)                      ; 39.5 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 1369 (0)            ; 936 (0)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3                                                                                                                                                                                                                                                                                                                                                                                            ; node                                              ; work            ;
;       |add:add_1|                                                                                         ; 353.8 (0.0)          ; 356.0 (0.0)                      ; 2.9 (0.0)                                         ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 585 (0)             ; 320 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1                                                                                                                                                                                                                                                                                                                                                                                  ; add                                               ; work            ;
;          |add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|                                          ; 353.8 (167.6)        ; 356.0 (170.7)                    ; 2.9 (3.8)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 585 (265)           ; 320 (202)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                            ; add_altfp_add_sub_nti                             ; work            ;
;             |add_altbarrel_shift_aeb:rbarrel_shift|                                                       ; 48.9 (48.9)          ; 48.9 (48.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (58)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_aeb                           ; work            ;
;             |add_altbarrel_shift_ltd:lbarrel_shift|                                                       ; 41.3 (41.3)          ; 41.6 (41.6)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_ltd                           ; work            ;
;             |add_altpriority_encoder_e48:trailing_zeros_cnt|                                              ; 11.3 (7.8)           ; 12.2 (8.7)                       ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_e48                       ; work            ;
;                |add_altpriority_encoder_fj8:altpriority_encoder21|                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                           ; add_altpriority_encoder_fj8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder23|                                     ; 2.0 (0.5)            ; 2.0 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                         |add_altpriority_encoder_nh8:altpriority_encoder27|                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25|add_altpriority_encoder_nh8:altpriority_encoder27                                                                     ; add_altpriority_encoder_nh8                       ; work            ;
;                         |add_altpriority_encoder_nh8:altpriority_encoder28|                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25|add_altpriority_encoder_nh8:altpriority_encoder28                                                                     ; add_altpriority_encoder_nh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder26|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder24|                                     ; 1.5 (1.0)            ; 1.5 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder24|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;             |add_altpriority_encoder_qb6:leading_zeroes_cnt|                                              ; 8.8 (6.8)            ; 9.0 (7.3)                        ; 0.2 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_qb6                       ; work            ;
;                |add_altpriority_encoder_r08:altpriority_encoder7|                                         ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                            ; add_altpriority_encoder_r08                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder10|                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                |add_altpriority_encoder_rf8:altpriority_encoder8|                                         ; 1.5 (0.7)            ; 1.5 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                            ; add_altpriority_encoder_rf8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder19|                                     ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder20|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;             |lpm_add_sub:add_sub1|                                                                        ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub2|                                                                        ; 4.7 (0.0)            ; 5.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.7 (4.7)            ; 5.0 (5.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub3|                                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_poe:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_poe                                       ; work            ;
;             |lpm_add_sub:add_sub4|                                                                        ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:add_sub5|                                                                        ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_pdi:auto_generated|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_pdi                                       ; work            ;
;             |lpm_add_sub:add_sub6|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_lower|                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_lower|                                                               ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                   ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper0|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper1|                                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                  ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_18f:auto_generated|                                                               ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                      ; add_sub_18f                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                 ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                |add_sub_agf:auto_generated|                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                     ; add_sub_agf                                       ; work            ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                ; lpm_compare                                       ; work            ;
;                |cmpr_e7g:auto_generated|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                        ; cmpr_e7g                                          ; work            ;
;       |add:add_2|                                                                                         ; 338.5 (0.0)          ; 340.1 (0.0)                      ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 558 (0)             ; 317 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2                                                                                                                                                                                                                                                                                                                                                                                  ; add                                               ; work            ;
;          |add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|                                          ; 338.5 (135.8)        ; 340.1 (136.3)                    ; 1.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 558 (211)           ; 317 (196)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                            ; add_altfp_add_sub_nti                             ; work            ;
;             |add_altbarrel_shift_aeb:rbarrel_shift|                                                       ; 70.0 (70.0)          ; 70.0 (70.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (93)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_aeb                           ; work            ;
;             |add_altbarrel_shift_ltd:lbarrel_shift|                                                       ; 41.6 (41.6)          ; 43.9 (43.9)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                      ; add_altbarrel_shift_ltd                           ; work            ;
;             |add_altpriority_encoder_e48:trailing_zeros_cnt|                                              ; 12.5 (7.8)           ; 12.5 (7.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_e48                       ; work            ;
;                |add_altpriority_encoder_fj8:altpriority_encoder21|                                        ; 4.7 (2.8)            ; 4.7 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                           ; add_altpriority_encoder_fj8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder23|                                     ; 0.8 (0.5)            ; 0.8 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder26|                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                       ; add_altpriority_encoder_qh8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder24|                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder24                                                                                                                                                                         ; add_altpriority_encoder_vh8                       ; work            ;
;             |add_altpriority_encoder_qb6:leading_zeroes_cnt|                                              ; 8.8 (6.3)            ; 8.8 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                             ; add_altpriority_encoder_qb6                       ; work            ;
;                |add_altpriority_encoder_r08:altpriority_encoder7|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                            ; add_altpriority_encoder_r08                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder10|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                |add_altpriority_encoder_rf8:altpriority_encoder8|                                         ; 1.7 (0.7)            ; 2.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                            ; add_altpriority_encoder_rf8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder19|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder20|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                          ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                        ; add_altpriority_encoder_6e8                       ; work            ;
;             |lpm_add_sub:add_sub1|                                                                        ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub2|                                                                        ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub2|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub3|                                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_poe:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_poe                                       ; work            ;
;             |lpm_add_sub:add_sub4|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:add_sub5|                                                                        ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_pdi:auto_generated|                                                               ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_pdi                                       ; work            ;
;             |lpm_add_sub:add_sub6|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                            ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_lower|                                                             ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                            ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                 ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_lower|                                                               ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                              ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                                   ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper0|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper1|                                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                  ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_18f:auto_generated|                                                               ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                      ; add_sub_18f                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                 ; 5.2 (0.0)            ; 5.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                |add_sub_agf:auto_generated|                                                               ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                                     ; add_sub_agf                                       ; work            ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                 ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                ; lpm_compare                                       ; work            ;
;                |cmpr_e7g:auto_generated|                                                                  ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                        ; cmpr_e7g                                          ; work            ;
;       |mult:mult_1|                                                                                       ; 69.2 (0.0)           ; 87.8 (0.0)                       ; 18.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (0)             ; 149 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1                                                                                                                                                                                                                                                                                                                                                                                ; mult                                              ; work            ;
;          |mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|                                              ; 69.2 (53.5)          ; 87.8 (60.3)                      ; 18.7 (6.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 113 (59)            ; 149 (117)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                              ; mult_altfp_mult_fkn                               ; work            ;
;             |lpm_add_sub:exp_add_adder|                                                                   ; 5.2 (0.0)            ; 5.6 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_a9e:auto_generated|                                                               ; 5.2 (5.2)            ; 5.6 (5.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_a9e                                       ; work            ;
;             |lpm_add_sub:exp_adj_adder|                                                                   ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_kka:auto_generated|                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_kka                                       ; work            ;
;             |lpm_add_sub:exp_bias_subtr|                                                                  ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                       ; work            ;
;                |add_sub_idg:auto_generated|                                                               ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                        ; add_sub_idg                                       ; work            ;
;             |lpm_add_sub:man_round_adder|                                                                 ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work            ;
;                |add_sub_bmb:auto_generated|                                                               ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                       ; add_sub_bmb                                       ; work            ;
;             |lpm_mult:man_product2_mult|                                                                  ; -0.7 (0.0)           ; 10.8 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work            ;
;                |mult_ncs:auto_generated|                                                                  ; -0.7 (-0.7)          ; 10.8 (10.8)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                           ; mult_ncs                                          ; work            ;
;       |mult:mult_2|                                                                                       ; 70.4 (0.0)           ; 85.9 (0.0)                       ; 16.3 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 113 (0)             ; 150 (0)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2                                                                                                                                                                                                                                                                                                                                                                                ; mult                                              ; work            ;
;          |mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|                                              ; 70.4 (54.0)          ; 85.9 (59.6)                      ; 16.3 (6.4)                                        ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 113 (59)            ; 150 (118)                 ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component                                                                                                                                                                                                                                                                                                                              ; mult_altfp_mult_fkn                               ; work            ;
;             |lpm_add_sub:exp_add_adder|                                                                   ; 5.2 (0.0)            ; 5.3 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_a9e:auto_generated|                                                               ; 5.2 (5.2)            ; 5.3 (5.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_add_adder|add_sub_a9e:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_a9e                                       ; work            ;
;             |lpm_add_sub:exp_adj_adder|                                                                   ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_kka:auto_generated|                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_adj_adder|add_sub_kka:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_kka                                       ; work            ;
;             |lpm_add_sub:exp_bias_subtr|                                                                  ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                       ; work            ;
;                |add_sub_idg:auto_generated|                                                               ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:exp_bias_subtr|add_sub_idg:auto_generated                                                                                                                                                                                                                                                                        ; add_sub_idg                                       ; work            ;
;             |lpm_add_sub:man_round_adder|                                                                 ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder                                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work            ;
;                |add_sub_bmb:auto_generated|                                                               ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_add_sub:man_round_adder|add_sub_bmb:auto_generated                                                                                                                                                                                                                                                                       ; add_sub_bmb                                       ; work            ;
;             |lpm_mult:man_product2_mult|                                                                  ; 0.1 (0.0)            ; 9.8 (0.0)                        ; 9.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                   ; lpm_mult                                          ; work            ;
;                |mult_ncs:auto_generated|                                                                  ; 0.1 (0.1)            ; 9.8 (9.8)                        ; 9.7 (9.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated                                                                                                                                                                                                                                                                           ; mult_ncs                                          ; work            ;
;    |sigmoid:s1|                                                                                           ; 844.1 (0.0)          ; 1080.0 (0.0)                     ; 235.9 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1499 (0)            ; 1480 (0)                  ; 0 (0)         ; 0                 ; 0     ; 16         ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1                                                                                                                                                                                                                                                                                                                                                                                         ; sigmoid                                           ; work            ;
;       |add:add_inst|                                                                                      ; 331.8 (0.0)          ; 344.6 (0.0)                      ; 12.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 560 (0)             ; 292 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst                                                                                                                                                                                                                                                                                                                                                                            ; add                                               ; work            ;
;          |add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|                                          ; 331.8 (134.1)        ; 344.6 (138.1)                    ; 12.7 (4.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 560 (210)           ; 292 (172)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                      ; add_altfp_add_sub_nti                             ; work            ;
;             |add_altbarrel_shift_aeb:rbarrel_shift|                                                       ; 72.5 (72.5)          ; 75.0 (75.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (98)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                ; add_altbarrel_shift_aeb                           ; work            ;
;             |add_altbarrel_shift_ltd:lbarrel_shift|                                                       ; 35.5 (35.5)          ; 41.6 (41.6)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                ; add_altbarrel_shift_ltd                           ; work            ;
;             |add_altpriority_encoder_e48:trailing_zeros_cnt|                                              ; 14.0 (11.7)          ; 14.3 (12.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                       ; add_altpriority_encoder_e48                       ; work            ;
;                |add_altpriority_encoder_fj8:altpriority_encoder21|                                        ; 2.3 (1.3)            ; 2.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                     ; add_altpriority_encoder_fj8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder23|                                     ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                   ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                 ; add_altpriority_encoder_qh8                       ; work            ;
;                         |add_altpriority_encoder_nh8:altpriority_encoder28|                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25|add_altpriority_encoder_nh8:altpriority_encoder28                                                               ; add_altpriority_encoder_nh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder26|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                 ; add_altpriority_encoder_qh8                       ; work            ;
;             |add_altpriority_encoder_qb6:leading_zeroes_cnt|                                              ; 8.6 (6.7)            ; 8.6 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                       ; add_altpriority_encoder_qb6                       ; work            ;
;                |add_altpriority_encoder_r08:altpriority_encoder7|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                      ; add_altpriority_encoder_r08                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder10|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                    ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                  ; add_altpriority_encoder_6e8                       ; work            ;
;                |add_altpriority_encoder_rf8:altpriority_encoder8|                                         ; 1.3 (0.5)            ; 1.4 (0.7)                        ; 0.1 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                      ; add_altpriority_encoder_rf8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder19|                                     ; 0.2 (0.0)            ; 0.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                    ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                  ; add_altpriority_encoder_6e8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder20|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                    ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                  ; add_altpriority_encoder_6e8                       ; work            ;
;             |lpm_add_sub:add_sub1|                                                                        ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub3|                                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_poe:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_poe                                       ; work            ;
;             |lpm_add_sub:add_sub4|                                                                        ; 2.1 (0.0)            ; 2.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:add_sub5|                                                                        ; 2.3 (0.0)            ; 2.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_pdi:auto_generated|                                                               ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_pdi                                       ; work            ;
;             |lpm_add_sub:add_sub6|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_lower|                                                             ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                           ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                          ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                          ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_lower|                                                               ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                             ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper0|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                            ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper1|                                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                            ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                  ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_18f:auto_generated|                                                               ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                ; add_sub_18f                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                 ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                          ; lpm_add_sub                                       ; work            ;
;                |add_sub_agf:auto_generated|                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                               ; add_sub_agf                                       ; work            ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                 ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                          ; lpm_compare                                       ; work            ;
;                |cmpr_e7g:auto_generated|                                                                  ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                  ; cmpr_e7g                                          ; work            ;
;       |expo:expo_inst|                                                                                    ; 340.2 (0.0)          ; 445.3 (0.0)                      ; 105.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 648 (0)             ; 603 (0)                   ; 0 (0)         ; 0                 ; 0     ; 12         ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst                                                                                                                                                                                                                                                                                                                                                                          ; expo                                              ; work            ;
;          |expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|                                                ; 340.2 (74.9)         ; 445.3 (91.5)                     ; 105.1 (16.6)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 648 (114)           ; 603 (166)                 ; 0 (0)         ; 0                 ; 0     ; 12         ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component                                                                                                                                                                                                                                                                                                                          ; expo_altfp_exp_5fc                                ; work            ;
;             |lpm_add_sub:exp_minus_bias|                                                                  ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_minus_bias                                                                                                                                                                                                                                                                                               ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_minus_bias|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                    ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:exp_value_add_bias|                                                              ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_joi:auto_generated|                                                               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias|add_sub_joi:auto_generated                                                                                                                                                                                                                                                                ; add_sub_joi                                       ; work            ;
;             |lpm_add_sub:exp_value_man_over|                                                              ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_man_over                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_man_over|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:invert_exp_value|                                                                ; 2.7 (0.0)            ; 2.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_3ri:auto_generated|                                                               ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value|add_sub_3ri:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_3ri                                       ; work            ;
;             |lpm_add_sub:man_round|                                                                       ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:man_round                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_7pe:auto_generated|                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:man_round|add_sub_7pe:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_7pe                                       ; work            ;
;             |lpm_add_sub:one_minus_xf|                                                                    ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:one_minus_xf                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_5gi:auto_generated|                                                               ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:one_minus_xf|add_sub_5gi:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_5gi                                       ; work            ;
;             |lpm_add_sub:x_fixed_minus_xiln2|                                                             ; 19.0 (0.0)           ; 19.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:x_fixed_minus_xiln2                                                                                                                                                                                                                                                                                          ; lpm_add_sub                                       ; work            ;
;                |add_sub_cgi:auto_generated|                                                               ; 19.0 (19.0)          ; 19.2 (19.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:x_fixed_minus_xiln2|add_sub_cgi:auto_generated                                                                                                                                                                                                                                                               ; add_sub_cgi                                       ; work            ;
;             |lpm_add_sub:xf_minus_ln2|                                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xf_minus_ln2                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_5gi:auto_generated|                                                               ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xf_minus_ln2|add_sub_5gi:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_5gi                                       ; work            ;
;             |lpm_add_sub:xi_add_one|                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xi_add_one                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                       ; work            ;
;                |add_sub_odi:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xi_add_one|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                        ; add_sub_odi                                       ; work            ;
;             |lpm_clshift:rbarrel_shift|                                                                   ; 84.4 (0.0)           ; 87.8 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (0)             ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift                                                                                                                                                                                                                                                                                                ; lpm_clshift                                       ; work            ;
;                |lpm_clshift_vhe:auto_generated|                                                           ; 84.4 (84.4)          ; 87.8 (87.8)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (165)           ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated                                                                                                                                                                                                                                                                 ; lpm_clshift_vhe                                   ; work            ;
;             |lpm_compare:tbl1_compare|                                                                    ; 0.3 (0.0)            ; 0.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_compare:tbl1_compare                                                                                                                                                                                                                                                                                                 ; lpm_compare                                       ; work            ;
;                |cmpr_lhg:auto_generated|                                                                  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_compare:tbl1_compare|cmpr_lhg:auto_generated                                                                                                                                                                                                                                                                         ; cmpr_lhg                                          ; work            ;
;             |lpm_mult:man_prod|                                                                           ; 22.0 (0.0)           ; 45.8 (0.0)                       ; 23.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod                                                                                                                                                                                                                                                                                                        ; lpm_mult                                          ; work            ;
;                |mult_56r:auto_generated|                                                                  ; 22.0 (22.0)          ; 45.8 (45.8)                      ; 23.8 (23.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated                                                                                                                                                                                                                                                                                ; mult_56r                                          ; work            ;
;             |lpm_mult:tbl1_tbl2_prod|                                                                     ; 22.8 (0.0)           ; 48.8 (0.0)                       ; 26.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work            ;
;                |mult_96r:auto_generated|                                                                  ; 22.8 (22.8)          ; 48.8 (48.8)                      ; 26.0 (26.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated                                                                                                                                                                                                                                                                          ; mult_96r                                          ; work            ;
;             |lpm_mult:tbl3_taylor_prod|                                                                   ; 22.0 (0.0)           ; 48.0 (0.0)                       ; 26.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod                                                                                                                                                                                                                                                                                                ; lpm_mult                                          ; work            ;
;                |mult_66r:auto_generated|                                                                  ; 22.0 (22.0)          ; 48.0 (48.0)                      ; 26.0 (26.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated                                                                                                                                                                                                                                                                        ; mult_66r                                          ; work            ;
;             |lpm_mult:xi_ln2_prod|                                                                        ; 12.9 (0.0)           ; 21.2 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod                                                                                                                                                                                                                                                                                                     ; lpm_mult                                          ; work            ;
;                |mult_35r:auto_generated|                                                                  ; 12.9 (12.9)          ; 21.2 (21.2)                      ; 8.2 (8.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated                                                                                                                                                                                                                                                                             ; mult_35r                                          ; work            ;
;             |lpm_mult:xi_prod|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod                                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_s6p:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated                                                                                                                                                                                                                                                                                 ; mult_s6p                                          ; work            ;
;             |lpm_mux:table_one|                                                                           ; 16.7 (0.0)           ; 16.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_one                                                                                                                                                                                                                                                                                                        ; lpm_mux                                           ; work            ;
;                |mux_4nc:auto_generated|                                                                   ; 16.7 (16.7)          ; 16.7 (16.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_one|mux_4nc:auto_generated                                                                                                                                                                                                                                                                                 ; mux_4nc                                           ; work            ;
;             |lpm_mux:table_three|                                                                         ; 3.7 (0.0)            ; 4.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_three                                                                                                                                                                                                                                                                                                      ; lpm_mux                                           ; work            ;
;                |mux_2nc:auto_generated|                                                                   ; 3.7 (3.7)            ; 4.5 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_three|mux_2nc:auto_generated                                                                                                                                                                                                                                                                               ; mux_2nc                                           ; work            ;
;             |lpm_mux:table_two|                                                                           ; 10.7 (0.0)           ; 12.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_two                                                                                                                                                                                                                                                                                                        ; lpm_mux                                           ; work            ;
;                |mux_7nc:auto_generated|                                                                   ; 10.7 (10.7)          ; 12.0 (12.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_two|mux_7nc:auto_generated                                                                                                                                                                                                                                                                                 ; mux_7nc                                           ; work            ;
;       |inverse:inverse_inst|                                                                              ; 172.0 (0.0)          ; 290.1 (0.0)                      ; 118.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 291 (0)             ; 585 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst                                                                                                                                                                                                                                                                                                                                                                    ; inverse                                           ; work            ;
;          |inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|                                          ; 172.0 (48.3)         ; 290.1 (97.2)                     ; 118.1 (48.8)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 291 (85)            ; 585 (196)                 ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component                                                                                                                                                                                                                                                                                                              ; inverse_altfp_inv_vec                             ; work            ;
;             |inverse_altfp_inv_and_or_ckd:altfp_inv_and_or2|                                              ; 3.2 (3.2)            ; 4.5 (4.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_ckd:altfp_inv_and_or2                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_ckd                      ; work            ;
;             |inverse_altfp_inv_and_or_hld:altfp_inv_and_or5|                                              ; 1.8 (1.8)            ; 2.4 (2.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_hld:altfp_inv_and_or5                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_hld                      ; work            ;
;             |inverse_altfp_inv_and_or_umd:altfp_inv_and_or3|                                              ; 3.7 (3.7)            ; 4.5 (4.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_umd:altfp_inv_and_or3                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_umd                      ; work            ;
;             |inverse_altfp_inv_and_or_vid:altfp_inv_and_or4|                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_vid:altfp_inv_and_or4                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_vid                      ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r1c1_add|                                                    ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c1_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r1c2_add|                                                    ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c2_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c2_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c2_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r1c3_add|                                                    ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c3_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c3_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c3_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r2c1_add|                                                    ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r2c1_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r2c1_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r2c1_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_58i:slope_r2c2_add|                                                    ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r2c2_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_58i                         ; work            ;
;                |lpm_add_sub:add_sub8|                                                                     ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_huh:auto_generated|                                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated                                                                                                                                                                                                                     ; add_sub_huh                                       ; work            ;
;             |inverse_altfp_inv_csa_58i:slope_r3c1_add|                                                    ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_58i                         ; work            ;
;                |lpm_add_sub:add_sub8|                                                                     ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_huh:auto_generated|                                                            ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated                                                                                                                                                                                                                     ; add_sub_huh                                       ; work            ;
;             |inverse_altfp_inv_csa_tbi:diff_adder_0|                                                      ; 19.5 (0.0)           ; 21.9 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0                                                                                                                                                                                                                                                                       ; inverse_altfp_inv_csa_tbi                         ; work            ;
;                |lpm_add_sub:csa_lower|                                                                    ; 7.2 (0.0)            ; 8.2 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                   |add_sub_cdi:auto_generated|                                                            ; 7.2 (7.2)            ; 8.2 (8.2)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated                                                                                                                                                                                                                      ; add_sub_cdi                                       ; work            ;
;                |lpm_add_sub:csa_upper0|                                                                   ; 6.0 (0.0)            ; 7.3 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 6.0 (6.0)            ; 7.3 (7.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;                |lpm_add_sub:csa_upper1|                                                                   ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper1                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper1|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;             |inverse_altfp_inv_csa_tbi:diff_adder_1|                                                      ; 19.4 (0.2)           ; 20.3 (0.3)                       ; 0.9 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (1)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1                                                                                                                                                                                                                                                                       ; inverse_altfp_inv_csa_tbi                         ; work            ;
;                |lpm_add_sub:csa_lower|                                                                    ; 7.0 (0.0)            ; 7.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_lower                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                   |add_sub_cdi:auto_generated|                                                            ; 7.0 (7.0)            ; 7.7 (7.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated                                                                                                                                                                                                                      ; add_sub_cdi                                       ; work            ;
;                |lpm_add_sub:csa_upper0|                                                                   ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper0                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper0|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;                |lpm_add_sub:csa_upper1|                                                                   ; 5.5 (0.0)            ; 6.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper1                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 5.5 (5.5)            ; 6.0 (6.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper1|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;             |lpm_add_sub:approx_sub|                                                                      ; 2.8 (0.0)            ; 3.4 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:approx_sub                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rli:auto_generated|                                                               ; 2.8 (2.8)            ; 3.4 (3.4)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:approx_sub|add_sub_rli:auto_generated                                                                                                                                                                                                                                                            ; add_sub_rli                                       ; work            ;
;             |lpm_add_sub:bias_adjustment|                                                                 ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:bias_adjustment                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work            ;
;                |add_sub_4cl:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:bias_adjustment|add_sub_4cl:auto_generated                                                                                                                                                                                                                                                       ; add_sub_4cl                                       ; work            ;
;             |lpm_add_sub:modified_add|                                                                    ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:modified_add                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work            ;
;                |add_sub_8ni:auto_generated|                                                               ; 5.8 (5.8)            ; 6.3 (6.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:modified_add|add_sub_8ni:auto_generated                                                                                                                                                                                                                                                          ; add_sub_8ni                                       ; work            ;
;             |lpm_compare:cmpr6|                                                                           ; 1.2 (0.0)            ; 1.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_compare:cmpr6                                                                                                                                                                                                                                                                                            ; lpm_compare                                       ; work            ;
;                |cmpr_hfi:auto_generated|                                                                  ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_compare:cmpr6|cmpr_hfi:auto_generated                                                                                                                                                                                                                                                                    ; cmpr_hfi                                          ; work            ;
;             |lpm_mult:inner_mult0|                                                                        ; 0.6 (0.0)            ; 11.5 (0.0)                       ; 10.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_j9r:auto_generated|                                                                  ; 0.6 (0.6)            ; 11.5 (11.5)                      ; 10.9 (10.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_j9r                                          ; work            ;
;             |lpm_mult:inner_mult1|                                                                        ; 4.7 (0.0)            ; 22.1 (0.0)                       ; 17.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 50 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_p9r:auto_generated|                                                                  ; 4.7 (4.7)            ; 22.1 (22.1)                      ; 17.4 (17.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_p9r                                          ; work            ;
;             |lpm_mult:outer_mult0|                                                                        ; 5.5 (0.0)            ; 22.9 (0.0)                       ; 17.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_l9r:auto_generated|                                                                  ; 5.5 (5.5)            ; 22.9 (22.9)                      ; 17.4 (17.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_l9r                                          ; work            ;
;             |lpm_mult:outer_mult1|                                                                        ; 3.8 (0.0)            ; 20.2 (0.0)                       ; 16.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_i9r:auto_generated|                                                                  ; 3.8 (3.8)            ; 20.2 (20.2)                      ; 16.4 (16.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_i9r                                          ; work            ;
;             |lpm_mux:mux1|                                                                                ; 8.4 (0.0)            ; 8.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mux:mux1                                                                                                                                                                                                                                                                                                 ; lpm_mux                                           ; work            ;
;                |mux_4dg:auto_generated|                                                                   ; 8.4 (8.4)            ; 8.4 (8.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mux:mux1|mux_4dg:auto_generated                                                                                                                                                                                                                                                                          ; mux_4dg                                           ; work            ;
;    |sigmoid:s2|                                                                                           ; 853.5 (0.0)          ; 1093.7 (0.0)                     ; 240.2 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1515 (0)            ; 1495 (0)                  ; 0 (0)         ; 52                ; 1     ; 16         ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2                                                                                                                                                                                                                                                                                                                                                                                         ; sigmoid                                           ; work            ;
;       |add:add_inst|                                                                                      ; 346.0 (0.0)          ; 353.7 (0.0)                      ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 576 (0)             ; 307 (0)                   ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst                                                                                                                                                                                                                                                                                                                                                                            ; add                                               ; work            ;
;          |add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|                                          ; 346.0 (135.2)        ; 353.7 (139.7)                    ; 7.7 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 576 (210)           ; 307 (171)                 ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                      ; add_altfp_add_sub_nti                             ; work            ;
;             |add_altbarrel_shift_aeb:rbarrel_shift|                                                       ; 71.2 (71.2)          ; 73.8 (73.8)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (98)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                ; add_altbarrel_shift_aeb                           ; work            ;
;             |add_altbarrel_shift_ltd:lbarrel_shift|                                                       ; 39.9 (39.9)          ; 39.9 (39.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                ; add_altbarrel_shift_ltd                           ; work            ;
;             |add_altpriority_encoder_e48:trailing_zeros_cnt|                                              ; 14.5 (11.7)          ; 14.8 (12.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                       ; add_altpriority_encoder_e48                       ; work            ;
;                |add_altpriority_encoder_fj8:altpriority_encoder21|                                        ; 2.8 (1.3)            ; 2.8 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                     ; add_altpriority_encoder_fj8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder23|                                     ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                   ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                 ; add_altpriority_encoder_qh8                       ; work            ;
;                         |add_altpriority_encoder_nh8:altpriority_encoder28|                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25|add_altpriority_encoder_nh8:altpriority_encoder28                                                               ; add_altpriority_encoder_nh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder26|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                 ; add_altpriority_encoder_qh8                       ; work            ;
;             |add_altpriority_encoder_qb6:leading_zeroes_cnt|                                              ; 9.6 (7.4)            ; 9.6 (7.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                       ; add_altpriority_encoder_qb6                       ; work            ;
;                |add_altpriority_encoder_r08:altpriority_encoder7|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                      ; add_altpriority_encoder_r08                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder10|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                    ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                  ; add_altpriority_encoder_6e8                       ; work            ;
;                |add_altpriority_encoder_rf8:altpriority_encoder8|                                         ; 1.7 (0.7)            ; 1.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                      ; add_altpriority_encoder_rf8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder19|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                    ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                  ; add_altpriority_encoder_6e8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder20|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                    ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                  ; add_altpriority_encoder_6e8                       ; work            ;
;             |altshift_taps:sign_out_dffe5_rtl_0|                                                          ; 7.8 (0.0)            ; 9.0 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 12 (0)                    ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0                                                                                                                                                                                                                                                                                   ; altshift_taps                                     ; work            ;
;                |shift_taps_dvu:auto_generated|                                                            ; 7.8 (4.3)            ; 9.0 (5.0)                        ; 1.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (9)              ; 12 (5)                    ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0|shift_taps_dvu:auto_generated                                                                                                                                                                                                                                                     ; shift_taps_dvu                                    ; work            ;
;                   |altsyncram_3s91:altsyncram5|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 52                ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0|shift_taps_dvu:auto_generated|altsyncram_3s91:altsyncram5                                                                                                                                                                                                                         ; altsyncram_3s91                                   ; work            ;
;                   |cntr_gjf:cntr1|                                                                        ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0|shift_taps_dvu:auto_generated|cntr_gjf:cntr1                                                                                                                                                                                                                                      ; cntr_gjf                                          ; work            ;
;             |lpm_add_sub:add_sub1|                                                                        ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub3|                                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_poe:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_poe                                       ; work            ;
;             |lpm_add_sub:add_sub4|                                                                        ; 1.9 (0.0)            ; 1.9 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:add_sub5|                                                                        ; 2.2 (0.0)            ; 2.7 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_pdi:auto_generated|                                                               ; 2.2 (2.2)            ; 2.7 (2.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_pdi                                       ; work            ;
;             |lpm_add_sub:add_sub6|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_lower|                                                             ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                           ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                          ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                          ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_lower|                                                               ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                             ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper0|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                            ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper1|                                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                            ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                  ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_18f:auto_generated|                                                               ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                ; add_sub_18f                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                 ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                          ; lpm_add_sub                                       ; work            ;
;                |add_sub_agf:auto_generated|                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                               ; add_sub_agf                                       ; work            ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                 ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                          ; lpm_compare                                       ; work            ;
;                |cmpr_e7g:auto_generated|                                                                  ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                  ; cmpr_e7g                                          ; work            ;
;       |expo:expo_inst|                                                                                    ; 342.9 (0.0)          ; 452.4 (0.0)                      ; 109.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 648 (0)             ; 604 (0)                   ; 0 (0)         ; 0                 ; 0     ; 12         ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst                                                                                                                                                                                                                                                                                                                                                                          ; expo                                              ; work            ;
;          |expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|                                                ; 342.9 (78.5)         ; 452.4 (91.4)                     ; 109.5 (12.9)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 648 (114)           ; 604 (163)                 ; 0 (0)         ; 0                 ; 0     ; 12         ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component                                                                                                                                                                                                                                                                                                                          ; expo_altfp_exp_5fc                                ; work            ;
;             |lpm_add_sub:exp_minus_bias|                                                                  ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_minus_bias                                                                                                                                                                                                                                                                                               ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_minus_bias|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                    ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:exp_value_add_bias|                                                              ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_joi:auto_generated|                                                               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias|add_sub_joi:auto_generated                                                                                                                                                                                                                                                                ; add_sub_joi                                       ; work            ;
;             |lpm_add_sub:exp_value_man_over|                                                              ; 2.5 (0.0)            ; 3.5 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_man_over                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_man_over|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:invert_exp_value|                                                                ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_3ri:auto_generated|                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value|add_sub_3ri:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_3ri                                       ; work            ;
;             |lpm_add_sub:man_round|                                                                       ; 5.6 (0.0)            ; 5.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:man_round                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_7pe:auto_generated|                                                               ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:man_round|add_sub_7pe:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_7pe                                       ; work            ;
;             |lpm_add_sub:one_minus_xf|                                                                    ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:one_minus_xf                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_5gi:auto_generated|                                                               ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:one_minus_xf|add_sub_5gi:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_5gi                                       ; work            ;
;             |lpm_add_sub:x_fixed_minus_xiln2|                                                             ; 19.0 (0.0)           ; 19.2 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:x_fixed_minus_xiln2                                                                                                                                                                                                                                                                                          ; lpm_add_sub                                       ; work            ;
;                |add_sub_cgi:auto_generated|                                                               ; 19.0 (19.0)          ; 19.2 (19.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:x_fixed_minus_xiln2|add_sub_cgi:auto_generated                                                                                                                                                                                                                                                               ; add_sub_cgi                                       ; work            ;
;             |lpm_add_sub:xf_minus_ln2|                                                                    ; 14.7 (0.0)           ; 14.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xf_minus_ln2                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_5gi:auto_generated|                                                               ; 14.7 (14.7)          ; 14.7 (14.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xf_minus_ln2|add_sub_5gi:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_5gi                                       ; work            ;
;             |lpm_add_sub:xi_add_one|                                                                      ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xi_add_one                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                       ; work            ;
;                |add_sub_odi:auto_generated|                                                               ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xi_add_one|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                        ; add_sub_odi                                       ; work            ;
;             |lpm_clshift:rbarrel_shift|                                                                   ; 83.4 (0.0)           ; 92.4 (0.0)                       ; 9.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (0)             ; 56 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift                                                                                                                                                                                                                                                                                                ; lpm_clshift                                       ; work            ;
;                |lpm_clshift_vhe:auto_generated|                                                           ; 83.4 (83.4)          ; 92.4 (92.4)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (165)           ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated                                                                                                                                                                                                                                                                 ; lpm_clshift_vhe                                   ; work            ;
;             |lpm_compare:tbl1_compare|                                                                    ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_compare:tbl1_compare                                                                                                                                                                                                                                                                                                 ; lpm_compare                                       ; work            ;
;                |cmpr_lhg:auto_generated|                                                                  ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_compare:tbl1_compare|cmpr_lhg:auto_generated                                                                                                                                                                                                                                                                         ; cmpr_lhg                                          ; work            ;
;             |lpm_mult:man_prod|                                                                           ; 21.2 (0.0)           ; 46.5 (0.0)                       ; 25.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod                                                                                                                                                                                                                                                                                                        ; lpm_mult                                          ; work            ;
;                |mult_56r:auto_generated|                                                                  ; 21.2 (21.2)          ; 46.5 (46.5)                      ; 25.2 (25.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated                                                                                                                                                                                                                                                                                ; mult_56r                                          ; work            ;
;             |lpm_mult:tbl1_tbl2_prod|                                                                     ; 23.0 (0.0)           ; 49.3 (0.0)                       ; 26.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work            ;
;                |mult_96r:auto_generated|                                                                  ; 23.0 (23.0)          ; 49.3 (49.3)                      ; 26.3 (26.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated                                                                                                                                                                                                                                                                          ; mult_96r                                          ; work            ;
;             |lpm_mult:tbl3_taylor_prod|                                                                   ; 22.0 (0.0)           ; 48.0 (0.0)                       ; 26.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod                                                                                                                                                                                                                                                                                                ; lpm_mult                                          ; work            ;
;                |mult_66r:auto_generated|                                                                  ; 22.0 (22.0)          ; 48.0 (48.0)                      ; 26.0 (26.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated                                                                                                                                                                                                                                                                        ; mult_66r                                          ; work            ;
;             |lpm_mult:xi_ln2_prod|                                                                        ; 13.1 (0.0)           ; 21.4 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod                                                                                                                                                                                                                                                                                                     ; lpm_mult                                          ; work            ;
;                |mult_35r:auto_generated|                                                                  ; 13.1 (13.1)          ; 21.4 (21.4)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated                                                                                                                                                                                                                                                                             ; mult_35r                                          ; work            ;
;             |lpm_mult:xi_prod|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod                                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_s6p:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated                                                                                                                                                                                                                                                                                 ; mult_s6p                                          ; work            ;
;             |lpm_mux:table_one|                                                                           ; 16.5 (0.0)           ; 17.0 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_one                                                                                                                                                                                                                                                                                                        ; lpm_mux                                           ; work            ;
;                |mux_4nc:auto_generated|                                                                   ; 16.5 (16.5)          ; 17.0 (17.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_one|mux_4nc:auto_generated                                                                                                                                                                                                                                                                                 ; mux_4nc                                           ; work            ;
;             |lpm_mux:table_three|                                                                         ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_three                                                                                                                                                                                                                                                                                                      ; lpm_mux                                           ; work            ;
;                |mux_2nc:auto_generated|                                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_three|mux_2nc:auto_generated                                                                                                                                                                                                                                                                               ; mux_2nc                                           ; work            ;
;             |lpm_mux:table_two|                                                                           ; 10.7 (0.0)           ; 11.0 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_two                                                                                                                                                                                                                                                                                                        ; lpm_mux                                           ; work            ;
;                |mux_7nc:auto_generated|                                                                   ; 10.7 (10.7)          ; 11.0 (11.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_two|mux_7nc:auto_generated                                                                                                                                                                                                                                                                                 ; mux_7nc                                           ; work            ;
;       |inverse:inverse_inst|                                                                              ; 164.6 (0.0)          ; 287.7 (0.0)                      ; 123.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 291 (0)             ; 584 (0)                   ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst                                                                                                                                                                                                                                                                                                                                                                    ; inverse                                           ; work            ;
;          |inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|                                          ; 164.6 (43.6)         ; 287.7 (94.5)                     ; 123.1 (50.9)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 291 (85)            ; 584 (197)                 ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component                                                                                                                                                                                                                                                                                                              ; inverse_altfp_inv_vec                             ; work            ;
;             |inverse_altfp_inv_and_or_ckd:altfp_inv_and_or2|                                              ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_ckd:altfp_inv_and_or2                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_ckd                      ; work            ;
;             |inverse_altfp_inv_and_or_hld:altfp_inv_and_or5|                                              ; 1.8 (1.8)            ; 2.2 (2.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_hld:altfp_inv_and_or5                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_hld                      ; work            ;
;             |inverse_altfp_inv_and_or_umd:altfp_inv_and_or3|                                              ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_umd:altfp_inv_and_or3                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_umd                      ; work            ;
;             |inverse_altfp_inv_and_or_vid:altfp_inv_and_or4|                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_vid:altfp_inv_and_or4                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_vid                      ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r1c1_add|                                                    ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c1_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r1c2_add|                                                    ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c2_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c2_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c2_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r1c3_add|                                                    ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c3_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c3_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c3_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r2c1_add|                                                    ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r2c1_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r2c1_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r2c1_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_58i:slope_r2c2_add|                                                    ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r2c2_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_58i                         ; work            ;
;                |lpm_add_sub:add_sub8|                                                                     ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_huh:auto_generated|                                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated                                                                                                                                                                                                                     ; add_sub_huh                                       ; work            ;
;             |inverse_altfp_inv_csa_58i:slope_r3c1_add|                                                    ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_58i                         ; work            ;
;                |lpm_add_sub:add_sub8|                                                                     ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_huh:auto_generated|                                                            ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated                                                                                                                                                                                                                     ; add_sub_huh                                       ; work            ;
;             |inverse_altfp_inv_csa_tbi:diff_adder_0|                                                      ; 19.8 (0.0)           ; 22.8 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0                                                                                                                                                                                                                                                                       ; inverse_altfp_inv_csa_tbi                         ; work            ;
;                |lpm_add_sub:csa_lower|                                                                    ; 7.2 (0.0)            ; 10.0 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                   |add_sub_cdi:auto_generated|                                                            ; 7.2 (7.2)            ; 10.0 (10.0)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated                                                                                                                                                                                                                      ; add_sub_cdi                                       ; work            ;
;                |lpm_add_sub:csa_upper0|                                                                   ; 6.3 (0.0)            ; 6.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 6.3 (6.3)            ; 6.5 (6.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;                |lpm_add_sub:csa_upper1|                                                                   ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper1                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper1|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;             |inverse_altfp_inv_csa_tbi:diff_adder_1|                                                      ; 18.8 (0.2)           ; 21.4 (0.2)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (1)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1                                                                                                                                                                                                                                                                       ; inverse_altfp_inv_csa_tbi                         ; work            ;
;                |lpm_add_sub:csa_lower|                                                                    ; 7.0 (0.0)            ; 8.2 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_lower                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                   |add_sub_cdi:auto_generated|                                                            ; 7.0 (7.0)            ; 8.2 (8.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated                                                                                                                                                                                                                      ; add_sub_cdi                                       ; work            ;
;                |lpm_add_sub:csa_upper0|                                                                   ; 6.0 (0.0)            ; 6.7 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper0                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 6.0 (6.0)            ; 6.7 (6.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper0|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;                |lpm_add_sub:csa_upper1|                                                                   ; 5.5 (0.0)            ; 6.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper1                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 5.5 (5.5)            ; 6.3 (6.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper1|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;             |lpm_add_sub:approx_sub|                                                                      ; 2.8 (0.0)            ; 3.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:approx_sub                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rli:auto_generated|                                                               ; 2.8 (2.8)            ; 3.3 (3.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:approx_sub|add_sub_rli:auto_generated                                                                                                                                                                                                                                                            ; add_sub_rli                                       ; work            ;
;             |lpm_add_sub:bias_adjustment|                                                                 ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:bias_adjustment                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work            ;
;                |add_sub_4cl:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:bias_adjustment|add_sub_4cl:auto_generated                                                                                                                                                                                                                                                       ; add_sub_4cl                                       ; work            ;
;             |lpm_add_sub:modified_add|                                                                    ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:modified_add                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work            ;
;                |add_sub_8ni:auto_generated|                                                               ; 5.8 (5.8)            ; 6.3 (6.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:modified_add|add_sub_8ni:auto_generated                                                                                                                                                                                                                                                          ; add_sub_8ni                                       ; work            ;
;             |lpm_compare:cmpr6|                                                                           ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_compare:cmpr6                                                                                                                                                                                                                                                                                            ; lpm_compare                                       ; work            ;
;                |cmpr_hfi:auto_generated|                                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_compare:cmpr6|cmpr_hfi:auto_generated                                                                                                                                                                                                                                                                    ; cmpr_hfi                                          ; work            ;
;             |lpm_mult:inner_mult0|                                                                        ; -1.0 (0.0)           ; 10.5 (0.0)                       ; 11.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_j9r:auto_generated|                                                                  ; -1.0 (-1.0)          ; 10.5 (10.5)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_j9r                                          ; work            ;
;             |lpm_mult:inner_mult1|                                                                        ; 0.7 (0.0)            ; 21.8 (0.0)                       ; 21.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_p9r:auto_generated|                                                                  ; 0.7 (0.7)            ; 21.8 (21.8)                      ; 21.1 (21.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_p9r                                          ; work            ;
;             |lpm_mult:outer_mult0|                                                                        ; 5.7 (0.0)            ; 24.1 (0.0)                       ; 18.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_l9r:auto_generated|                                                                  ; 5.7 (5.7)            ; 24.1 (24.1)                      ; 18.4 (18.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_l9r                                          ; work            ;
;             |lpm_mult:outer_mult1|                                                                        ; 6.8 (0.0)            ; 20.1 (0.0)                       ; 13.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_i9r:auto_generated|                                                                  ; 6.8 (6.8)            ; 20.1 (20.1)                      ; 13.3 (13.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_i9r                                          ; work            ;
;             |lpm_mux:mux1|                                                                                ; 8.4 (0.0)            ; 8.4 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mux:mux1                                                                                                                                                                                                                                                                                                 ; lpm_mux                                           ; work            ;
;                |mux_4dg:auto_generated|                                                                   ; 8.4 (8.4)            ; 8.4 (8.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mux:mux1|mux_4dg:auto_generated                                                                                                                                                                                                                                                                          ; mux_4dg                                           ; work            ;
;    |sigmoid:s3|                                                                                           ; 884.8 (0.0)          ; 1130.3 (0.0)                     ; 245.5 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1578 (0)            ; 1543 (0)                  ; 0 (0)         ; 2269              ; 12    ; 16         ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3                                                                                                                                                                                                                                                                                                                                                                                         ; sigmoid                                           ; work            ;
;       |add:add_inst|                                                                                      ; 340.3 (0.0)          ; 356.8 (0.0)                      ; 16.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 574 (0)             ; 301 (0)                   ; 0 (0)         ; 312               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst                                                                                                                                                                                                                                                                                                                                                                            ; add                                               ; work            ;
;          |add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|                                          ; 340.3 (134.3)        ; 356.8 (140.8)                    ; 16.6 (6.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 574 (210)           ; 301 (174)                 ; 0 (0)         ; 312               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component                                                                                                                                                                                                                                                                                                                      ; add_altfp_add_sub_nti                             ; work            ;
;             |add_altbarrel_shift_aeb:rbarrel_shift|                                                       ; 72.0 (72.0)          ; 74.7 (74.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (98)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_aeb:rbarrel_shift                                                                                                                                                                                                                                                                                ; add_altbarrel_shift_aeb                           ; work            ;
;             |add_altbarrel_shift_ltd:lbarrel_shift|                                                       ; 36.3 (36.3)          ; 41.4 (41.4)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altbarrel_shift_ltd:lbarrel_shift                                                                                                                                                                                                                                                                                ; add_altbarrel_shift_ltd                           ; work            ;
;             |add_altpriority_encoder_e48:trailing_zeros_cnt|                                              ; 14.5 (11.7)          ; 15.5 (12.5)                      ; 1.0 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt                                                                                                                                                                                                                                                                       ; add_altpriority_encoder_e48                       ; work            ;
;                |add_altpriority_encoder_fj8:altpriority_encoder21|                                        ; 2.8 (1.3)            ; 3.0 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21                                                                                                                                                                                                                     ; add_altpriority_encoder_fj8                       ; work            ;
;                   |add_altpriority_encoder_vh8:altpriority_encoder23|                                     ; 1.5 (0.5)            ; 1.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23                                                                                                                                                                   ; add_altpriority_encoder_vh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder25|                                  ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25                                                                                                                 ; add_altpriority_encoder_qh8                       ; work            ;
;                         |add_altpriority_encoder_nh8:altpriority_encoder28|                               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder25|add_altpriority_encoder_nh8:altpriority_encoder28                                                               ; add_altpriority_encoder_nh8                       ; work            ;
;                      |add_altpriority_encoder_qh8:altpriority_encoder26|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_e48:trailing_zeros_cnt|add_altpriority_encoder_fj8:altpriority_encoder21|add_altpriority_encoder_vh8:altpriority_encoder23|add_altpriority_encoder_qh8:altpriority_encoder26                                                                                                                 ; add_altpriority_encoder_qh8                       ; work            ;
;             |add_altpriority_encoder_qb6:leading_zeroes_cnt|                                              ; 9.0 (6.8)            ; 9.9 (7.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt                                                                                                                                                                                                                                                                       ; add_altpriority_encoder_qb6                       ; work            ;
;                |add_altpriority_encoder_r08:altpriority_encoder7|                                         ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7                                                                                                                                                                                                                      ; add_altpriority_encoder_r08                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder10|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10                                                                                                                                                                    ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_r08:altpriority_encoder7|add_altpriority_encoder_be8:altpriority_encoder10|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                  ; add_altpriority_encoder_6e8                       ; work            ;
;                |add_altpriority_encoder_rf8:altpriority_encoder8|                                         ; 1.7 (0.7)            ; 1.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8                                                                                                                                                                                                                      ; add_altpriority_encoder_rf8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder19|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19                                                                                                                                                                    ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder19|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                  ; add_altpriority_encoder_6e8                       ; work            ;
;                   |add_altpriority_encoder_be8:altpriority_encoder20|                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20                                                                                                                                                                    ; add_altpriority_encoder_be8                       ; work            ;
;                      |add_altpriority_encoder_6e8:altpriority_encoder12|                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|add_altpriority_encoder_qb6:leading_zeroes_cnt|add_altpriority_encoder_rf8:altpriority_encoder8|add_altpriority_encoder_be8:altpriority_encoder20|add_altpriority_encoder_6e8:altpriority_encoder12                                                                                                                  ; add_altpriority_encoder_6e8                       ; work            ;
;             |altshift_taps:exp_out_dffe5_rtl_0|                                                           ; 6.8 (0.0)            ; 7.5 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 9 (0)                     ; 0 (0)         ; 312               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:exp_out_dffe5_rtl_0                                                                                                                                                                                                                                                                                    ; altshift_taps                                     ; work            ;
;                |shift_taps_d0v:auto_generated|                                                            ; 6.8 (3.3)            ; 7.5 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (8)              ; 9 (4)                     ; 0 (0)         ; 312               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:exp_out_dffe5_rtl_0|shift_taps_d0v:auto_generated                                                                                                                                                                                                                                                      ; shift_taps_d0v                                    ; work            ;
;                   |altsyncram_nu91:altsyncram5|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 312               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:exp_out_dffe5_rtl_0|shift_taps_d0v:auto_generated|altsyncram_nu91:altsyncram5                                                                                                                                                                                                                          ; altsyncram_nu91                                   ; work            ;
;                   |cntr_bjf:cntr1|                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:exp_out_dffe5_rtl_0|shift_taps_d0v:auto_generated|cntr_bjf:cntr1                                                                                                                                                                                                                                       ; cntr_bjf                                          ; work            ;
;             |lpm_add_sub:add_sub1|                                                                        ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:add_sub3|                                                                        ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_poe:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub3|add_sub_poe:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_poe                                       ; work            ;
;             |lpm_add_sub:add_sub4|                                                                        ; 2.2 (0.0)            ; 2.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub4|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:add_sub5|                                                                        ; 2.3 (0.0)            ; 2.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_pdi:auto_generated|                                                               ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub5|add_sub_pdi:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_pdi                                       ; work            ;
;             |lpm_add_sub:add_sub6|                                                                        ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub6|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_lower|                                                             ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                      ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                           ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper0|                                                            ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                          ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_2comp_res_upper1|                                                            ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_2comp_res_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                          ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_lower|                                                               ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                        ; lpm_add_sub                                       ; work            ;
;                |add_sub_p6i:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_lower|add_sub_p6i:auto_generated                                                                                                                                                                                                                                                             ; add_sub_p6i                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper0|                                                              ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.0 (7.0)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper0|add_sub_unh:auto_generated                                                                                                                                                                                                                                                            ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_add_sub_upper1|                                                              ; 7.5 (0.0)            ; 7.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_unh:auto_generated|                                                               ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_add_sub_upper1|add_sub_unh:auto_generated                                                                                                                                                                                                                                                            ; add_sub_unh                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_lower|                                                  ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_18f:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_18f:auto_generated                                                                                                                                                                                                                                                ; add_sub_18f                                       ; work            ;
;             |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                 ; 5.5 (0.0)            ; 5.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                          ; lpm_add_sub                                       ; work            ;
;                |add_sub_agf:auto_generated|                                                               ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_agf:auto_generated                                                                                                                                                                                                                                               ; add_sub_agf                                       ; work            ;
;             |lpm_compare:trailing_zeros_limit_comparator|                                                 ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                          ; lpm_compare                                       ; work            ;
;                |cmpr_e7g:auto_generated|                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_compare:trailing_zeros_limit_comparator|cmpr_e7g:auto_generated                                                                                                                                                                                                                                                  ; cmpr_e7g                                          ; work            ;
;       |expo:expo_inst|                                                                                    ; 364.7 (0.0)          ; 472.5 (0.0)                      ; 107.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 700 (0)             ; 632 (0)                   ; 0 (0)         ; 733               ; 5     ; 12         ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst                                                                                                                                                                                                                                                                                                                                                                          ; expo                                              ; work            ;
;          |expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|                                                ; 364.7 (75.2)         ; 472.5 (90.6)                     ; 107.8 (15.4)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 700 (114)           ; 632 (162)                 ; 0 (0)         ; 733               ; 5     ; 12         ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component                                                                                                                                                                                                                                                                                                                          ; expo_altfp_exp_5fc                                ; work            ;
;             |altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0|                                ; 7.0 (0.0)            ; 7.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 8 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0                                                                                                                                                                                                                                                             ; altshift_taps                                     ; work            ;
;                |shift_taps_fvu:auto_generated|                                                            ; 7.0 (3.5)            ; 7.5 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (8)              ; 8 (4)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0|shift_taps_fvu:auto_generated                                                                                                                                                                                                                               ; shift_taps_fvu                                    ; work            ;
;                   |altsyncram_6s91:altsyncram5|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 90                ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0|shift_taps_fvu:auto_generated|altsyncram_6s91:altsyncram5                                                                                                                                                                                                   ; altsyncram_6s91                                   ; work            ;
;                   |cntr_djf:cntr1|                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0|shift_taps_fvu:auto_generated|cntr_djf:cntr1                                                                                                                                                                                                                ; cntr_djf                                          ; work            ;
;             |altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|                                                ; 7.0 (0.0)            ; 7.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 10 (0)                    ; 0 (0)         ; 264               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0                                                                                                                                                                                                                                                                             ; altshift_taps                                     ; work            ;
;                |shift_taps_b0v:auto_generated|                                                            ; 7.0 (3.5)            ; 7.5 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (8)              ; 10 (4)                    ; 0 (0)         ; 264               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_b0v:auto_generated                                                                                                                                                                                                                                               ; shift_taps_b0v                                    ; work            ;
;                   |altsyncram_ju91:altsyncram5|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 264               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_b0v:auto_generated|altsyncram_ju91:altsyncram5                                                                                                                                                                                                                   ; altsyncram_ju91                                   ; work            ;
;                   |cntr_9jf:cntr1|                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_b0v:auto_generated|cntr_9jf:cntr1                                                                                                                                                                                                                                ; cntr_9jf                                          ; work            ;
;             |altshift_taps:extra_ln2_dffe_1_rtl_0|                                                        ; 7.0 (0.0)            ; 7.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 8 (0)                     ; 0 (0)         ; 235               ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:extra_ln2_dffe_1_rtl_0                                                                                                                                                                                                                                                                                     ; altshift_taps                                     ; work            ;
;                |shift_taps_cvu:auto_generated|                                                            ; 7.0 (3.2)            ; 7.0 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (7)              ; 8 (3)                     ; 0 (0)         ; 235               ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:extra_ln2_dffe_1_rtl_0|shift_taps_cvu:auto_generated                                                                                                                                                                                                                                                       ; shift_taps_cvu                                    ; work            ;
;                   |altsyncram_2s91:altsyncram5|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 235               ; 2     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:extra_ln2_dffe_1_rtl_0|shift_taps_cvu:auto_generated|altsyncram_2s91:altsyncram5                                                                                                                                                                                                                           ; altsyncram_2s91                                   ; work            ;
;                   |cntr_rhf:cntr1|                                                                        ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:extra_ln2_dffe_1_rtl_0|shift_taps_cvu:auto_generated|cntr_rhf:cntr1                                                                                                                                                                                                                                        ; cntr_rhf                                          ; work            ;
;             |altshift_taps:input_is_infinity_16_pipes0_rtl_0|                                             ; 4.8 (0.0)            ; 5.2 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 8 (0)                     ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0                                                                                                                                                                                                                                                                          ; altshift_taps                                     ; work            ;
;                |shift_taps_evu:auto_generated|                                                            ; 4.8 (2.8)            ; 5.2 (3.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (6)              ; 8 (4)                     ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_evu:auto_generated                                                                                                                                                                                                                                            ; shift_taps_evu                                    ; work            ;
;                   |altsyncram_4s91:altsyncram4|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 144               ; 1     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_evu:auto_generated|altsyncram_4s91:altsyncram4                                                                                                                                                                                                                ; altsyncram_4s91                                   ; work            ;
;                   |cntr_ejf:cntr1|                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_evu:auto_generated|cntr_ejf:cntr1                                                                                                                                                                                                                             ; cntr_ejf                                          ; work            ;
;             |lpm_add_sub:exp_minus_bias|                                                                  ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_minus_bias                                                                                                                                                                                                                                                                                               ; lpm_add_sub                                       ; work            ;
;                |add_sub_soe:auto_generated|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_minus_bias|add_sub_soe:auto_generated                                                                                                                                                                                                                                                                    ; add_sub_soe                                       ; work            ;
;             |lpm_add_sub:exp_value_add_bias|                                                              ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_joi:auto_generated|                                                               ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_add_bias|add_sub_joi:auto_generated                                                                                                                                                                                                                                                                ; add_sub_joi                                       ; work            ;
;             |lpm_add_sub:exp_value_man_over|                                                              ; 2.5 (0.0)            ; 2.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_man_over                                                                                                                                                                                                                                                                                           ; lpm_add_sub                                       ; work            ;
;                |add_sub_rne:auto_generated|                                                               ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:exp_value_man_over|add_sub_rne:auto_generated                                                                                                                                                                                                                                                                ; add_sub_rne                                       ; work            ;
;             |lpm_add_sub:invert_exp_value|                                                                ; 3.0 (0.0)            ; 3.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value                                                                                                                                                                                                                                                                                             ; lpm_add_sub                                       ; work            ;
;                |add_sub_3ri:auto_generated|                                                               ; 3.0 (3.0)            ; 3.5 (3.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:invert_exp_value|add_sub_3ri:auto_generated                                                                                                                                                                                                                                                                  ; add_sub_3ri                                       ; work            ;
;             |lpm_add_sub:man_round|                                                                       ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:man_round                                                                                                                                                                                                                                                                                                    ; lpm_add_sub                                       ; work            ;
;                |add_sub_7pe:auto_generated|                                                               ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:man_round|add_sub_7pe:auto_generated                                                                                                                                                                                                                                                                         ; add_sub_7pe                                       ; work            ;
;             |lpm_add_sub:one_minus_xf|                                                                    ; 14.0 (0.0)           ; 14.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (0)              ; 28 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:one_minus_xf                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_5gi:auto_generated|                                                               ; 14.0 (14.0)          ; 14.0 (14.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:one_minus_xf|add_sub_5gi:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_5gi                                       ; work            ;
;             |lpm_add_sub:x_fixed_minus_xiln2|                                                             ; 19.0 (0.0)           ; 19.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:x_fixed_minus_xiln2                                                                                                                                                                                                                                                                                          ; lpm_add_sub                                       ; work            ;
;                |add_sub_cgi:auto_generated|                                                               ; 19.0 (19.0)          ; 19.0 (19.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:x_fixed_minus_xiln2|add_sub_cgi:auto_generated                                                                                                                                                                                                                                                               ; add_sub_cgi                                       ; work            ;
;             |lpm_add_sub:xf_minus_ln2|                                                                    ; 14.5 (0.0)           ; 14.5 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (0)              ; 27 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xf_minus_ln2                                                                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                |add_sub_5gi:auto_generated|                                                               ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xf_minus_ln2|add_sub_5gi:auto_generated                                                                                                                                                                                                                                                                      ; add_sub_5gi                                       ; work            ;
;             |lpm_add_sub:xi_add_one|                                                                      ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xi_add_one                                                                                                                                                                                                                                                                                                   ; lpm_add_sub                                       ; work            ;
;                |add_sub_odi:auto_generated|                                                               ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_add_sub:xi_add_one|add_sub_odi:auto_generated                                                                                                                                                                                                                                                                        ; add_sub_odi                                       ; work            ;
;             |lpm_clshift:rbarrel_shift|                                                                   ; 85.5 (0.0)           ; 91.6 (0.0)                       ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (0)             ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift                                                                                                                                                                                                                                                                                                ; lpm_clshift                                       ; work            ;
;                |lpm_clshift_vhe:auto_generated|                                                           ; 85.5 (85.5)          ; 91.6 (91.6)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 165 (165)           ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated                                                                                                                                                                                                                                                                 ; lpm_clshift_vhe                                   ; work            ;
;             |lpm_compare:tbl1_compare|                                                                    ; 0.5 (0.0)            ; 1.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_compare:tbl1_compare                                                                                                                                                                                                                                                                                                 ; lpm_compare                                       ; work            ;
;                |cmpr_lhg:auto_generated|                                                                  ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_compare:tbl1_compare|cmpr_lhg:auto_generated                                                                                                                                                                                                                                                                         ; cmpr_lhg                                          ; work            ;
;             |lpm_mult:man_prod|                                                                           ; 20.8 (0.0)           ; 45.3 (0.0)                       ; 24.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod                                                                                                                                                                                                                                                                                                        ; lpm_mult                                          ; work            ;
;                |mult_56r:auto_generated|                                                                  ; 20.8 (20.8)          ; 45.3 (45.3)                      ; 24.4 (24.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 74 (74)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated                                                                                                                                                                                                                                                                                ; mult_56r                                          ; work            ;
;             |lpm_mult:tbl1_tbl2_prod|                                                                     ; 22.8 (0.0)           ; 47.5 (0.0)                       ; 24.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod                                                                                                                                                                                                                                                                                                  ; lpm_mult                                          ; work            ;
;                |mult_96r:auto_generated|                                                                  ; 22.8 (22.8)          ; 47.5 (47.5)                      ; 24.7 (24.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 79 (79)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated                                                                                                                                                                                                                                                                          ; mult_96r                                          ; work            ;
;             |lpm_mult:tbl3_taylor_prod|                                                                   ; 22.0 (0.0)           ; 46.3 (0.0)                       ; 24.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 77 (0)                    ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod                                                                                                                                                                                                                                                                                                ; lpm_mult                                          ; work            ;
;                |mult_66r:auto_generated|                                                                  ; 22.0 (22.0)          ; 46.3 (46.3)                      ; 24.3 (24.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 77 (77)                   ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated                                                                                                                                                                                                                                                                        ; mult_66r                                          ; work            ;
;             |lpm_mult:xi_ln2_prod|                                                                        ; 11.7 (0.0)           ; 20.8 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 45 (0)                    ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod                                                                                                                                                                                                                                                                                                     ; lpm_mult                                          ; work            ;
;                |mult_35r:auto_generated|                                                                  ; 11.7 (11.7)          ; 20.8 (20.8)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated                                                                                                                                                                                                                                                                             ; mult_35r                                          ; work            ;
;             |lpm_mult:xi_prod|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod                                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_s6p:auto_generated|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated                                                                                                                                                                                                                                                                                 ; mult_s6p                                          ; work            ;
;             |lpm_mux:table_one|                                                                           ; 16.2 (0.0)           ; 17.3 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_one                                                                                                                                                                                                                                                                                                        ; lpm_mux                                           ; work            ;
;                |mux_4nc:auto_generated|                                                                   ; 16.2 (16.2)          ; 17.3 (17.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_one|mux_4nc:auto_generated                                                                                                                                                                                                                                                                                 ; mux_4nc                                           ; work            ;
;             |lpm_mux:table_three|                                                                         ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_three                                                                                                                                                                                                                                                                                                      ; lpm_mux                                           ; work            ;
;                |mux_2nc:auto_generated|                                                                   ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_three|mux_2nc:auto_generated                                                                                                                                                                                                                                                                               ; mux_2nc                                           ; work            ;
;             |lpm_mux:table_two|                                                                           ; 10.3 (0.0)           ; 11.3 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_two                                                                                                                                                                                                                                                                                                        ; lpm_mux                                           ; work            ;
;                |mux_7nc:auto_generated|                                                                   ; 10.3 (10.3)          ; 11.3 (11.3)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mux:table_two|mux_7nc:auto_generated                                                                                                                                                                                                                                                                                 ; mux_7nc                                           ; work            ;
;       |inverse:inverse_inst|                                                                              ; 179.8 (0.0)          ; 300.9 (0.0)                      ; 121.1 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 304 (0)             ; 610 (0)                   ; 0 (0)         ; 1224              ; 6     ; 4          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst                                                                                                                                                                                                                                                                                                                                                                    ; inverse                                           ; work            ;
;          |inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|                                          ; 179.8 (52.8)         ; 300.9 (101.2)                    ; 121.1 (48.3)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 304 (85)            ; 610 (216)                 ; 0 (0)         ; 1224              ; 6     ; 4          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component                                                                                                                                                                                                                                                                                                              ; inverse_altfp_inv_vec                             ; work            ;
;             |altshift_taps:man_dffe_6_rtl_0|                                                              ; 6.7 (0.0)            ; 7.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 7 (0)                     ; 0 (0)         ; 1224              ; 6     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0                                                                                                                                                                                                                                                                               ; altshift_taps                                     ; work            ;
;                |shift_taps_f0v:auto_generated|                                                            ; 6.7 (2.7)            ; 7.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (6)              ; 7 (3)                     ; 0 (0)         ; 1224              ; 6     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0|shift_taps_f0v:auto_generated                                                                                                                                                                                                                                                 ; shift_taps_f0v                                    ; work            ;
;                   |altsyncram_pu91:altsyncram5|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1224              ; 6     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0|shift_taps_f0v:auto_generated|altsyncram_pu91:altsyncram5                                                                                                                                                                                                                     ; altsyncram_pu91                                   ; work            ;
;                   |cntr_shf:cntr1|                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0|shift_taps_f0v:auto_generated|cntr_shf:cntr1                                                                                                                                                                                                                                  ; cntr_shf                                          ; work            ;
;             |inverse_altfp_inv_and_or_ckd:altfp_inv_and_or2|                                              ; 3.5 (3.5)            ; 4.4 (4.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_ckd:altfp_inv_and_or2                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_ckd                      ; work            ;
;             |inverse_altfp_inv_and_or_hld:altfp_inv_and_or5|                                              ; 1.6 (1.6)            ; 2.5 (2.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_hld:altfp_inv_and_or5                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_hld                      ; work            ;
;             |inverse_altfp_inv_and_or_umd:altfp_inv_and_or3|                                              ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_umd:altfp_inv_and_or3                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_umd                      ; work            ;
;             |inverse_altfp_inv_and_or_vid:altfp_inv_and_or4|                                              ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_and_or_vid:altfp_inv_and_or4                                                                                                                                                                                                                                                               ; inverse_altfp_inv_and_or_vid                      ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r1c1_add|                                                    ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c1_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c1_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r1c2_add|                                                    ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c2_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c2_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 5.7 (5.7)            ; 5.7 (5.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c2_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r1c3_add|                                                    ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c3_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c3_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r1c3_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_47i:slope_r2c1_add|                                                    ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r2c1_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_47i                         ; work            ;
;                |lpm_add_sub:add_sub7|                                                                     ; 6.5 (0.0)            ; 6.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r2c1_add|lpm_add_sub:add_sub7                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_gth:auto_generated|                                                            ; 6.5 (6.5)            ; 6.5 (6.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_47i:slope_r2c1_add|lpm_add_sub:add_sub7|add_sub_gth:auto_generated                                                                                                                                                                                                                     ; add_sub_gth                                       ; work            ;
;             |inverse_altfp_inv_csa_58i:slope_r2c2_add|                                                    ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r2c2_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_58i                         ; work            ;
;                |lpm_add_sub:add_sub8|                                                                     ; 6.7 (0.0)            ; 6.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_huh:auto_generated|                                                            ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r2c2_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated                                                                                                                                                                                                                     ; add_sub_huh                                       ; work            ;
;             |inverse_altfp_inv_csa_58i:slope_r3c1_add|                                                    ; 6.6 (0.0)            ; 6.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add                                                                                                                                                                                                                                                                     ; inverse_altfp_inv_csa_58i                         ; work            ;
;                |lpm_add_sub:add_sub8|                                                                     ; 6.6 (0.0)            ; 6.6 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_huh:auto_generated|                                                            ; 6.6 (6.6)            ; 6.6 (6.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_58i:slope_r3c1_add|lpm_add_sub:add_sub8|add_sub_huh:auto_generated                                                                                                                                                                                                                     ; add_sub_huh                                       ; work            ;
;             |inverse_altfp_inv_csa_tbi:diff_adder_0|                                                      ; 19.5 (0.0)           ; 20.7 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0                                                                                                                                                                                                                                                                       ; inverse_altfp_inv_csa_tbi                         ; work            ;
;                |lpm_add_sub:csa_lower|                                                                    ; 7.2 (0.0)            ; 7.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                   |add_sub_cdi:auto_generated|                                                            ; 7.2 (7.2)            ; 7.5 (7.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated                                                                                                                                                                                                                      ; add_sub_cdi                                       ; work            ;
;                |lpm_add_sub:csa_upper0|                                                                   ; 6.0 (0.0)            ; 7.0 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper0|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;                |lpm_add_sub:csa_upper1|                                                                   ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper1                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_upper1|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;             |inverse_altfp_inv_csa_tbi:diff_adder_1|                                                      ; 19.1 (0.2)           ; 20.3 (0.2)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (1)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1                                                                                                                                                                                                                                                                       ; inverse_altfp_inv_csa_tbi                         ; work            ;
;                |lpm_add_sub:csa_lower|                                                                    ; 7.0 (0.0)            ; 7.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_lower                                                                                                                                                                                                                                                 ; lpm_add_sub                                       ; work            ;
;                   |add_sub_cdi:auto_generated|                                                            ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated                                                                                                                                                                                                                      ; add_sub_cdi                                       ; work            ;
;                |lpm_add_sub:csa_upper0|                                                                   ; 6.3 (0.0)            ; 6.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper0                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper0|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;                |lpm_add_sub:csa_upper1|                                                                   ; 5.5 (0.0)            ; 6.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper1                                                                                                                                                                                                                                                ; lpm_add_sub                                       ; work            ;
;                   |add_sub_b9i:auto_generated|                                                            ; 5.5 (5.5)            ; 6.2 (6.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_upper1|add_sub_b9i:auto_generated                                                                                                                                                                                                                     ; add_sub_b9i                                       ; work            ;
;             |lpm_add_sub:approx_sub|                                                                      ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:approx_sub                                                                                                                                                                                                                                                                                       ; lpm_add_sub                                       ; work            ;
;                |add_sub_rli:auto_generated|                                                               ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:approx_sub|add_sub_rli:auto_generated                                                                                                                                                                                                                                                            ; add_sub_rli                                       ; work            ;
;             |lpm_add_sub:bias_adjustment|                                                                 ; 4.0 (0.0)            ; 4.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:bias_adjustment                                                                                                                                                                                                                                                                                  ; lpm_add_sub                                       ; work            ;
;                |add_sub_4cl:auto_generated|                                                               ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:bias_adjustment|add_sub_4cl:auto_generated                                                                                                                                                                                                                                                       ; add_sub_4cl                                       ; work            ;
;             |lpm_add_sub:modified_add|                                                                    ; 5.8 (0.0)            ; 6.3 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 13 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:modified_add                                                                                                                                                                                                                                                                                     ; lpm_add_sub                                       ; work            ;
;                |add_sub_8ni:auto_generated|                                                               ; 5.8 (5.8)            ; 6.3 (6.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_add_sub:modified_add|add_sub_8ni:auto_generated                                                                                                                                                                                                                                                          ; add_sub_8ni                                       ; work            ;
;             |lpm_compare:cmpr6|                                                                           ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_compare:cmpr6                                                                                                                                                                                                                                                                                            ; lpm_compare                                       ; work            ;
;                |cmpr_hfi:auto_generated|                                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_compare:cmpr6|cmpr_hfi:auto_generated                                                                                                                                                                                                                                                                    ; cmpr_hfi                                          ; work            ;
;             |lpm_mult:inner_mult0|                                                                        ; -0.7 (0.0)           ; 11.2 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_j9r:auto_generated|                                                                  ; -0.7 (-0.7)          ; 11.2 (11.2)                      ; 11.8 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_j9r                                          ; work            ;
;             |lpm_mult:inner_mult1|                                                                        ; 2.9 (0.0)            ; 21.8 (0.0)                       ; 18.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_p9r:auto_generated|                                                                  ; 2.9 (2.9)            ; 21.8 (21.8)                      ; 18.8 (18.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_p9r                                          ; work            ;
;             |lpm_mult:outer_mult0|                                                                        ; 5.7 (0.0)            ; 24.2 (0.0)                       ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_l9r:auto_generated|                                                                  ; 5.7 (5.7)            ; 24.2 (24.2)                      ; 18.5 (18.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_l9r                                          ; work            ;
;             |lpm_mult:outer_mult1|                                                                        ; 3.8 (0.0)            ; 21.5 (0.0)                       ; 17.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1                                                                                                                                                                                                                                                                                         ; lpm_mult                                          ; work            ;
;                |mult_i9r:auto_generated|                                                                  ; 3.8 (3.8)            ; 21.5 (21.5)                      ; 17.7 (17.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated                                                                                                                                                                                                                                                                 ; mult_i9r                                          ; work            ;
;             |lpm_mux:mux1|                                                                                ; 8.5 (0.0)            ; 8.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mux:mux1                                                                                                                                                                                                                                                                                                 ; lpm_mux                                           ; work            ;
;                |mux_4dg:auto_generated|                                                                   ; 8.5 (8.5)            ; 8.7 (8.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |DE10_Nano_Computer|sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mux:mux1|mux_4dg:auto_generated                                                                                                                                                                                                                                                                          ; mux_4dg                                           ; work            ;
+-----------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                     ;
+---------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (8)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (9)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (5)  ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DCLK      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_NCSO      ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK2_50           ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK3_50           ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK4_50           ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_DIN             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_DOUT            ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; ADC_SCLK            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK            ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; LEDR[0]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]             ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)  ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[0]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[1]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[2]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_FLASH_DATA[3]   ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[0]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_GPIO[1]         ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C_CONTROL     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C2_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; ADC_CS_N            ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]          ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]         ; Bidir    ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK1_50           ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK2_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK3_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; CLOCK4_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; ADC_DOUT                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_GPIO[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_GPIO[1]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; ADC_CS_N                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; CLOCK1_50                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                        ; Location                              ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK1_50                                                                                                                                                                                                                                                                                                                                                                                                                   ; PIN_V11                               ; 7693    ; Clock                     ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                    ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Async. clear              ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                     ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111       ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111         ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111   ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[47]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[49]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[51]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[53]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[55]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[57]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALQSPI_X87_Y58_N111        ; 1       ; Output enable             ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                          ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 1227    ; Clock                     ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X43_Y51_N24                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X43_Y51_N3                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                         ; LABCELL_X43_Y49_N36                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                             ; FF_X43_Y48_N2                         ; 83      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                             ; LABCELL_X43_Y49_N18                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                             ; MLABCELL_X34_Y51_N54                  ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_in_axi_avalon_parallel_port_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                               ; MLABCELL_X34_Y51_N3                   ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X36_Y47_N18                   ; 37      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                              ; LABCELL_X35_Y47_N45                   ; 35      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                 ; LABCELL_X43_Y51_N57                   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                         ; LABCELL_X40_Y51_N0                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                  ; MLABCELL_X39_Y50_N48                  ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                      ; FF_X46_Y51_N44                        ; 34      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_in_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                              ; FF_X37_Y50_N26                        ; 9       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                ; LABCELL_X43_Y49_N48                   ; 63      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                        ; LABCELL_X43_Y47_N9                    ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                 ; LABCELL_X40_Y45_N9                    ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                     ; FF_X43_Y47_N38                        ; 28      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                             ; FF_X43_Y45_N14                        ; 9       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_in_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                   ; MLABCELL_X34_Y51_N0                   ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~1                                                                                                                                                                                                     ; LABCELL_X36_Y47_N0                    ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                     ; LABCELL_X35_Y47_N3                    ; 1       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                               ; LABCELL_X42_Y51_N30                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_rd_limiter|save_dest_id~1                                                                                                                                                                                                                                                            ; LABCELL_X42_Y51_N57                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                                  ; LABCELL_X42_Y51_N24                   ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                               ; LABCELL_X43_Y50_N54                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                                            ; LABCELL_X43_Y49_N6                    ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_in_axi_avalon_parallel_port_slave_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                  ; LABCELL_X46_Y51_N3                    ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_in_axi_avalon_parallel_port_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                        ; FF_X43_Y51_N38                        ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_in_axi_avalon_parallel_port_slave_rsp_width_adapter|always10~3                                                                                                                                                                                                                                     ; MLABCELL_X34_Y51_N18                  ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_in_axi_avalon_parallel_port_slave_rsp_width_adapter|always9~0                                                                                                                                                                                                                                      ; LABCELL_X37_Y51_N45                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter|address_reg~0                                                                                                                                                                                                                                 ; MLABCELL_X47_Y48_N42                  ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                       ; FF_X48_Y47_N32                        ; 24      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter|always10~3                                                                                                                                                                                                                                    ; LABCELL_X36_Y47_N30                   ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter|always9~1                                                                                                                                                                                                                                     ; LABCELL_X36_Y47_N57                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                     ; LABCELL_X42_Y44_N54                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y44_N42                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                         ; LABCELL_X45_Y42_N0                    ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y42_N24                   ; 3       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; LABCELL_X43_Y44_N45                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                         ; LABCELL_X42_Y41_N18                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y41_N54                   ; 22      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                              ; LABCELL_X42_Y44_N18                   ; 21      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_in_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                               ; LABCELL_X40_Y43_N24                   ; 20      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; LABCELL_X45_Y42_N18                   ; 61      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; LABCELL_X40_Y41_N51                   ; 31      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:parallel_port_in_lw_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                   ; LABCELL_X43_Y44_N15                   ; 10      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                  ; LABCELL_X42_Y41_N9                    ; 11      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                            ; LABCELL_X45_Y44_N54                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_rd_limiter|save_dest_id~0                                                                                                                                                                                                                                                         ; LABCELL_X46_Y44_N21                   ; 4       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                                               ; MLABCELL_X47_Y44_N15                  ; 15      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                                            ; MLABCELL_X47_Y44_N0                   ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                                         ; LABCELL_X46_Y44_N12                   ; 6       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_in_axi:parallel_port_in_axi|readdata[12]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y51_N39                   ; 33      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_in_axi:parallel_port_in_axi|readdata[12]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X37_Y51_N54                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|data[15]~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y46_N36                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|data[1]~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y46_N45                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|data[21]~2                                                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y46_N30                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|data[27]~3                                                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y46_N33                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[11]~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X45_Y46_N57                   ; 38      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_axi|readdata[11]~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y46_N9                    ; 38      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|data[17]~2                                                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y41_N18                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|data[24]~3                                                                                                                                                                                                                                                                                                                        ; LABCELL_X40_Y41_N6                    ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|data[4]~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y41_N9                    ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|data[8]~1                                                                                                                                                                                                                                                                                                                         ; LABCELL_X40_Y41_N42                   ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|data_in[0]                                                                                                                                                                                                                                                                                                                        ; FF_X43_Y43_N55                        ; 38      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|readdata[8]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y41_N18                   ; 34      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|Computer_System_parallel_port_out_axi:parallel_port_out_lw_axi|readdata[8]~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y41_N39                   ; 34      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                    ; FF_X39_Y44_N14                        ; 48      ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                        ; FF_X40_Y41_N59                        ; 982     ; Async. clear, Sync. clear ; no     ; --                   ; --               ; --                        ;
; Computer_System:The_System|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y41_N3                    ; 3       ; Async. clear              ; no     ; --                   ; --               ; --                        ;
; always0~7                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X35_Y44_N48                   ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|add_1_w~5                                                                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y39_N18                   ; 33      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|convert_altbarrel_shift_kof:altbarrel_shift6|sel_pipec5r1d                                                                                                                                                                                                                                                                               ; FF_X36_Y39_N41                        ; 55      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|lowest_integer_selector                                                                                                                                                                                                                                                                                                                  ; LABCELL_X36_Y40_N51                   ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|power2_value_reg[2]                                                                                                                                                                                                                                                                                                                      ; FF_X37_Y35_N44                        ; 32      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|sign_input_reg4                                                                                                                                                                                                                                                                                                                          ; FF_X36_Y40_N41                        ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; count[17]~0                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y44_N33                   ; 39      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; count[17]~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y40_N24                   ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; dataOut[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X37_Y42_N9                    ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; inputLayer[1][0]~5                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y40_N3                    ; 33      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; node:n1|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                                                         ; FF_X59_Y33_N11                        ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|op_1~1                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y32_N21                   ; 87      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; node:n1|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                                                         ; FF_X36_Y37_N8                         ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                              ; DSP_X54_Y30_N0                        ; 27      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                              ; DSP_X54_Y24_N0                        ; 27      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; node:n2|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                                                         ; FF_X45_Y28_N29                        ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|op_1~1                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y29_N51                   ; 101     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; node:n2|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                                                         ; FF_X36_Y32_N56                        ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                              ; DSP_X54_Y28_N0                        ; 27      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                              ; DSP_X54_Y26_N0                        ; 27      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; node:n3|add:add_1|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                                                         ; FF_X15_Y24_N38                        ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|op_1~1                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y32_N21                   ; 102     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; node:n3|add:add_2|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                                                         ; FF_X12_Y33_N29                        ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                              ; DSP_X32_Y20_N0                        ; 27      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|result_output_reg[47]                                                                                                                                                                                                                                                                              ; DSP_X20_Y18_N0                        ; 27      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rtl~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X11_Y41_N0                    ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rtl~1                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y33_N24                  ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rtl~2                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y34_N54                   ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rtl~3                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X30_Y40_N12                   ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rtl~4                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X33_Y33_N48                   ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rtl~5                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X51_Y34_N48                   ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rtl~6                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y29_N39                   ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rtl~7                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X40_Y27_N0                    ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; rtl~8                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X9_Y37_N57                    ; 13      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|op_1~1                                                                                                                                                                                                                                                                                        ; LABCELL_X24_Y40_N21                   ; 103     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                                                   ; FF_X22_Y33_N29                        ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s1|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[22]                                                                                                                                                                                                                                                                                                                             ; FF_X24_Y33_N50                        ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_result_out~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y41_N6                    ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_value_dffe1[8]                                                                                                                                                                                                                                                                                                                                ; FF_X31_Y41_N23                        ; 91      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|wire_exp_result_mux_prea_dataout~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X18_Y41_N36                   ; 8       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|wire_man_result_muxa_dataout~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y41_N0                    ; 27      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                                             ; FF_X35_Y24_N44                        ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                                             ; FF_X53_Y22_N53                        ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0|shift_taps_dvu:auto_generated|cntr_gjf:cntr1|cout_actual                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y25_N24                  ; 7       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|op_1~1                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y46_N21                   ; 103     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                                                   ; FF_X13_Y42_N8                         ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[22]                                                                                                                                                                                                                                                                                                                             ; FF_X16_Y38_N56                        ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_result_out~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y44_N27                   ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_value_dffe1[8]                                                                                                                                                                                                                                                                                                                                ; FF_X28_Y37_N23                        ; 91      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|wire_exp_result_mux_prea_dataout~1                                                                                                                                                                                                                                                                                                                ; LABCELL_X13_Y44_N12                   ; 8       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|wire_man_result_muxa_dataout~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y44_N33                   ; 26      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                                             ; FF_X28_Y27_N53                        ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                                             ; FF_X30_Y22_N8                         ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:exp_out_dffe5_rtl_0|shift_taps_d0v:auto_generated|cntr_bjf:cntr1|cout_actual                                                                                                                                                                                                                                                    ; LABCELL_X13_Y36_N48                   ; 5       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|lpm_add_sub:add_sub1|add_sub_soe:auto_generated|op_1~1                                                                                                                                                                                                                                                                                        ; LABCELL_X12_Y37_N21                   ; 104     ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                                                                                                                   ; FF_X4_Y37_N44                         ; 24      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|man_out_dffe5[22]                                                                                                                                                                                                                                                                                                                             ; FF_X13_Y35_N32                        ; 17      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0|shift_taps_fvu:auto_generated|cntr_djf:cntr1|cout_actual                                                                                                                                                                                                                             ; LABCELL_X18_Y37_N48                   ; 4       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_b0v:auto_generated|cntr_9jf:cntr1|cout_actual                                                                                                                                                                                                                                             ; MLABCELL_X25_Y40_N18                  ; 6       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_result_out~0                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X15_Y40_N51                  ; 8       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|exp_value_dffe1[8]                                                                                                                                                                                                                                                                                                                                ; FF_X17_Y36_N23                        ; 91      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|wire_exp_result_mux_prea_dataout~1                                                                                                                                                                                                                                                                                                                ; MLABCELL_X15_Y40_N54                  ; 8       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|wire_man_result_muxa_dataout~1                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y40_N18                  ; 25      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0|shift_taps_f0v:auto_generated|altsyncram_pu91:altsyncram5|ram_block6a132                                                                                                                                                                                                                               ; M10K_X26_Y26_N0                       ; 3       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0|shift_taps_f0v:auto_generated|altsyncram_pu91:altsyncram5|ram_block6a200                                                                                                                                                                                                                               ; M10K_X26_Y26_N0                       ; 3       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0|shift_taps_f0v:auto_generated|altsyncram_pu91:altsyncram5|ram_block6a64                                                                                                                                                                                                                                ; M10K_X14_Y35_N0                       ; 3       ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_0|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                                             ; FF_X24_Y28_N56                        ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|inverse_altfp_inv_csa_tbi:diff_adder_1|lpm_add_sub:csa_lower|add_sub_cdi:auto_generated|pipeline_dffe[13]                                                                                                                                                                                                                             ; FF_X51_Y35_N11                        ; 12      ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; start                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X35_Y44_N32                        ; 41      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK1_50                                                                                                                                          ; PIN_V11                               ; 7693    ; Global Clock         ; GCLK5            ; --                        ;
; Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]           ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 4       ; Global Clock         ; GCLK15           ; --                        ;
; Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0] ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 1227    ; Global Clock         ; GCLK6            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                 ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Computer_System:The_System|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 982     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                                                                              ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:below_lower_limit1_reg1_rtl_0|shift_taps_k0v:auto_generated|altsyncram_1v91:altsyncram4|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; Single Clock ; 3            ; 266          ; 3            ; 266          ; yes                    ; no                      ; yes                    ; yes                     ; 798  ; 3                           ; 266                         ; 3                           ; 266                         ; 798                 ; 7           ; 0     ; None ; M10K_X41_Y35_N0, M10K_X14_Y32_N0, M10K_X14_Y30_N0, M10K_X26_Y22_N0, M10K_X49_Y22_N0, M10K_X49_Y33_N0, M10K_X26_Y24_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; convert:convert_inst|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component|altshift_taps:exp_and_reg1_rtl_0|shift_taps_gvu:auto_generated|altsyncram_7s91:altsyncram4|ALTSYNCRAM                    ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 52           ; 4            ; 52           ; yes                    ; no                      ; yes                    ; yes                     ; 208  ; 4                           ; 52                          ; 4                           ; 52                          ; 208                 ; 2           ; 0     ; None ; M10K_X14_Y34_N0, M10K_X26_Y31_N0                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; sigmoid:s2|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:sign_out_dffe5_rtl_0|shift_taps_dvu:auto_generated|altsyncram_3s91:altsyncram5|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 26           ; 2            ; 26           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 52   ; 26                          ; 2                           ; 26                          ; 2                           ; 52                  ; 1           ; 0     ; None ; M10K_X26_Y25_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; sigmoid:s3|add:add_inst|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component|altshift_taps:exp_out_dffe5_rtl_0|shift_taps_d0v:auto_generated|altsyncram_nu91:altsyncram5|ALTSYNCRAM                        ; AUTO ; Simple Dual Port ; Single Clock ; 13           ; 24           ; 13           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 312  ; 13                          ; 24                          ; 13                          ; 24                          ; 312                 ; 1           ; 0     ; None ; M10K_X14_Y36_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0|shift_taps_fvu:auto_generated|altsyncram_6s91:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 15           ; 6            ; 15           ; 6            ; yes                    ; no                      ; yes                    ; yes                     ; 90   ; 15                          ; 6                           ; 15                          ; 6                           ; 90                  ; 1           ; 0     ; None ; M10K_X14_Y41_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0|shift_taps_b0v:auto_generated|altsyncram_ju91:altsyncram5|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; Single Clock ; 11           ; 24           ; 11           ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 264  ; 11                          ; 24                          ; 11                          ; 24                          ; 264                 ; 1           ; 0     ; None ; M10K_X26_Y40_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:extra_ln2_dffe_1_rtl_0|shift_taps_cvu:auto_generated|altsyncram_2s91:altsyncram5|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Single Clock ; 5            ; 47           ; 5            ; 47           ; yes                    ; no                      ; yes                    ; yes                     ; 235  ; 5                           ; 47                          ; 5                           ; 47                          ; 235                 ; 2           ; 0     ; None ; M10K_X26_Y37_N0, M10K_X26_Y38_N0                                                                                      ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|altshift_taps:input_is_infinity_16_pipes0_rtl_0|shift_taps_evu:auto_generated|altsyncram_4s91:altsyncram4|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 9            ; 16           ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 144  ; 16                          ; 9                           ; 16                          ; 9                           ; 144                 ; 1           ; 0     ; None ; M10K_X14_Y40_N0                                                                                                       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|altshift_taps:man_dffe_6_rtl_0|shift_taps_f0v:auto_generated|altsyncram_pu91:altsyncram5|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 204          ; 6            ; 204          ; yes                    ; no                      ; yes                    ; yes                     ; 1224 ; 6                           ; 204                         ; 6                           ; 204                         ; 1224                ; 6           ; 0     ; None ; M10K_X14_Y35_N0, M10K_X26_Y26_N0, M10K_X26_Y30_N0, M10K_X26_Y34_N0, M10K_X26_Y39_N0, M10K_X26_Y36_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 24          ;
; Sum of two 18x18                ; 9           ;
; Independent 27x27               ; 21          ;
; Total number of DSP blocks      ; 54          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 63          ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                       ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X54_Y35_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X32_Y33_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X32_Y30_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                 ; Two Independent 18x18 ; DSP_X20_Y30_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~140              ; Two Independent 18x18 ; DSP_X20_Y43_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~481              ; Sum of two 18x18      ; DSP_X20_Y45_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822              ; Two Independent 18x18 ; DSP_X20_Y47_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X20_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~140      ; Sum of two 18x18      ; DSP_X20_Y39_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~481      ; Two Independent 18x18 ; DSP_X20_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~140        ; Two Independent 18x18 ; DSP_X20_Y49_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822      ; Two Independent 18x18 ; DSP_X20_Y41_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~481        ; Sum of two 18x18      ; DSP_X20_Y51_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822        ; Two Independent 18x18 ; DSP_X20_Y53_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; node:n3|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac         ; Independent 27x27     ; DSP_X20_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; node:n3|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac         ; Independent 27x27     ; DSP_X32_Y20_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X20_Y22_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult1|mult_i9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X54_Y22_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~44            ; Two Independent 18x18 ; DSP_X20_Y33_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s3|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397           ; Independent 27x27     ; DSP_X20_Y35_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                 ; Two Independent 18x18 ; DSP_X32_Y39_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~140              ; Two Independent 18x18 ; DSP_X32_Y45_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~481              ; Sum of two 18x18      ; DSP_X32_Y47_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822              ; Two Independent 18x18 ; DSP_X32_Y49_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_prod|mult_s6p:auto_generated|Mult0~8                 ; Two Independent 18x18 ; DSP_X32_Y28_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~140              ; Two Independent 18x18 ; DSP_X20_Y61_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~481              ; Sum of two 18x18      ; DSP_X20_Y63_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:man_prod|mult_56r:auto_generated|Mult0~822              ; Two Independent 18x18 ; DSP_X20_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X32_Y22_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult1|mult_p9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X54_Y20_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X20_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:outer_mult0|mult_l9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X32_Y24_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~140      ; Sum of two 18x18      ; DSP_X32_Y53_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~481      ; Two Independent 18x18 ; DSP_X32_Y51_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~140        ; Two Independent 18x18 ; DSP_X32_Y57_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822      ; Two Independent 18x18 ; DSP_X32_Y55_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~481        ; Sum of two 18x18      ; DSP_X32_Y59_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822        ; Two Independent 18x18 ; DSP_X32_Y61_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~140      ; Sum of two 18x18      ; DSP_X20_Y57_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~481      ; Two Independent 18x18 ; DSP_X20_Y59_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~140        ; Two Independent 18x18 ; DSP_X32_Y63_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl3_taylor_prod|mult_66r:auto_generated|Mult0~822      ; Two Independent 18x18 ; DSP_X20_Y55_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~481        ; Sum of two 18x18      ; DSP_X32_Y65_N0 ; Unsigned            ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:tbl1_tbl2_prod|mult_96r:auto_generated|Mult0~822        ; Two Independent 18x18 ; DSP_X32_Y67_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; node:n1|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac         ; Independent 27x27     ; DSP_X54_Y24_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; node:n1|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac         ; Independent 27x27     ; DSP_X54_Y30_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; node:n2|mult:mult_2|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac         ; Independent 27x27     ; DSP_X54_Y26_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; node:n2|mult:mult_1|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component|lpm_mult:man_product2_mult|mult_ncs:auto_generated|Mult0~mac         ; Independent 27x27     ; DSP_X54_Y28_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~44            ; Two Independent 18x18 ; DSP_X32_Y41_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~44            ; Two Independent 18x18 ; DSP_X32_Y35_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397           ; Independent 27x27     ; DSP_X32_Y43_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|expo:expo_inst|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component|lpm_mult:xi_ln2_prod|mult_35r:auto_generated|Mult0~397           ; Independent 27x27     ; DSP_X32_Y37_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s2|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X20_Y26_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; sigmoid:s1|inverse:inverse_inst|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component|lpm_mult:inner_mult0|mult_j9r:auto_generated|Mult0~8 ; Independent 27x27     ; DSP_X32_Y26_N0 ; Unsigned            ; no                     ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 19,774 / 289,320 ( 7 % )  ;
; C12 interconnects                           ; 115 / 13,420 ( < 1 % )    ;
; C2 interconnects                            ; 6,665 / 119,108 ( 6 % )   ;
; C4 interconnects                            ; 3,720 / 56,300 ( 7 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 2,517 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 95 / 165 ( 58 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 94 / 156 ( 60 % )         ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 130 / 282 ( 46 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 4,296 / 84,580 ( 5 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 194 / 12,676 ( 2 % )      ;
; R14/C12 interconnect drivers                ; 277 / 20,720 ( 1 % )      ;
; R3 interconnects                            ; 7,737 / 130,992 ( 6 % )   ;
; R6 interconnects                            ; 10,905 / 266,960 ( 4 % )  ;
; Spine clocks                                ; 10 / 360 ( 3 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 77           ; 77           ; 0            ; 32           ; 189       ; 77           ; 0            ; 0            ; 0            ; 0            ; 21           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 189       ; 189       ; 105          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 189          ; 112          ; 112          ; 189          ; 157          ; 0         ; 112          ; 189          ; 189          ; 189          ; 189          ; 168          ; 143          ; 118          ; 189          ; 189          ; 189          ; 189          ; 143          ; 164          ; 189          ; 189          ; 189          ; 143          ; 164          ; 0         ; 0         ; 84           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_GTX_CLK    ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDC        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_TX_EN      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DCLK      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_NCSO      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CLK          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_CLK        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_MOSI       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_UART_TX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_STP         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK2_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK3_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK4_50           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_DIN             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_DOUT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; ADC_SCLK            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_ADDR[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_BA[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CAS_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CKE            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CLK            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_CS_N           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_LDQM           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_RAS_N          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_UDQM           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_WE_N           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SW[0]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[1]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[2]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SW[3]               ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_INT_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_MDIO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[0]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[1]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[2]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_FLASH_DATA[3]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GSENSOR_INT     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GPIO[0]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_GPIO[1]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C_CONTROL     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C1_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SCLK       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_I2C2_SDAT       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_KEY             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_LED             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_CMD          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[2]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SD_DATA[3]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_SPIM_SS         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_CONV_USB_N      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[4]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[5]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[6]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_USB_DATA[7]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ADC_CS_N            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DRAM_DQ[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DATA[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_CLK     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_ENET_RX_DV      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_SPIM_MISO       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_UART_RX         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_CLKOUT      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_DIR         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_USB_NXT         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK1_50           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "DE1_SoC_Computer"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning: RST port on the PLL is not properly connected on instance Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 112 pins of 189 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 187
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G15
    Info (11162): Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1179 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK1_50~inputCLKENA0 with 10292 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl Line: 60
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:The_System|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:The_System|*:arm_a9_hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO0] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO0] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO1] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO1] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO2] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO2] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_qspi_inst_IO3] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_IO3] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 23
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 24
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_SS0] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_qspi_inst_CLK] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 25
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 26
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 29
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 30
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 31
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 32
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 34
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 35
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 35
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 36
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 37
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 37
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 38
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 39
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 39
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 40
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 41
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 41
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 42
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 43
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 43
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 44
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 45
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 45
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 46
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 47
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 47
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 48
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 49
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 49
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 50
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 51
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 51
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 52
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 53
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 53
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 54
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 54
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 55
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 55
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 56
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 56
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 56
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 57
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 58
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 58
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 59
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 59
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 60
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 60
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 61
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 61
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 62
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 62
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 63
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 63
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 64
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 65
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 65
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 66
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 67
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 67
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 68
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 69
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 69
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 70
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 71
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 71
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 72
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 73
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 73
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 74
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 75
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 75
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 76
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 77
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO41] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 77
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 78
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO41] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 78
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 79
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO48] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 79
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 80
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO48] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 80
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 81
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 81
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 82
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 82
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 83
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 83
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 84
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 84
Warning (332174): Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 85
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to * File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 85
Warning (332049): Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 86
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61] File: /home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc Line: 86
Warning (332060): Node: CLOCK1_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821 is being clocked by CLOCK1_50
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Warning (332060): Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: The_System|system_pll|sys_pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 17 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    2.500 Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 The_System|arm_a9_hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "*" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 1743 registers into blocks of type DSP block
    Extra Info (176220): Created 174 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:26
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:15
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X11_Y35 to location X21_Y45
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (11888): Total time spent on timing analysis during the Fitter is 3.46 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:31
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 234
    Info (169065): Pin ADC_CS_N has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 141
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 153
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 183
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 183
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 183
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 183
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 182
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 182
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 182
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 182
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
    Info (169185): Following pins have the same dynamic on-chip termination control: Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /home/robert/projects/XORFloat32/DE10_Nano_Computer.sv Line: 181
Info (144001): Generated suppressed messages file /home/robert/projects/XORFloat32/DE1_SoC_Computer.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 163 warnings
    Info: Peak virtual memory: 3511 megabytes
    Info: Processing ended: Wed Feb 19 22:56:00 2020
    Info: Elapsed time: 00:02:02
    Info: Total CPU time (on all processors): 00:03:30


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/robert/projects/XORFloat32/DE1_SoC_Computer.fit.smsg.


