// Seed: 711405446
module module_0 ();
  wire id_1;
  assign id_1 = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply1 id_2,
    input tri0 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    input wire id_7,
    input tri1 id_8,
    output logic id_9,
    input uwire id_10,
    output supply1 id_11,
    input wor id_12,
    input tri id_13,
    input supply1 id_14,
    input uwire id_15,
    input wor id_16
);
  reg  id_18;
  wire id_19;
  or primCall (id_11, id_12, id_13, id_14, id_15, id_16, id_18, id_19, id_3, id_6, id_7, id_8);
  assign id_18 = -1;
  module_0 modCall_1 ();
  wire [1 'h0 : 1 'b0 |  -1] id_20;
  always @(posedge id_12)
    if (1) begin : LABEL_0
      if (1 * 1 - -1) begin : LABEL_1
        cover (id_16 == (1'b0));
        for (id_2 = -1; -1; id_18 = id_6) $clog2(28);
        ;
      end else id_9 <= 1;
    end
endmodule
