\chapter{Conclusion}

In this exercise, we have implemented a simple, multi-cycle, MIPS-like processor.
We implemented the architecture in VHDL, as well as writing testbenches to verify it.
Finally, we tested the architecture on an FPGA.
