
DAC_SINEWAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098c4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c0  08009a98  08009a98  00019a98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a158  0800a158  000209e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a158  0800a158  0001a158  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a160  0800a160  000209e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a160  0800a160  0001a160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a164  0800a164  0001a164  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009e8  20000000  0800a168  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003478  200009e8  0800ab50  000209e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003e60  0800ab50  00023e60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000161ea  00000000  00000000  00020a18  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002dc7  00000000  00000000  00036c02  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f98  00000000  00000000  000399d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e38  00000000  00000000  0003a968  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023d65  00000000  00000000  0003b7a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e149  00000000  00000000  0005f505  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2c49  00000000  00000000  0006d64e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00140297  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004754  00000000  00000000  00140314  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200009e8 	.word	0x200009e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009a7c 	.word	0x08009a7c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200009ec 	.word	0x200009ec
 800020c:	08009a7c 	.word	0x08009a7c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_uldivmod>:
 8000c28:	b953      	cbnz	r3, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2a:	b94a      	cbnz	r2, 8000c40 <__aeabi_uldivmod+0x18>
 8000c2c:	2900      	cmp	r1, #0
 8000c2e:	bf08      	it	eq
 8000c30:	2800      	cmpeq	r0, #0
 8000c32:	bf1c      	itt	ne
 8000c34:	f04f 31ff 	movne.w	r1, #4294967295
 8000c38:	f04f 30ff 	movne.w	r0, #4294967295
 8000c3c:	f000 b972 	b.w	8000f24 <__aeabi_idiv0>
 8000c40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c48:	f000 f806 	bl	8000c58 <__udivmoddi4>
 8000c4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c54:	b004      	add	sp, #16
 8000c56:	4770      	bx	lr

08000c58 <__udivmoddi4>:
 8000c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c5c:	9e08      	ldr	r6, [sp, #32]
 8000c5e:	4604      	mov	r4, r0
 8000c60:	4688      	mov	r8, r1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d14b      	bne.n	8000cfe <__udivmoddi4+0xa6>
 8000c66:	428a      	cmp	r2, r1
 8000c68:	4615      	mov	r5, r2
 8000c6a:	d967      	bls.n	8000d3c <__udivmoddi4+0xe4>
 8000c6c:	fab2 f282 	clz	r2, r2
 8000c70:	b14a      	cbz	r2, 8000c86 <__udivmoddi4+0x2e>
 8000c72:	f1c2 0720 	rsb	r7, r2, #32
 8000c76:	fa01 f302 	lsl.w	r3, r1, r2
 8000c7a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c7e:	4095      	lsls	r5, r2
 8000c80:	ea47 0803 	orr.w	r8, r7, r3
 8000c84:	4094      	lsls	r4, r2
 8000c86:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c8a:	0c23      	lsrs	r3, r4, #16
 8000c8c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c90:	fa1f fc85 	uxth.w	ip, r5
 8000c94:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c98:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c9c:	fb07 f10c 	mul.w	r1, r7, ip
 8000ca0:	4299      	cmp	r1, r3
 8000ca2:	d909      	bls.n	8000cb8 <__udivmoddi4+0x60>
 8000ca4:	18eb      	adds	r3, r5, r3
 8000ca6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000caa:	f080 811b 	bcs.w	8000ee4 <__udivmoddi4+0x28c>
 8000cae:	4299      	cmp	r1, r3
 8000cb0:	f240 8118 	bls.w	8000ee4 <__udivmoddi4+0x28c>
 8000cb4:	3f02      	subs	r7, #2
 8000cb6:	442b      	add	r3, r5
 8000cb8:	1a5b      	subs	r3, r3, r1
 8000cba:	b2a4      	uxth	r4, r4
 8000cbc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cc0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cc4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cc8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ccc:	45a4      	cmp	ip, r4
 8000cce:	d909      	bls.n	8000ce4 <__udivmoddi4+0x8c>
 8000cd0:	192c      	adds	r4, r5, r4
 8000cd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cd6:	f080 8107 	bcs.w	8000ee8 <__udivmoddi4+0x290>
 8000cda:	45a4      	cmp	ip, r4
 8000cdc:	f240 8104 	bls.w	8000ee8 <__udivmoddi4+0x290>
 8000ce0:	3802      	subs	r0, #2
 8000ce2:	442c      	add	r4, r5
 8000ce4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ce8:	eba4 040c 	sub.w	r4, r4, ip
 8000cec:	2700      	movs	r7, #0
 8000cee:	b11e      	cbz	r6, 8000cf8 <__udivmoddi4+0xa0>
 8000cf0:	40d4      	lsrs	r4, r2
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	e9c6 4300 	strd	r4, r3, [r6]
 8000cf8:	4639      	mov	r1, r7
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0xbe>
 8000d02:	2e00      	cmp	r6, #0
 8000d04:	f000 80eb 	beq.w	8000ede <__udivmoddi4+0x286>
 8000d08:	2700      	movs	r7, #0
 8000d0a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d0e:	4638      	mov	r0, r7
 8000d10:	4639      	mov	r1, r7
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f783 	clz	r7, r3
 8000d1a:	2f00      	cmp	r7, #0
 8000d1c:	d147      	bne.n	8000dae <__udivmoddi4+0x156>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0xd0>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80fa 	bhi.w	8000f1c <__udivmoddi4+0x2c4>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	4698      	mov	r8, r3
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	d0e0      	beq.n	8000cf8 <__udivmoddi4+0xa0>
 8000d36:	e9c6 4800 	strd	r4, r8, [r6]
 8000d3a:	e7dd      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000d3c:	b902      	cbnz	r2, 8000d40 <__udivmoddi4+0xe8>
 8000d3e:	deff      	udf	#255	; 0xff
 8000d40:	fab2 f282 	clz	r2, r2
 8000d44:	2a00      	cmp	r2, #0
 8000d46:	f040 808f 	bne.w	8000e68 <__udivmoddi4+0x210>
 8000d4a:	1b49      	subs	r1, r1, r5
 8000d4c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d50:	fa1f f885 	uxth.w	r8, r5
 8000d54:	2701      	movs	r7, #1
 8000d56:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d5a:	0c23      	lsrs	r3, r4, #16
 8000d5c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb08 f10c 	mul.w	r1, r8, ip
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	d907      	bls.n	8000d7c <__udivmoddi4+0x124>
 8000d6c:	18eb      	adds	r3, r5, r3
 8000d6e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d72:	d202      	bcs.n	8000d7a <__udivmoddi4+0x122>
 8000d74:	4299      	cmp	r1, r3
 8000d76:	f200 80cd 	bhi.w	8000f14 <__udivmoddi4+0x2bc>
 8000d7a:	4684      	mov	ip, r0
 8000d7c:	1a59      	subs	r1, r3, r1
 8000d7e:	b2a3      	uxth	r3, r4
 8000d80:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d84:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d88:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d8c:	fb08 f800 	mul.w	r8, r8, r0
 8000d90:	45a0      	cmp	r8, r4
 8000d92:	d907      	bls.n	8000da4 <__udivmoddi4+0x14c>
 8000d94:	192c      	adds	r4, r5, r4
 8000d96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x14a>
 8000d9c:	45a0      	cmp	r8, r4
 8000d9e:	f200 80b6 	bhi.w	8000f0e <__udivmoddi4+0x2b6>
 8000da2:	4618      	mov	r0, r3
 8000da4:	eba4 0408 	sub.w	r4, r4, r8
 8000da8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dac:	e79f      	b.n	8000cee <__udivmoddi4+0x96>
 8000dae:	f1c7 0c20 	rsb	ip, r7, #32
 8000db2:	40bb      	lsls	r3, r7
 8000db4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000db8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dbc:	fa01 f407 	lsl.w	r4, r1, r7
 8000dc0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000dc4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000dc8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dcc:	4325      	orrs	r5, r4
 8000dce:	fbb3 f9f8 	udiv	r9, r3, r8
 8000dd2:	0c2c      	lsrs	r4, r5, #16
 8000dd4:	fb08 3319 	mls	r3, r8, r9, r3
 8000dd8:	fa1f fa8e 	uxth.w	sl, lr
 8000ddc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000de0:	fb09 f40a 	mul.w	r4, r9, sl
 8000de4:	429c      	cmp	r4, r3
 8000de6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dea:	fa00 f107 	lsl.w	r1, r0, r7
 8000dee:	d90b      	bls.n	8000e08 <__udivmoddi4+0x1b0>
 8000df0:	eb1e 0303 	adds.w	r3, lr, r3
 8000df4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000df8:	f080 8087 	bcs.w	8000f0a <__udivmoddi4+0x2b2>
 8000dfc:	429c      	cmp	r4, r3
 8000dfe:	f240 8084 	bls.w	8000f0a <__udivmoddi4+0x2b2>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4473      	add	r3, lr
 8000e08:	1b1b      	subs	r3, r3, r4
 8000e0a:	b2ad      	uxth	r5, r5
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3310 	mls	r3, r8, r0, r3
 8000e14:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e18:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e1c:	45a2      	cmp	sl, r4
 8000e1e:	d908      	bls.n	8000e32 <__udivmoddi4+0x1da>
 8000e20:	eb1e 0404 	adds.w	r4, lr, r4
 8000e24:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e28:	d26b      	bcs.n	8000f02 <__udivmoddi4+0x2aa>
 8000e2a:	45a2      	cmp	sl, r4
 8000e2c:	d969      	bls.n	8000f02 <__udivmoddi4+0x2aa>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4474      	add	r4, lr
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3a:	eba4 040a 	sub.w	r4, r4, sl
 8000e3e:	454c      	cmp	r4, r9
 8000e40:	46c2      	mov	sl, r8
 8000e42:	464b      	mov	r3, r9
 8000e44:	d354      	bcc.n	8000ef0 <__udivmoddi4+0x298>
 8000e46:	d051      	beq.n	8000eec <__udivmoddi4+0x294>
 8000e48:	2e00      	cmp	r6, #0
 8000e4a:	d069      	beq.n	8000f20 <__udivmoddi4+0x2c8>
 8000e4c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e50:	eb64 0403 	sbc.w	r4, r4, r3
 8000e54:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e58:	40fd      	lsrs	r5, r7
 8000e5a:	40fc      	lsrs	r4, r7
 8000e5c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e60:	e9c6 5400 	strd	r5, r4, [r6]
 8000e64:	2700      	movs	r7, #0
 8000e66:	e747      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000e68:	f1c2 0320 	rsb	r3, r2, #32
 8000e6c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e70:	4095      	lsls	r5, r2
 8000e72:	fa01 f002 	lsl.w	r0, r1, r2
 8000e76:	fa21 f303 	lsr.w	r3, r1, r3
 8000e7a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e7e:	4338      	orrs	r0, r7
 8000e80:	0c01      	lsrs	r1, r0, #16
 8000e82:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e86:	fa1f f885 	uxth.w	r8, r5
 8000e8a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e92:	fb07 f308 	mul.w	r3, r7, r8
 8000e96:	428b      	cmp	r3, r1
 8000e98:	fa04 f402 	lsl.w	r4, r4, r2
 8000e9c:	d907      	bls.n	8000eae <__udivmoddi4+0x256>
 8000e9e:	1869      	adds	r1, r5, r1
 8000ea0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ea4:	d22f      	bcs.n	8000f06 <__udivmoddi4+0x2ae>
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	d92d      	bls.n	8000f06 <__udivmoddi4+0x2ae>
 8000eaa:	3f02      	subs	r7, #2
 8000eac:	4429      	add	r1, r5
 8000eae:	1acb      	subs	r3, r1, r3
 8000eb0:	b281      	uxth	r1, r0
 8000eb2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000eb6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ebe:	fb00 f308 	mul.w	r3, r0, r8
 8000ec2:	428b      	cmp	r3, r1
 8000ec4:	d907      	bls.n	8000ed6 <__udivmoddi4+0x27e>
 8000ec6:	1869      	adds	r1, r5, r1
 8000ec8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ecc:	d217      	bcs.n	8000efe <__udivmoddi4+0x2a6>
 8000ece:	428b      	cmp	r3, r1
 8000ed0:	d915      	bls.n	8000efe <__udivmoddi4+0x2a6>
 8000ed2:	3802      	subs	r0, #2
 8000ed4:	4429      	add	r1, r5
 8000ed6:	1ac9      	subs	r1, r1, r3
 8000ed8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000edc:	e73b      	b.n	8000d56 <__udivmoddi4+0xfe>
 8000ede:	4637      	mov	r7, r6
 8000ee0:	4630      	mov	r0, r6
 8000ee2:	e709      	b.n	8000cf8 <__udivmoddi4+0xa0>
 8000ee4:	4607      	mov	r7, r0
 8000ee6:	e6e7      	b.n	8000cb8 <__udivmoddi4+0x60>
 8000ee8:	4618      	mov	r0, r3
 8000eea:	e6fb      	b.n	8000ce4 <__udivmoddi4+0x8c>
 8000eec:	4541      	cmp	r1, r8
 8000eee:	d2ab      	bcs.n	8000e48 <__udivmoddi4+0x1f0>
 8000ef0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ef4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ef8:	3801      	subs	r0, #1
 8000efa:	4613      	mov	r3, r2
 8000efc:	e7a4      	b.n	8000e48 <__udivmoddi4+0x1f0>
 8000efe:	4660      	mov	r0, ip
 8000f00:	e7e9      	b.n	8000ed6 <__udivmoddi4+0x27e>
 8000f02:	4618      	mov	r0, r3
 8000f04:	e795      	b.n	8000e32 <__udivmoddi4+0x1da>
 8000f06:	4667      	mov	r7, ip
 8000f08:	e7d1      	b.n	8000eae <__udivmoddi4+0x256>
 8000f0a:	4681      	mov	r9, r0
 8000f0c:	e77c      	b.n	8000e08 <__udivmoddi4+0x1b0>
 8000f0e:	3802      	subs	r0, #2
 8000f10:	442c      	add	r4, r5
 8000f12:	e747      	b.n	8000da4 <__udivmoddi4+0x14c>
 8000f14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f18:	442b      	add	r3, r5
 8000f1a:	e72f      	b.n	8000d7c <__udivmoddi4+0x124>
 8000f1c:	4638      	mov	r0, r7
 8000f1e:	e708      	b.n	8000d32 <__udivmoddi4+0xda>
 8000f20:	4637      	mov	r7, r6
 8000f22:	e6e9      	b.n	8000cf8 <__udivmoddi4+0xa0>

08000f24 <__aeabi_idiv0>:
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop

08000f28 <conv_HEX_to_BIN>:

//**************** KISS *************************************************************************************************************
bool KISS_FLAG[FLAG_SIZE] = { 0, 0, 0, 0, 0, 0, 1, 1 };

//Conversion functions
void conv_HEX_to_BIN(uint16_t hex_byte_in, bool *bin_byte_out, bool select_8_16){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	4603      	mov	r3, r0
 8000f30:	6039      	str	r1, [r7, #0]
 8000f32:	80fb      	strh	r3, [r7, #6]
 8000f34:	4613      	mov	r3, r2
 8000f36:	717b      	strb	r3, [r7, #5]
    int temp;

    sprintf(uartData, "\nSelector              = %d",select_8_16);
 8000f38:	797b      	ldrb	r3, [r7, #5]
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4939      	ldr	r1, [pc, #228]	; (8001024 <conv_HEX_to_BIN+0xfc>)
 8000f3e:	483a      	ldr	r0, [pc, #232]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000f40:	f007 f962 	bl	8008208 <siprintf>
    debug_print_msg();
 8000f44:	f001 faae 	bl	80024a4 <debug_print_msg>

    sprintf(uartData, "\nByte value            = %d\nBinary value[LSB:MSB] =",hex_byte_in);
 8000f48:	88fb      	ldrh	r3, [r7, #6]
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	4937      	ldr	r1, [pc, #220]	; (800102c <conv_HEX_to_BIN+0x104>)
 8000f4e:	4836      	ldr	r0, [pc, #216]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000f50:	f007 f95a 	bl	8008208 <siprintf>
	debug_print_msg();
 8000f54:	f001 faa6 	bl	80024a4 <debug_print_msg>

    if(select_8_16){
 8000f58:	797b      	ldrb	r3, [r7, #5]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d01f      	beq.n	8000f9e <conv_HEX_to_BIN+0x76>
		for(int i = 0; i < 8; i++){
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
 8000f62:	e018      	b.n	8000f96 <conv_HEX_to_BIN+0x6e>
			temp = hex_byte_in >> i;
 8000f64:	88fa      	ldrh	r2, [r7, #6]
 8000f66:	697b      	ldr	r3, [r7, #20]
 8000f68:	fa42 f303 	asr.w	r3, r2, r3
 8000f6c:	60fb      	str	r3, [r7, #12]
			temp = temp%2;
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	bfb8      	it	lt
 8000f78:	425b      	neglt	r3, r3
 8000f7a:	60fb      	str	r3, [r7, #12]

			//sprintf(uartData, " %d ",temp);
			//debug_print_msg();

			*(bin_byte_out+i) = temp;
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	683a      	ldr	r2, [r7, #0]
 8000f80:	4413      	add	r3, r2
 8000f82:	68fa      	ldr	r2, [r7, #12]
 8000f84:	2a00      	cmp	r2, #0
 8000f86:	bf14      	ite	ne
 8000f88:	2201      	movne	r2, #1
 8000f8a:	2200      	moveq	r2, #0
 8000f8c:	b2d2      	uxtb	r2, r2
 8000f8e:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 8; i++){
 8000f90:	697b      	ldr	r3, [r7, #20]
 8000f92:	3301      	adds	r3, #1
 8000f94:	617b      	str	r3, [r7, #20]
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	2b07      	cmp	r3, #7
 8000f9a:	dde3      	ble.n	8000f64 <conv_HEX_to_BIN+0x3c>
		debug_print_msg();
    }

    //sprintf(uartData, "\n");
	//debug_print_msg();
}
 8000f9c:	e03e      	b.n	800101c <conv_HEX_to_BIN+0xf4>
	   sprintf(uartData, "\nByte value            = %x\nBinary value[LSB:MSB] =",hex_byte_in);
 8000f9e:	88fb      	ldrh	r3, [r7, #6]
 8000fa0:	461a      	mov	r2, r3
 8000fa2:	4923      	ldr	r1, [pc, #140]	; (8001030 <conv_HEX_to_BIN+0x108>)
 8000fa4:	4820      	ldr	r0, [pc, #128]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000fa6:	f007 f92f 	bl	8008208 <siprintf>
		debug_print_msg();
 8000faa:	f001 fa7b 	bl	80024a4 <debug_print_msg>
		for(int i = 0; i < 16; i++){
 8000fae:	2300      	movs	r3, #0
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	e028      	b.n	8001006 <conv_HEX_to_BIN+0xde>
			temp = hex_byte_in >> i;
 8000fb4:	88fa      	ldrh	r2, [r7, #6]
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	fa42 f303 	asr.w	r3, r2, r3
 8000fbc:	60fb      	str	r3, [r7, #12]
			sprintf(uartData, " b=%d ",temp);
 8000fbe:	68fa      	ldr	r2, [r7, #12]
 8000fc0:	491c      	ldr	r1, [pc, #112]	; (8001034 <conv_HEX_to_BIN+0x10c>)
 8000fc2:	4819      	ldr	r0, [pc, #100]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000fc4:	f007 f920 	bl	8008208 <siprintf>
			debug_print_msg();
 8000fc8:	f001 fa6c 	bl	80024a4 <debug_print_msg>
			temp = temp%2;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	f003 0301 	and.w	r3, r3, #1
 8000fd4:	bfb8      	it	lt
 8000fd6:	425b      	neglt	r3, r3
 8000fd8:	60fb      	str	r3, [r7, #12]
			sprintf(uartData, " a=%d ",temp);
 8000fda:	68fa      	ldr	r2, [r7, #12]
 8000fdc:	4916      	ldr	r1, [pc, #88]	; (8001038 <conv_HEX_to_BIN+0x110>)
 8000fde:	4812      	ldr	r0, [pc, #72]	; (8001028 <conv_HEX_to_BIN+0x100>)
 8000fe0:	f007 f912 	bl	8008208 <siprintf>
			debug_print_msg();
 8000fe4:	f001 fa5e 	bl	80024a4 <debug_print_msg>
			*(bin_byte_out + 16 - 1 - i) = temp; //MSB is at lowest index
 8000fe8:	693b      	ldr	r3, [r7, #16]
 8000fea:	f1c3 030f 	rsb	r3, r3, #15
 8000fee:	683a      	ldr	r2, [r7, #0]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	68fa      	ldr	r2, [r7, #12]
 8000ff4:	2a00      	cmp	r2, #0
 8000ff6:	bf14      	ite	ne
 8000ff8:	2201      	movne	r2, #1
 8000ffa:	2200      	moveq	r2, #0
 8000ffc:	b2d2      	uxtb	r2, r2
 8000ffe:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 16; i++){
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	3301      	adds	r3, #1
 8001004:	613b      	str	r3, [r7, #16]
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	2b0f      	cmp	r3, #15
 800100a:	ddd3      	ble.n	8000fb4 <conv_HEX_to_BIN+0x8c>
		sprintf(uartData, "\n ");
 800100c:	4b06      	ldr	r3, [pc, #24]	; (8001028 <conv_HEX_to_BIN+0x100>)
 800100e:	4a0b      	ldr	r2, [pc, #44]	; (800103c <conv_HEX_to_BIN+0x114>)
 8001010:	8811      	ldrh	r1, [r2, #0]
 8001012:	7892      	ldrb	r2, [r2, #2]
 8001014:	8019      	strh	r1, [r3, #0]
 8001016:	709a      	strb	r2, [r3, #2]
		debug_print_msg();
 8001018:	f001 fa44 	bl	80024a4 <debug_print_msg>
}
 800101c:	bf00      	nop
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	08009a98 	.word	0x08009a98
 8001028:	2000264c 	.word	0x2000264c
 800102c:	08009ab4 	.word	0x08009ab4
 8001030:	08009ae8 	.word	0x08009ae8
 8001034:	08009b1c 	.word	0x08009b1c
 8001038:	08009b24 	.word	0x08009b24
 800103c:	08009b2c 	.word	0x08009b2c

08001040 <conv_BIN_to_HEX>:
uint16_t conv_BIN_to_HEX(bool *bin_byte_in,bool select_8_16){
 8001040:	b5b0      	push	{r4, r5, r7, lr}
 8001042:	b086      	sub	sp, #24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	460b      	mov	r3, r1
 800104a:	70fb      	strb	r3, [r7, #3]
	uint16_t acc = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	82fb      	strh	r3, [r7, #22]
	int bits = (select_8_16) ? 8 : 16;
 8001050:	78fb      	ldrb	r3, [r7, #3]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <conv_BIN_to_HEX+0x1a>
 8001056:	2308      	movs	r3, #8
 8001058:	e000      	b.n	800105c <conv_BIN_to_HEX+0x1c>
 800105a:	2310      	movs	r3, #16
 800105c:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < bits; i++){
 800105e:	2300      	movs	r3, #0
 8001060:	613b      	str	r3, [r7, #16]
 8001062:	e02c      	b.n	80010be <conv_BIN_to_HEX+0x7e>
		acc += ( *(bin_byte_in+i) )? pow(2,i) : 0;
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	4413      	add	r3, r2
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d00d      	beq.n	800108c <conv_BIN_to_HEX+0x4c>
 8001070:	6938      	ldr	r0, [r7, #16]
 8001072:	f7ff fa77 	bl	8000564 <__aeabi_i2d>
 8001076:	4603      	mov	r3, r0
 8001078:	460c      	mov	r4, r1
 800107a:	ec44 3b11 	vmov	d1, r3, r4
 800107e:	ed9f 0b14 	vldr	d0, [pc, #80]	; 80010d0 <conv_BIN_to_HEX+0x90>
 8001082:	f007 fca3 	bl	80089cc <pow>
 8001086:	ec55 4b10 	vmov	r4, r5, d0
 800108a:	e003      	b.n	8001094 <conv_BIN_to_HEX+0x54>
 800108c:	f04f 0400 	mov.w	r4, #0
 8001090:	f04f 0500 	mov.w	r5, #0
 8001094:	8afb      	ldrh	r3, [r7, #22]
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff fa64 	bl	8000564 <__aeabi_i2d>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4620      	mov	r0, r4
 80010a2:	4629      	mov	r1, r5
 80010a4:	f7ff f912 	bl	80002cc <__adddf3>
 80010a8:	4603      	mov	r3, r0
 80010aa:	460c      	mov	r4, r1
 80010ac:	4618      	mov	r0, r3
 80010ae:	4621      	mov	r1, r4
 80010b0:	f7ff fd9a 	bl	8000be8 <__aeabi_d2uiz>
 80010b4:	4603      	mov	r3, r0
 80010b6:	82fb      	strh	r3, [r7, #22]
	for(int i = 0; i < bits; i++){
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	3301      	adds	r3, #1
 80010bc:	613b      	str	r3, [r7, #16]
 80010be:	693a      	ldr	r2, [r7, #16]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	dbce      	blt.n	8001064 <conv_BIN_to_HEX+0x24>
	}
	return acc;
 80010c6:	8afb      	ldrh	r3, [r7, #22]
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3718      	adds	r7, #24
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bdb0      	pop	{r4, r5, r7, pc}
 80010d0:	00000000 	.word	0x00000000
 80010d4:	40000000 	.word	0x40000000

080010d8 <tx_rx>:

//General Program
//****************************************************************************************************************
void tx_rx() {
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
	if(changeMode){
 80010dc:	4b15      	ldr	r3, [pc, #84]	; (8001134 <tx_rx+0x5c>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d004      	beq.n	80010ee <tx_rx+0x16>
		toggleMode();
 80010e4:	f001 f876 	bl	80021d4 <toggleMode>
		changeMode = false;
 80010e8:	4b12      	ldr	r3, [pc, #72]	; (8001134 <tx_rx+0x5c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]
	}

	//Transmission Mode
	if (mode&&UART_packet.got_packet){
 80010ee:	4b12      	ldr	r3, [pc, #72]	; (8001138 <tx_rx+0x60>)
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d01b      	beq.n	800112e <tx_rx+0x56>
 80010f6:	4b11      	ldr	r3, [pc, #68]	; (800113c <tx_rx+0x64>)
 80010f8:	7b5b      	ldrb	r3, [r3, #13]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d017      	beq.n	800112e <tx_rx+0x56>

		//Disable Interrupts for data processing
		HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);
 80010fe:	2100      	movs	r1, #0
 8001100:	480f      	ldr	r0, [pc, #60]	; (8001140 <tx_rx+0x68>)
 8001102:	f004 ff21 	bl	8005f48 <HAL_TIM_OC_Stop_IT>
		HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_1);
 8001106:	2100      	movs	r1, #0
 8001108:	480e      	ldr	r0, [pc, #56]	; (8001144 <tx_rx+0x6c>)
 800110a:	f005 f855 	bl	80061b8 <HAL_TIM_IC_Stop_IT>

		//Reset the uart flag
		UART_packet.got_packet = false;
 800110e:	4b0b      	ldr	r3, [pc, #44]	; (800113c <tx_rx+0x64>)
 8001110:	2200      	movs	r2, #0
 8001112:	735a      	strb	r2, [r3, #13]

		//Transmit packet received
		receiving_KISS();
 8001114:	f000 fb7e 	bl	8001814 <receiving_KISS>

		//Signal to change mode
		changeMode = true;
 8001118:	4b06      	ldr	r3, [pc, #24]	; (8001134 <tx_rx+0x5c>)
 800111a:	2201      	movs	r2, #1
 800111c:	701a      	strb	r2, [r3, #0]

		//Enable Interrupts since data processing is complete
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 800111e:	2100      	movs	r1, #0
 8001120:	4807      	ldr	r0, [pc, #28]	; (8001140 <tx_rx+0x68>)
 8001122:	f004 fe8d 	bl	8005e40 <HAL_TIM_OC_Start_IT>
		HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8001126:	2100      	movs	r1, #0
 8001128:	4806      	ldr	r0, [pc, #24]	; (8001144 <tx_rx+0x6c>)
 800112a:	f004 ffdd 	bl	80060e8 <HAL_TIM_IC_Start_IT>

	//Receiving Mode
	else {

	}
}
 800112e:	bf00      	nop
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	20000a09 	.word	0x20000a09
 8001138:	200032f4 	.word	0x200032f4
 800113c:	20001db4 	.word	0x20001db4
 8001140:	2000330c 	.word	0x2000330c
 8001144:	20003210 	.word	0x20003210

08001148 <output_AX25>:

void output_AX25(){
 8001148:	b5b0      	push	{r4, r5, r7, lr}
 800114a:	b088      	sub	sp, #32
 800114c:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 800114e:	4b77      	ldr	r3, [pc, #476]	; (800132c <output_AX25+0x1e4>)
 8001150:	61bb      	str	r3, [r7, #24]

	sprintf(uartData, "Beginning AFSK transmission\n");
 8001152:	4a77      	ldr	r2, [pc, #476]	; (8001330 <output_AX25+0x1e8>)
 8001154:	4b77      	ldr	r3, [pc, #476]	; (8001334 <output_AX25+0x1ec>)
 8001156:	4615      	mov	r5, r2
 8001158:	461c      	mov	r4, r3
 800115a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800115c:	6028      	str	r0, [r5, #0]
 800115e:	6069      	str	r1, [r5, #4]
 8001160:	60aa      	str	r2, [r5, #8]
 8001162:	60eb      	str	r3, [r5, #12]
 8001164:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001166:	6128      	str	r0, [r5, #16]
 8001168:	6169      	str	r1, [r5, #20]
 800116a:	61aa      	str	r2, [r5, #24]
 800116c:	7823      	ldrb	r3, [r4, #0]
 800116e:	772b      	strb	r3, [r5, #28]
	debug_print_msg();
 8001170:	f001 f998 	bl	80024a4 <debug_print_msg>

	int wave_start = 0;
 8001174:	2300      	movs	r3, #0
 8001176:	617b      	str	r3, [r7, #20]
	freqSelect = true;
 8001178:	4b6f      	ldr	r3, [pc, #444]	; (8001338 <output_AX25+0x1f0>)
 800117a:	2201      	movs	r2, #1
 800117c:	701a      	strb	r2, [r3, #0]
	bool dumbbits[7] = { 0, 0, 0,0,0,0,0 };
 800117e:	1d3b      	adds	r3, r7, #4
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	f8c3 2003 	str.w	r2, [r3, #3]

	//Init dac playing some frequency, shouldn't be read by radio
	wave_start = bitToAudio(dumbbits, 7,1,wave_start);
 8001188:	1d38      	adds	r0, r7, #4
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	2201      	movs	r2, #1
 800118e:	2107      	movs	r1, #7
 8001190:	f001 f8e6 	bl	8002360 <bitToAudio>
 8001194:	6178      	str	r0, [r7, #20]


	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001196:	2201      	movs	r2, #1
 8001198:	2120      	movs	r1, #32
 800119a:	4868      	ldr	r0, [pc, #416]	; (800133c <output_AX25+0x1f4>)
 800119c:	f004 f834 	bl	8005208 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PTT_GPIO_Port, PTT_Pin, GPIO_PIN_SET); //START PTT
 80011a0:	2201      	movs	r2, #1
 80011a2:	2110      	movs	r1, #16
 80011a4:	4866      	ldr	r0, [pc, #408]	; (8001340 <output_AX25+0x1f8>)
 80011a6:	f004 f82f 	bl	8005208 <HAL_GPIO_WritePin>

	wave_start = bitToAudio(AX25TBYTE, FLAG_SIZE,1,wave_start); //start flag
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	2201      	movs	r2, #1
 80011ae:	2108      	movs	r1, #8
 80011b0:	4864      	ldr	r0, [pc, #400]	; (8001344 <output_AX25+0x1fc>)
 80011b2:	f001 f8d5 	bl	8002360 <bitToAudio>
 80011b6:	6178      	str	r0, [r7, #20]

	//Real information fields
	wave_start = bitToAudio(local_packet->address, address_len + local_packet->stuffed_address,1,wave_start); 		//lsb first
 80011b8:	69bb      	ldr	r3, [r7, #24]
 80011ba:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80011be:	3310      	adds	r3, #16
 80011c0:	6818      	ldr	r0, [r3, #0]
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80011c8:	3310      	adds	r3, #16
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f103 0170 	add.w	r1, r3, #112	; 0x70
 80011d0:	697b      	ldr	r3, [r7, #20]
 80011d2:	2201      	movs	r2, #1
 80011d4:	f001 f8c4 	bl	8002360 <bitToAudio>
 80011d8:	6178      	str	r0, [r7, #20]
	wave_start = bitToAudio(local_packet->control,control_len + local_packet->stuffed_control,1,wave_start);		//lsb first
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80011e0:	3314      	adds	r3, #20
 80011e2:	6818      	ldr	r0, [r3, #0]
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80011ea:	3314      	adds	r3, #20
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f103 0108 	add.w	r1, r3, #8
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	2201      	movs	r2, #1
 80011f6:	f001 f8b3 	bl	8002360 <bitToAudio>
 80011fa:	6178      	str	r0, [r7, #20]
	wave_start = bitToAudio(local_packet->PID,PID_len + local_packet->stuffed_PID,1,wave_start);					//lsb first
 80011fc:	69bb      	ldr	r3, [r7, #24]
 80011fe:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001202:	3318      	adds	r3, #24
 8001204:	6818      	ldr	r0, [r3, #0]
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800120c:	3318      	adds	r3, #24
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f103 0108 	add.w	r1, r3, #8
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	2201      	movs	r2, #1
 8001218:	f001 f8a2 	bl	8002360 <bitToAudio>
 800121c:	6178      	str	r0, [r7, #20]
	wave_start = bitToAudio(local_packet->Info,local_packet->Info_Len + local_packet->stuffed_Info,1,wave_start);	//lsb first
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001224:	331c      	adds	r3, #28
 8001226:	6818      	ldr	r0, [r3, #0]
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800122e:	681a      	ldr	r2, [r3, #0]
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001236:	331c      	adds	r3, #28
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	18d1      	adds	r1, r2, r3
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	2201      	movs	r2, #1
 8001240:	f001 f88e 	bl	8002360 <bitToAudio>
 8001244:	6178      	str	r0, [r7, #20]
	bitToAudio(local_packet->FCS,FCS_len + local_packet->stuffed_FCS + local_packet->stuffed_FCS,1,wave_start);		//msb first
 8001246:	69bb      	ldr	r3, [r7, #24]
 8001248:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800124c:	3304      	adds	r3, #4
 800124e:	6818      	ldr	r0, [r3, #0]
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f103 0210 	add.w	r2, r3, #16
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	18d1      	adds	r1, r2, r3
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	2201      	movs	r2, #1
 800126a:	f001 f879 	bl	8002360 <bitToAudio>

	bitToAudio(AX25TBYTE, FLAG_SIZE,1,wave_start);//stop flag
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	2201      	movs	r2, #1
 8001272:	2108      	movs	r1, #8
 8001274:	4833      	ldr	r0, [pc, #204]	; (8001344 <output_AX25+0x1fc>)
 8001276:	f001 f873 	bl	8002360 <bitToAudio>

	HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 800127a:	2100      	movs	r1, #0
 800127c:	4832      	ldr	r0, [pc, #200]	; (8001348 <output_AX25+0x200>)
 800127e:	f003 f8ef 	bl	8004460 <HAL_DAC_Stop_DMA>

	HAL_GPIO_WritePin(PTT_GPIO_Port, PTT_Pin, GPIO_PIN_RESET); //stop transmitting
 8001282:	2200      	movs	r2, #0
 8001284:	2110      	movs	r1, #16
 8001286:	482e      	ldr	r0, [pc, #184]	; (8001340 <output_AX25+0x1f8>)
 8001288:	f003 ffbe 	bl	8005208 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800128c:	2200      	movs	r2, #0
 800128e:	2120      	movs	r1, #32
 8001290:	482a      	ldr	r0, [pc, #168]	; (800133c <output_AX25+0x1f4>)
 8001292:	f003 ffb9 	bl	8005208 <HAL_GPIO_WritePin>

	sprintf(uartData, "Ending AFSK transmission\n");
 8001296:	4a26      	ldr	r2, [pc, #152]	; (8001330 <output_AX25+0x1e8>)
 8001298:	4b2c      	ldr	r3, [pc, #176]	; (800134c <output_AX25+0x204>)
 800129a:	4615      	mov	r5, r2
 800129c:	461c      	mov	r4, r3
 800129e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012a0:	6028      	str	r0, [r5, #0]
 80012a2:	6069      	str	r1, [r5, #4]
 80012a4:	60aa      	str	r2, [r5, #8]
 80012a6:	60eb      	str	r3, [r5, #12]
 80012a8:	cc03      	ldmia	r4!, {r0, r1}
 80012aa:	6128      	str	r0, [r5, #16]
 80012ac:	6169      	str	r1, [r5, #20]
 80012ae:	8823      	ldrh	r3, [r4, #0]
 80012b0:	832b      	strh	r3, [r5, #24]
	debug_print_msg();
 80012b2:	f001 f8f7 	bl	80024a4 <debug_print_msg>

	//Debugging mode that will repeat send message. Must restart to stop or change message
	if(BROADCASTR){
		const int millis = 2000;
 80012b6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80012ba:	613b      	str	r3, [r7, #16]
		sprintf(uartData, "BROADCASTING WILL REPEAT IN A %d MILLISSECOND",millis);
 80012bc:	693a      	ldr	r2, [r7, #16]
 80012be:	4924      	ldr	r1, [pc, #144]	; (8001350 <output_AX25+0x208>)
 80012c0:	481b      	ldr	r0, [pc, #108]	; (8001330 <output_AX25+0x1e8>)
 80012c2:	f006 ffa1 	bl	8008208 <siprintf>
		debug_print_msg();
 80012c6:	f001 f8ed 	bl	80024a4 <debug_print_msg>

		int millis_div = (millis * 1.0) / 10 * 1.0;
 80012ca:	6938      	ldr	r0, [r7, #16]
 80012cc:	f7ff f94a 	bl	8000564 <__aeabi_i2d>
 80012d0:	f04f 0200 	mov.w	r2, #0
 80012d4:	4b1f      	ldr	r3, [pc, #124]	; (8001354 <output_AX25+0x20c>)
 80012d6:	f7ff fad9 	bl	800088c <__aeabi_ddiv>
 80012da:	4603      	mov	r3, r0
 80012dc:	460c      	mov	r4, r1
 80012de:	4618      	mov	r0, r3
 80012e0:	4621      	mov	r1, r4
 80012e2:	f7ff fc59 	bl	8000b98 <__aeabi_d2iz>
 80012e6:	4603      	mov	r3, r0
 80012e8:	60fb      	str	r3, [r7, #12]
		for(int i = 0;i<10;i++){
 80012ea:	2300      	movs	r3, #0
 80012ec:	61fb      	str	r3, [r7, #28]
 80012ee:	e00c      	b.n	800130a <output_AX25+0x1c2>
			sprintf(uartData, " . ");
 80012f0:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <output_AX25+0x1e8>)
 80012f2:	4a19      	ldr	r2, [pc, #100]	; (8001358 <output_AX25+0x210>)
 80012f4:	6810      	ldr	r0, [r2, #0]
 80012f6:	6018      	str	r0, [r3, #0]
			debug_print_msg();
 80012f8:	f001 f8d4 	bl	80024a4 <debug_print_msg>
			HAL_Delay(millis_div);
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4618      	mov	r0, r3
 8001300:	f002 feaa 	bl	8004058 <HAL_Delay>
		for(int i = 0;i<10;i++){
 8001304:	69fb      	ldr	r3, [r7, #28]
 8001306:	3301      	adds	r3, #1
 8001308:	61fb      	str	r3, [r7, #28]
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	2b09      	cmp	r3, #9
 800130e:	ddef      	ble.n	80012f0 <output_AX25+0x1a8>
		}
		sprintf(uartData, "\n\n");
 8001310:	4b07      	ldr	r3, [pc, #28]	; (8001330 <output_AX25+0x1e8>)
 8001312:	4a12      	ldr	r2, [pc, #72]	; (800135c <output_AX25+0x214>)
 8001314:	8811      	ldrh	r1, [r2, #0]
 8001316:	7892      	ldrb	r2, [r2, #2]
 8001318:	8019      	strh	r1, [r3, #0]
 800131a:	709a      	strb	r2, [r3, #2]
		debug_print_msg();
 800131c:	f001 f8c2 	bl	80024a4 <debug_print_msg>
		output_AX25();
 8001320:	f7ff ff12 	bl	8001148 <output_AX25>
	}
}
 8001324:	bf00      	nop
 8001326:	3720      	adds	r7, #32
 8001328:	46bd      	mov	sp, r7
 800132a:	bdb0      	pop	{r4, r5, r7, pc}
 800132c:	20000a48 	.word	0x20000a48
 8001330:	2000264c 	.word	0x2000264c
 8001334:	08009b30 	.word	0x08009b30
 8001338:	20000a0b 	.word	0x20000a0b
 800133c:	40020000 	.word	0x40020000
 8001340:	40020800 	.word	0x40020800
 8001344:	20000008 	.word	0x20000008
 8001348:	200032f8 	.word	0x200032f8
 800134c:	08009b50 	.word	0x08009b50
 8001350:	08009b6c 	.word	0x08009b6c
 8001354:	40240000 	.word	0x40240000
 8001358:	08009b9c 	.word	0x08009b9c
 800135c:	08009ba0 	.word	0x08009ba0

08001360 <clear_AX25>:

void clear_AX25(){
 8001360:	b5b0      	push	{r4, r5, r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001366:	4b11      	ldr	r3, [pc, #68]	; (80013ac <clear_AX25+0x4c>)
 8001368:	607b      	str	r3, [r7, #4]
	sprintf(uartData, "Clearing AX.25 packet info\n");
 800136a:	4a11      	ldr	r2, [pc, #68]	; (80013b0 <clear_AX25+0x50>)
 800136c:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <clear_AX25+0x54>)
 800136e:	4615      	mov	r5, r2
 8001370:	461c      	mov	r4, r3
 8001372:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001374:	6028      	str	r0, [r5, #0]
 8001376:	6069      	str	r1, [r5, #4]
 8001378:	60aa      	str	r2, [r5, #8]
 800137a:	60eb      	str	r3, [r5, #12]
 800137c:	cc07      	ldmia	r4!, {r0, r1, r2}
 800137e:	6128      	str	r0, [r5, #16]
 8001380:	6169      	str	r1, [r5, #20]
 8001382:	61aa      	str	r2, [r5, #24]
	debug_print_msg();
 8001384:	f001 f88e 	bl	80024a4 <debug_print_msg>

	memcpy(local_packet->AX25_PACKET,0,AX25_PACKET_MAX);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	f640 225f 	movw	r2, #2655	; 0xa5f
 800138e:	2100      	movs	r1, #0
 8001390:	4618      	mov	r0, r3
 8001392:	f006 ff0d 	bl	80081b0 <memcpy>
	local_packet->got_packet = false;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800139c:	3309      	adds	r3, #9
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
}
 80013a2:	bf00      	nop
 80013a4:	3708      	adds	r7, #8
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bdb0      	pop	{r4, r5, r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000a48 	.word	0x20000a48
 80013b0:	2000264c 	.word	0x2000264c
 80013b4:	08009ba4 	.word	0x08009ba4

080013b8 <output_HEX>:

void output_HEX() {
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b082      	sub	sp, #8
 80013bc:	af00      	add	r7, sp, #0
	struct UART_INPUT* local_UART_packet = &UART_packet;
 80013be:	4b18      	ldr	r3, [pc, #96]	; (8001420 <output_HEX+0x68>)
 80013c0:	603b      	str	r3, [r7, #0]

	sprintf(uartData, "\n");
 80013c2:	4a18      	ldr	r2, [pc, #96]	; (8001424 <output_HEX+0x6c>)
 80013c4:	4b18      	ldr	r3, [pc, #96]	; (8001428 <output_HEX+0x70>)
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 80013ca:	f001 f86b 	bl	80024a4 <debug_print_msg>

	for(int i = 0;i<local_UART_packet->received_byte_cnt;i++){
 80013ce:	2300      	movs	r3, #0
 80013d0:	607b      	str	r3, [r7, #4]
 80013d2:	e016      	b.n	8001402 <output_HEX+0x4a>
		sprintf(uartData, "%x",local_UART_packet->HEX_KISS_PACKET[i]);
 80013d4:	683a      	ldr	r2, [r7, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4413      	add	r3, r2
 80013da:	330e      	adds	r3, #14
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	4912      	ldr	r1, [pc, #72]	; (800142c <output_HEX+0x74>)
 80013e2:	4810      	ldr	r0, [pc, #64]	; (8001424 <output_HEX+0x6c>)
 80013e4:	f006 ff10 	bl	8008208 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80013e8:	480e      	ldr	r0, [pc, #56]	; (8001424 <output_HEX+0x6c>)
 80013ea:	f7fe ff11 	bl	8000210 <strlen>
 80013ee:	4603      	mov	r3, r0
 80013f0:	b29a      	uxth	r2, r3
 80013f2:	230a      	movs	r3, #10
 80013f4:	490b      	ldr	r1, [pc, #44]	; (8001424 <output_HEX+0x6c>)
 80013f6:	480e      	ldr	r0, [pc, #56]	; (8001430 <output_HEX+0x78>)
 80013f8:	f005 ff79 	bl	80072ee <HAL_UART_Transmit>
	for(int i = 0;i<local_UART_packet->received_byte_cnt;i++){
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3301      	adds	r3, #1
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	429a      	cmp	r2, r3
 800140a:	dbe3      	blt.n	80013d4 <output_HEX+0x1c>
	}

	sprintf(uartData, "\n");
 800140c:	4a05      	ldr	r2, [pc, #20]	; (8001424 <output_HEX+0x6c>)
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <output_HEX+0x70>)
 8001410:	881b      	ldrh	r3, [r3, #0]
 8001412:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8001414:	f001 f846 	bl	80024a4 <debug_print_msg>
}
 8001418:	bf00      	nop
 800141a:	3708      	adds	r7, #8
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20001db4 	.word	0x20001db4
 8001424:	2000264c 	.word	0x2000264c
 8001428:	08009bc0 	.word	0x08009bc0
 800142c:	08009bc4 	.word	0x08009bc4
 8001430:	2000334c 	.word	0x2000334c

08001434 <receiving_AX25>:

//AX.25 to KISS data flow
//****************************************************************************************************************
bool receiving_AX25(){
 8001434:	b5b0      	push	{r4, r5, r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
	sprintf(uartData, "\nreceiving_AX25() start\n");
 800143a:	4a13      	ldr	r2, [pc, #76]	; (8001488 <receiving_AX25+0x54>)
 800143c:	4b13      	ldr	r3, [pc, #76]	; (800148c <receiving_AX25+0x58>)
 800143e:	4615      	mov	r5, r2
 8001440:	461c      	mov	r4, r3
 8001442:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001444:	6028      	str	r0, [r5, #0]
 8001446:	6069      	str	r1, [r5, #4]
 8001448:	60aa      	str	r2, [r5, #8]
 800144a:	60eb      	str	r3, [r5, #12]
 800144c:	cc03      	ldmia	r4!, {r0, r1}
 800144e:	6128      	str	r0, [r5, #16]
 8001450:	6169      	str	r1, [r5, #20]
 8001452:	7823      	ldrb	r3, [r4, #0]
 8001454:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 8001456:	f001 f825 	bl	80024a4 <debug_print_msg>
	struct PACKET_STRUCT* local_packet = &global_packet;
 800145a:	4b0d      	ldr	r3, [pc, #52]	; (8001490 <receiving_AX25+0x5c>)
 800145c:	607b      	str	r3, [r7, #4]

	//Validate packet
	bool AX25_IsValid = AX25_Packet_Validate();
 800145e:	f000 f869 	bl	8001534 <AX25_Packet_Validate>
 8001462:	4603      	mov	r3, r0
 8001464:	70fb      	strb	r3, [r7, #3]

//		sprintf(uartData, "AX.25 frame valid check returned: %d\n",AX25_IsValid);
//		debug_print_msg();

	if(AX25_IsValid){
 8001466:	78fb      	ldrb	r3, [r7, #3]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d007      	beq.n	800147c <receiving_AX25+0x48>
		//Put data into KISS format and buffer
		AX25_TO_KISS();
 800146c:	f000 f992 	bl	8001794 <AX25_TO_KISS>

		//Put data into HEX buffer
		KISS_TO_HEX();
 8001470:	f000 fcd4 	bl	8001e1c <KISS_TO_HEX>

		//Transmit KISS Packet that has been generated
		output_HEX();
 8001474:	f7ff ffa0 	bl	80013b8 <output_HEX>

		//Clear AX.25 buffer
		clear_AX25();
 8001478:	f7ff ff72 	bl	8001360 <clear_AX25>
//		clear_KISS();
//		clear_HEX();
	}
}
 800147c:	bf00      	nop
 800147e:	4618      	mov	r0, r3
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bdb0      	pop	{r4, r5, r7, pc}
 8001486:	bf00      	nop
 8001488:	2000264c 	.word	0x2000264c
 800148c:	08009bc8 	.word	0x08009bc8
 8001490:	20000a48 	.word	0x20000a48

08001494 <slide_bits>:

void slide_bits(bool* array,int bits_left){
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
	memmove(array,array+1,bits_left*bool_size);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	3301      	adds	r3, #1
 80014a2:	683a      	ldr	r2, [r7, #0]
 80014a4:	4619      	mov	r1, r3
 80014a6:	6878      	ldr	r0, [r7, #4]
 80014a8:	f006 fe8d 	bl	80081c6 <memmove>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <remove_bit_stuffing>:

void remove_bit_stuffing(){
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 80014ba:	4b1c      	ldr	r3, [pc, #112]	; (800152c <remove_bit_stuffing+0x78>)
 80014bc:	607b      	str	r3, [r7, #4]
//	sprintf(uartData, "Removing bit stuffed zeros\n");
//	debug_print_msg();

	int ones_count = 0;
 80014be:	2300      	movs	r3, #0
 80014c0:	60fb      	str	r3, [r7, #12]
	bool curr;
	for(int i = 0;i < rxBit_count;i++){
 80014c2:	2300      	movs	r3, #0
 80014c4:	60bb      	str	r3, [r7, #8]
 80014c6:	e028      	b.n	800151a <remove_bit_stuffing+0x66>
		curr = local_packet->AX25_PACKET[i]; //iterate through all data received before seperating into subfields
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	4413      	add	r3, r2
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	70fb      	strb	r3, [r7, #3]
		if(curr){ //current bit is a 1
 80014d2:	78fb      	ldrb	r3, [r7, #3]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d006      	beq.n	80014e6 <remove_bit_stuffing+0x32>
			ones_count++;
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	3301      	adds	r3, #1
 80014dc:	60fb      	str	r3, [r7, #12]
			if(ones_count > 5){
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2b05      	cmp	r3, #5
 80014e2:	dd17      	ble.n	8001514 <remove_bit_stuffing+0x60>
//				sprintf(uartData, "ERROR: SHOULD HAVE BEEN A ZERO AFTER FIFTH CONTIGIOUS ONE!\n");
//				debug_print_msg();
				return;
 80014e4:	e01e      	b.n	8001524 <remove_bit_stuffing+0x70>
			}
		}
		else{
			if(ones_count >= 5){
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	2b04      	cmp	r3, #4
 80014ea:	dd11      	ble.n	8001510 <remove_bit_stuffing+0x5c>
				slide_bits(&local_packet->AX25_PACKET[i],rxBit_count-i);
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	18d0      	adds	r0, r2, r3
 80014f2:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <remove_bit_stuffing+0x7c>)
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	4619      	mov	r1, r3
 80014fc:	f7ff ffca 	bl	8001494 <slide_bits>
				i--;
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	3b01      	subs	r3, #1
 8001504:	60bb      	str	r3, [r7, #8]
				rxBit_count--;
 8001506:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <remove_bit_stuffing+0x7c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	3b01      	subs	r3, #1
 800150c:	4a08      	ldr	r2, [pc, #32]	; (8001530 <remove_bit_stuffing+0x7c>)
 800150e:	6013      	str	r3, [r2, #0]
//				sprintf(uartData, "REMOVED BIT STUFFED ZERO!\n");
//				debug_print_msg();
			}
			ones_count = 0;
 8001510:	2300      	movs	r3, #0
 8001512:	60fb      	str	r3, [r7, #12]
	for(int i = 0;i < rxBit_count;i++){
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	3301      	adds	r3, #1
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	4b05      	ldr	r3, [pc, #20]	; (8001530 <remove_bit_stuffing+0x7c>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	68ba      	ldr	r2, [r7, #8]
 8001520:	429a      	cmp	r2, r3
 8001522:	dbd1      	blt.n	80014c8 <remove_bit_stuffing+0x14>
		}
	}
	//transmit kiss
}
 8001524:	3710      	adds	r7, #16
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	20000a48 	.word	0x20000a48
 8001530:	20000a04 	.word	0x20000a04

08001534 <AX25_Packet_Validate>:

bool AX25_Packet_Validate(){
 8001534:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 800153a:	4b2d      	ldr	r3, [pc, #180]	; (80015f0 <AX25_Packet_Validate+0xbc>)
 800153c:	60fb      	str	r3, [r7, #12]
	int fcs_val = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]

	sprintf(uartData,"Received packet bit count: %d\n",local_packet->byte_cnt*8);
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001548:	330c      	adds	r3, #12
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	00db      	lsls	r3, r3, #3
 800154e:	461a      	mov	r2, r3
 8001550:	4928      	ldr	r1, [pc, #160]	; (80015f4 <AX25_Packet_Validate+0xc0>)
 8001552:	4829      	ldr	r0, [pc, #164]	; (80015f8 <AX25_Packet_Validate+0xc4>)
 8001554:	f006 fe58 	bl	8008208 <siprintf>
	debug_print_msg();
 8001558:	f000 ffa4 	bl	80024a4 <debug_print_msg>

	if(rxBit_count < 120){ //invalid if packet is less than 136 bits - 2*8 bits (per flag)
 800155c:	4b27      	ldr	r3, [pc, #156]	; (80015fc <AX25_Packet_Validate+0xc8>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2b77      	cmp	r3, #119	; 0x77
 8001562:	dc15      	bgt.n	8001590 <AX25_Packet_Validate+0x5c>
		sprintf(uartData,"Trash Packet, not enough bits\n");
 8001564:	4a24      	ldr	r2, [pc, #144]	; (80015f8 <AX25_Packet_Validate+0xc4>)
 8001566:	4b26      	ldr	r3, [pc, #152]	; (8001600 <AX25_Packet_Validate+0xcc>)
 8001568:	4615      	mov	r5, r2
 800156a:	461c      	mov	r4, r3
 800156c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800156e:	6028      	str	r0, [r5, #0]
 8001570:	6069      	str	r1, [r5, #4]
 8001572:	60aa      	str	r2, [r5, #8]
 8001574:	60eb      	str	r3, [r5, #12]
 8001576:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001578:	6128      	str	r0, [r5, #16]
 800157a:	6169      	str	r1, [r5, #20]
 800157c:	61aa      	str	r2, [r5, #24]
 800157e:	8823      	ldrh	r3, [r4, #0]
 8001580:	78a2      	ldrb	r2, [r4, #2]
 8001582:	83ab      	strh	r3, [r5, #28]
 8001584:	4613      	mov	r3, r2
 8001586:	77ab      	strb	r3, [r5, #30]
		debug_print_msg();
 8001588:	f000 ff8c 	bl	80024a4 <debug_print_msg>
		return false;
 800158c:	2300      	movs	r3, #0
 800158e:	e02b      	b.n	80015e8 <AX25_Packet_Validate+0xb4>
	}
	else if((rxBit_count)%8 != 0){ //invalid if packet is not octect aligned (divisible by 8)
 8001590:	4b1a      	ldr	r3, [pc, #104]	; (80015fc <AX25_Packet_Validate+0xc8>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	f003 0307 	and.w	r3, r3, #7
 8001598:	2b00      	cmp	r3, #0
 800159a:	d019      	beq.n	80015d0 <AX25_Packet_Validate+0x9c>
		sprintf(uartData,"Trash Packet, not octet aligned\n");
 800159c:	4b16      	ldr	r3, [pc, #88]	; (80015f8 <AX25_Packet_Validate+0xc4>)
 800159e:	4a19      	ldr	r2, [pc, #100]	; (8001604 <AX25_Packet_Validate+0xd0>)
 80015a0:	4614      	mov	r4, r2
 80015a2:	469c      	mov	ip, r3
 80015a4:	f104 0e20 	add.w	lr, r4, #32
 80015a8:	4665      	mov	r5, ip
 80015aa:	4626      	mov	r6, r4
 80015ac:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80015ae:	6028      	str	r0, [r5, #0]
 80015b0:	6069      	str	r1, [r5, #4]
 80015b2:	60aa      	str	r2, [r5, #8]
 80015b4:	60eb      	str	r3, [r5, #12]
 80015b6:	3410      	adds	r4, #16
 80015b8:	f10c 0c10 	add.w	ip, ip, #16
 80015bc:	4574      	cmp	r4, lr
 80015be:	d1f3      	bne.n	80015a8 <AX25_Packet_Validate+0x74>
 80015c0:	4663      	mov	r3, ip
 80015c2:	4622      	mov	r2, r4
 80015c4:	7812      	ldrb	r2, [r2, #0]
 80015c6:	701a      	strb	r2, [r3, #0]
		debug_print_msg();
 80015c8:	f000 ff6c 	bl	80024a4 <debug_print_msg>
		return false;
 80015cc:	2300      	movs	r3, #0
 80015ce:	e00b      	b.n	80015e8 <AX25_Packet_Validate+0xb4>
	}

	//SHOULD BE VALID PACKET, JUST NEED TO C0MPARE CALCULATED CRC TO RECIEVED FCS
	else{
		//Set packet pointers for AX25 to KISS operation
		uint16_t local_info_len = rxBit_count-INFO_offset_woFlag;
 80015d0:	4b0a      	ldr	r3, [pc, #40]	; (80015fc <AX25_Packet_Validate+0xc8>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	3b90      	subs	r3, #144	; 0x90
 80015d8:	80fb      	strh	r3, [r7, #6]
		set_packet_pointer_AX25(local_info_len);
 80015da:	88fb      	ldrh	r3, [r7, #6]
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 f813 	bl	8001608 <set_packet_pointer_AX25>
//		print_AX25();

		return crc_check();
 80015e2:	f000 fdb5 	bl	8002150 <crc_check>
 80015e6:	4603      	mov	r3, r0
	}
}
 80015e8:	4618      	mov	r0, r3
 80015ea:	3714      	adds	r7, #20
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f0:	20000a48 	.word	0x20000a48
 80015f4:	08009be4 	.word	0x08009be4
 80015f8:	2000264c 	.word	0x2000264c
 80015fc:	20000a04 	.word	0x20000a04
 8001600:	08009c04 	.word	0x08009c04
 8001604:	08009c24 	.word	0x08009c24

08001608 <set_packet_pointer_AX25>:


void set_packet_pointer_AX25(int info_len_in){
 8001608:	b5f0      	push	{r4, r5, r6, r7, lr}
 800160a:	b087      	sub	sp, #28
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001610:	4b58      	ldr	r3, [pc, #352]	; (8001774 <set_packet_pointer_AX25+0x16c>)
 8001612:	617b      	str	r3, [r7, #20]
	int not_info = FCS_len;
 8001614:	2310      	movs	r3, #16
 8001616:	613b      	str	r3, [r7, #16]
	local_packet->Info_Len = info_len_in;
 8001618:	697b      	ldr	r3, [r7, #20]
 800161a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	601a      	str	r2, [r3, #0]

	sprintf(uartData, "Setting packet pointer to AX25:\n");
 8001622:	4b55      	ldr	r3, [pc, #340]	; (8001778 <set_packet_pointer_AX25+0x170>)
 8001624:	4a55      	ldr	r2, [pc, #340]	; (800177c <set_packet_pointer_AX25+0x174>)
 8001626:	4614      	mov	r4, r2
 8001628:	469c      	mov	ip, r3
 800162a:	f104 0e20 	add.w	lr, r4, #32
 800162e:	4665      	mov	r5, ip
 8001630:	4626      	mov	r6, r4
 8001632:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001634:	6028      	str	r0, [r5, #0]
 8001636:	6069      	str	r1, [r5, #4]
 8001638:	60aa      	str	r2, [r5, #8]
 800163a:	60eb      	str	r3, [r5, #12]
 800163c:	3410      	adds	r4, #16
 800163e:	f10c 0c10 	add.w	ip, ip, #16
 8001642:	4574      	cmp	r4, lr
 8001644:	d1f3      	bne.n	800162e <set_packet_pointer_AX25+0x26>
 8001646:	4663      	mov	r3, ip
 8001648:	4622      	mov	r2, r4
 800164a:	7812      	ldrb	r2, [r2, #0]
 800164c:	701a      	strb	r2, [r3, #0]
	debug_print_msg();
 800164e:	f000 ff29 	bl	80024a4 <debug_print_msg>
	bool *curr_mem = &local_packet->AX25_PACKET;
 8001652:	697b      	ldr	r3, [r7, #20]
 8001654:	60fb      	str	r3, [r7, #12]

	sprintf(uartData, "Setting pointer for address\n");
 8001656:	4a48      	ldr	r2, [pc, #288]	; (8001778 <set_packet_pointer_AX25+0x170>)
 8001658:	4b49      	ldr	r3, [pc, #292]	; (8001780 <set_packet_pointer_AX25+0x178>)
 800165a:	4615      	mov	r5, r2
 800165c:	461c      	mov	r4, r3
 800165e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001660:	6028      	str	r0, [r5, #0]
 8001662:	6069      	str	r1, [r5, #4]
 8001664:	60aa      	str	r2, [r5, #8]
 8001666:	60eb      	str	r3, [r5, #12]
 8001668:	cc07      	ldmia	r4!, {r0, r1, r2}
 800166a:	6128      	str	r0, [r5, #16]
 800166c:	6169      	str	r1, [r5, #20]
 800166e:	61aa      	str	r2, [r5, #24]
 8001670:	7823      	ldrb	r3, [r4, #0]
 8001672:	772b      	strb	r3, [r5, #28]
	debug_print_msg();
 8001674:	f000 ff16 	bl	80024a4 <debug_print_msg>
	local_packet->address = curr_mem;
 8001678:	697b      	ldr	r3, [r7, #20]
 800167a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800167e:	3310      	adds	r3, #16
 8001680:	68fa      	ldr	r2, [r7, #12]
 8001682:	601a      	str	r2, [r3, #0]
	curr_mem += address_len;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	3370      	adds	r3, #112	; 0x70
 8001688:	60fb      	str	r3, [r7, #12]
	not_info += address_len;
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	3370      	adds	r3, #112	; 0x70
 800168e:	613b      	str	r3, [r7, #16]

	sprintf(uartData, "Setting pointer for control\n");
 8001690:	4a39      	ldr	r2, [pc, #228]	; (8001778 <set_packet_pointer_AX25+0x170>)
 8001692:	4b3c      	ldr	r3, [pc, #240]	; (8001784 <set_packet_pointer_AX25+0x17c>)
 8001694:	4615      	mov	r5, r2
 8001696:	461c      	mov	r4, r3
 8001698:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800169a:	6028      	str	r0, [r5, #0]
 800169c:	6069      	str	r1, [r5, #4]
 800169e:	60aa      	str	r2, [r5, #8]
 80016a0:	60eb      	str	r3, [r5, #12]
 80016a2:	cc07      	ldmia	r4!, {r0, r1, r2}
 80016a4:	6128      	str	r0, [r5, #16]
 80016a6:	6169      	str	r1, [r5, #20]
 80016a8:	61aa      	str	r2, [r5, #24]
 80016aa:	7823      	ldrb	r3, [r4, #0]
 80016ac:	772b      	strb	r3, [r5, #28]
	debug_print_msg();
 80016ae:	f000 fef9 	bl	80024a4 <debug_print_msg>
	local_packet->control = curr_mem;
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80016b8:	3314      	adds	r3, #20
 80016ba:	68fa      	ldr	r2, [r7, #12]
 80016bc:	601a      	str	r2, [r3, #0]
	curr_mem += control_len;
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	3308      	adds	r3, #8
 80016c2:	60fb      	str	r3, [r7, #12]
	not_info += control_len;
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	3308      	adds	r3, #8
 80016c8:	613b      	str	r3, [r7, #16]

	sprintf(uartData, "Setting pointer for PID\n");
 80016ca:	4a2b      	ldr	r2, [pc, #172]	; (8001778 <set_packet_pointer_AX25+0x170>)
 80016cc:	4b2e      	ldr	r3, [pc, #184]	; (8001788 <set_packet_pointer_AX25+0x180>)
 80016ce:	4615      	mov	r5, r2
 80016d0:	461c      	mov	r4, r3
 80016d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80016d4:	6028      	str	r0, [r5, #0]
 80016d6:	6069      	str	r1, [r5, #4]
 80016d8:	60aa      	str	r2, [r5, #8]
 80016da:	60eb      	str	r3, [r5, #12]
 80016dc:	cc03      	ldmia	r4!, {r0, r1}
 80016de:	6128      	str	r0, [r5, #16]
 80016e0:	6169      	str	r1, [r5, #20]
 80016e2:	7823      	ldrb	r3, [r4, #0]
 80016e4:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 80016e6:	f000 fedd 	bl	80024a4 <debug_print_msg>
	local_packet->PID = curr_mem;
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80016f0:	3318      	adds	r3, #24
 80016f2:	68fa      	ldr	r2, [r7, #12]
 80016f4:	601a      	str	r2, [r3, #0]
	curr_mem += PID_len;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	3308      	adds	r3, #8
 80016fa:	60fb      	str	r3, [r7, #12]
	not_info += PID_len;
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	3308      	adds	r3, #8
 8001700:	613b      	str	r3, [r7, #16]

	sprintf(uartData, "Setting pointer for Info\n");
 8001702:	4a1d      	ldr	r2, [pc, #116]	; (8001778 <set_packet_pointer_AX25+0x170>)
 8001704:	4b21      	ldr	r3, [pc, #132]	; (800178c <set_packet_pointer_AX25+0x184>)
 8001706:	4615      	mov	r5, r2
 8001708:	461c      	mov	r4, r3
 800170a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800170c:	6028      	str	r0, [r5, #0]
 800170e:	6069      	str	r1, [r5, #4]
 8001710:	60aa      	str	r2, [r5, #8]
 8001712:	60eb      	str	r3, [r5, #12]
 8001714:	cc03      	ldmia	r4!, {r0, r1}
 8001716:	6128      	str	r0, [r5, #16]
 8001718:	6169      	str	r1, [r5, #20]
 800171a:	8823      	ldrh	r3, [r4, #0]
 800171c:	832b      	strh	r3, [r5, #24]
	debug_print_msg();
 800171e:	f000 fec1 	bl	80024a4 <debug_print_msg>
	local_packet->Info = curr_mem;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001728:	331c      	adds	r3, #28
 800172a:	68fa      	ldr	r2, [r7, #12]
 800172c:	601a      	str	r2, [r3, #0]
	curr_mem += local_packet->Info_Len;
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	461a      	mov	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	4413      	add	r3, r2
 800173c:	60fb      	str	r3, [r7, #12]

	sprintf(uartData, "Setting pointer for FCS\n");
 800173e:	4a0e      	ldr	r2, [pc, #56]	; (8001778 <set_packet_pointer_AX25+0x170>)
 8001740:	4b13      	ldr	r3, [pc, #76]	; (8001790 <set_packet_pointer_AX25+0x188>)
 8001742:	4615      	mov	r5, r2
 8001744:	461c      	mov	r4, r3
 8001746:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001748:	6028      	str	r0, [r5, #0]
 800174a:	6069      	str	r1, [r5, #4]
 800174c:	60aa      	str	r2, [r5, #8]
 800174e:	60eb      	str	r3, [r5, #12]
 8001750:	cc03      	ldmia	r4!, {r0, r1}
 8001752:	6128      	str	r0, [r5, #16]
 8001754:	6169      	str	r1, [r5, #20]
 8001756:	7823      	ldrb	r3, [r4, #0]
 8001758:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 800175a:	f000 fea3 	bl	80024a4 <debug_print_msg>
	local_packet->FCS = curr_mem;
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001764:	3304      	adds	r3, #4
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	601a      	str	r2, [r3, #0]
}
 800176a:	bf00      	nop
 800176c:	371c      	adds	r7, #28
 800176e:	46bd      	mov	sp, r7
 8001770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001772:	bf00      	nop
 8001774:	20000a48 	.word	0x20000a48
 8001778:	2000264c 	.word	0x2000264c
 800177c:	08009c48 	.word	0x08009c48
 8001780:	08009c6c 	.word	0x08009c6c
 8001784:	08009c8c 	.word	0x08009c8c
 8001788:	08009cac 	.word	0x08009cac
 800178c:	08009cc8 	.word	0x08009cc8
 8001790:	08009ce4 	.word	0x08009ce4

08001794 <AX25_TO_KISS>:

void AX25_TO_KISS(){
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 800179a:	4b1c      	ldr	r3, [pc, #112]	; (800180c <AX25_TO_KISS+0x78>)
 800179c:	607b      	str	r3, [r7, #4]
	bool *curr_mem = local_packet->KISS_PACKET;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	f603 235f 	addw	r3, r3, #2655	; 0xa5f
 80017a4:	603b      	str	r3, [r7, #0]

	//Put a flag into KISS
	memcpy(curr_mem,KISS_FLAG,FLAG_SIZE);
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	4919      	ldr	r1, [pc, #100]	; (8001810 <AX25_TO_KISS+0x7c>)
 80017aa:	461a      	mov	r2, r3
 80017ac:	460b      	mov	r3, r1
 80017ae:	cb03      	ldmia	r3!, {r0, r1}
 80017b0:	6010      	str	r0, [r2, #0]
 80017b2:	6051      	str	r1, [r2, #4]
	curr_mem += FLAG_SIZE;
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	3308      	adds	r3, #8
 80017b8:	603b      	str	r3, [r7, #0]

	//Set port info
	memset(curr_mem,0,8);
 80017ba:	2208      	movs	r2, #8
 80017bc:	2100      	movs	r1, #0
 80017be:	6838      	ldr	r0, [r7, #0]
 80017c0:	f006 fd1a 	bl	80081f8 <memset>
	curr_mem += 8;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	3308      	adds	r3, #8
 80017c8:	603b      	str	r3, [r7, #0]

	//Put AX25 packet into KISS w/o the FCS, HAVE AN ADDED 8 due to port info
	memcpy(curr_mem,local_packet->AX25_PACKET,(local_packet->byte_cnt*8)-FCS_len);
 80017ca:	6879      	ldr	r1, [r7, #4]
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80017d2:	330c      	adds	r3, #12
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	3b02      	subs	r3, #2
 80017d8:	00db      	lsls	r3, r3, #3
 80017da:	461a      	mov	r2, r3
 80017dc:	6838      	ldr	r0, [r7, #0]
 80017de:	f006 fce7 	bl	80081b0 <memcpy>
	curr_mem += (local_packet->byte_cnt*8)-FCS_len;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80017e8:	330c      	adds	r3, #12
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	00db      	lsls	r3, r3, #3
 80017ee:	3b10      	subs	r3, #16
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	4413      	add	r3, r2
 80017f4:	603b      	str	r3, [r7, #0]

	//Put a flag into KISS
	memcpy(curr_mem,KISS_FLAG,FLAG_SIZE);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	4905      	ldr	r1, [pc, #20]	; (8001810 <AX25_TO_KISS+0x7c>)
 80017fa:	461a      	mov	r2, r3
 80017fc:	460b      	mov	r3, r1
 80017fe:	cb03      	ldmia	r3!, {r0, r1}
 8001800:	6010      	str	r0, [r2, #0]
 8001802:	6051      	str	r1, [r2, #4]
}
 8001804:	bf00      	nop
 8001806:	3708      	adds	r7, #8
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000a48 	.word	0x20000a48
 8001810:	20000000 	.word	0x20000000

08001814 <receiving_KISS>:
//****************************************************************************************************************
//END OF AX.25 to KISS data flow

//KISS to AX.25 data flow
//****************************************************************************************************************
bool receiving_KISS(){
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
	struct UART_INPUT* local_UART_packet = &UART_packet;
 800181a:	4b19      	ldr	r3, [pc, #100]	; (8001880 <receiving_KISS+0x6c>)
 800181c:	613b      	str	r3, [r7, #16]
	struct PACKET_STRUCT* local_packet = &global_packet;
 800181e:	4b19      	ldr	r3, [pc, #100]	; (8001884 <receiving_KISS+0x70>)
 8001820:	60fb      	str	r3, [r7, #12]
	int byte_cnt = local_UART_packet->received_byte_cnt;
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	685b      	ldr	r3, [r3, #4]
 8001826:	60bb      	str	r3, [r7, #8]

	//Iterate through all bytes in HEX buffer
	for(int i = 0;i < byte_cnt;i++){
 8001828:	2300      	movs	r3, #0
 800182a:	617b      	str	r3, [r7, #20]
 800182c:	e019      	b.n	8001862 <receiving_KISS+0x4e>

		//Hex value from UART
		uint8_t hex_byte_val=local_UART_packet->HEX_KISS_PACKET[byte_cnt-1-i];
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	1e5a      	subs	r2, r3, #1
 8001832:	697b      	ldr	r3, [r7, #20]
 8001834:	1ad3      	subs	r3, r2, r3
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	4413      	add	r3, r2
 800183a:	7b9b      	ldrb	r3, [r3, #14]
 800183c:	71fb      	strb	r3, [r7, #7]

		//Bool pointer for KISS array
		bool *bin_byte_ptr = &local_packet->KISS_PACKET[i*8];
 800183e:	697b      	ldr	r3, [r7, #20]
 8001840:	00db      	lsls	r3, r3, #3
 8001842:	f603 2358 	addw	r3, r3, #2648	; 0xa58
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	4413      	add	r3, r2
 800184a:	3307      	adds	r3, #7
 800184c:	603b      	str	r3, [r7, #0]

		//Convert HEX val and place into bin buffer, selecting 8 bit type
		conv_HEX_to_BIN(hex_byte_val, bin_byte_ptr,true);
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	b29b      	uxth	r3, r3
 8001852:	2201      	movs	r2, #1
 8001854:	6839      	ldr	r1, [r7, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fb66 	bl	8000f28 <conv_HEX_to_BIN>
	for(int i = 0;i < byte_cnt;i++){
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	3301      	adds	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	697a      	ldr	r2, [r7, #20]
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	429a      	cmp	r2, r3
 8001868:	dbe1      	blt.n	800182e <receiving_KISS+0x1a>
	}

	//Put data into AX.25 format
	KISS_TO_AX25();
 800186a:	f000 f867 	bl	800193c <KISS_TO_AX25>

	//Output the converted packet
	output_AX25();
 800186e:	f7ff fc6b 	bl	8001148 <output_AX25>

	//Clear data buffers
	clear_AX25();
 8001872:	f7ff fd75 	bl	8001360 <clear_AX25>
//	clear_KISS();
//	clear_HEX();
}
 8001876:	bf00      	nop
 8001878:	4618      	mov	r0, r3
 800187a:	3718      	adds	r7, #24
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20001db4 	.word	0x20001db4
 8001884:	20000a48 	.word	0x20000a48

08001888 <set_packet_pointer_KISS>:

void set_packet_pointer_KISS(int info_len_in){
 8001888:	b5b0      	push	{r4, r5, r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001890:	4b27      	ldr	r3, [pc, #156]	; (8001930 <set_packet_pointer_KISS+0xa8>)
 8001892:	60fb      	str	r3, [r7, #12]
	sprintf(uartData, "Setting packet pointer to KISS\n");
 8001894:	4a27      	ldr	r2, [pc, #156]	; (8001934 <set_packet_pointer_KISS+0xac>)
 8001896:	4b28      	ldr	r3, [pc, #160]	; (8001938 <set_packet_pointer_KISS+0xb0>)
 8001898:	4614      	mov	r4, r2
 800189a:	461d      	mov	r5, r3
 800189c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800189e:	6020      	str	r0, [r4, #0]
 80018a0:	6061      	str	r1, [r4, #4]
 80018a2:	60a2      	str	r2, [r4, #8]
 80018a4:	60e3      	str	r3, [r4, #12]
 80018a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018a8:	6120      	str	r0, [r4, #16]
 80018aa:	6161      	str	r1, [r4, #20]
 80018ac:	61a2      	str	r2, [r4, #24]
 80018ae:	61e3      	str	r3, [r4, #28]
	debug_print_msg();
 80018b0:	f000 fdf8 	bl	80024a4 <debug_print_msg>

	//Update info len since we received a message over UART
	local_packet->Info_Len =info_len_in;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80018ba:	687a      	ldr	r2, [r7, #4]
 80018bc:	601a      	str	r2, [r3, #0]

	bool *curr_mem = (local_packet->KISS_PACKET+(local_packet->byte_cnt-2)*8);//starting kiss packet skipping 2 bytes
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	f603 225f 	addw	r2, r3, #2655	; 0xa5f
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80018ca:	330c      	adds	r3, #12
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	3b02      	subs	r3, #2
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	4413      	add	r3, r2
 80018d4:	60bb      	str	r3, [r7, #8]

	curr_mem -= address_len;
 80018d6:	68bb      	ldr	r3, [r7, #8]
 80018d8:	3b70      	subs	r3, #112	; 0x70
 80018da:	60bb      	str	r3, [r7, #8]
	local_packet->address = curr_mem;
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80018e2:	3310      	adds	r3, #16
 80018e4:	68ba      	ldr	r2, [r7, #8]
 80018e6:	601a      	str	r2, [r3, #0]

	curr_mem -= control_len;
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	3b08      	subs	r3, #8
 80018ec:	60bb      	str	r3, [r7, #8]
	local_packet->control = curr_mem;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80018f4:	3314      	adds	r3, #20
 80018f6:	68ba      	ldr	r2, [r7, #8]
 80018f8:	601a      	str	r2, [r3, #0]

	curr_mem -= PID_len;
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	3b08      	subs	r3, #8
 80018fe:	60bb      	str	r3, [r7, #8]
	local_packet->PID = curr_mem;
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001906:	3318      	adds	r3, #24
 8001908:	68ba      	ldr	r2, [r7, #8]
 800190a:	601a      	str	r2, [r3, #0]

	curr_mem -= local_packet->Info_Len;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	425b      	negs	r3, r3
 8001916:	68ba      	ldr	r2, [r7, #8]
 8001918:	4413      	add	r3, r2
 800191a:	60bb      	str	r3, [r7, #8]
	local_packet->Info = curr_mem;
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001922:	331c      	adds	r3, #28
 8001924:	68ba      	ldr	r2, [r7, #8]
 8001926:	601a      	str	r2, [r3, #0]
}
 8001928:	bf00      	nop
 800192a:	3710      	adds	r7, #16
 800192c:	46bd      	mov	sp, r7
 800192e:	bdb0      	pop	{r4, r5, r7, pc}
 8001930:	20000a48 	.word	0x20000a48
 8001934:	2000264c 	.word	0x2000264c
 8001938:	08009d00 	.word	0x08009d00

0800193c <KISS_TO_AX25>:

bool KISS_TO_AX25(){
 800193c:	b5b0      	push	{r4, r5, r7, lr}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001942:	4b6a      	ldr	r3, [pc, #424]	; (8001aec <KISS_TO_AX25+0x1b0>)
 8001944:	60fb      	str	r3, [r7, #12]

	uint16_t local_info_len = local_packet->byte_cnt*8-INFO_offset_wFlag_woFCS;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800194c:	330c      	adds	r3, #12
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	3311      	adds	r3, #17
 8001952:	b29b      	uxth	r3, r3
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	817b      	strh	r3, [r7, #10]
	set_packet_pointer_KISS(local_info_len);
 8001958:	897b      	ldrh	r3, [r7, #10]
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff ff94 	bl	8001888 <set_packet_pointer_KISS>
	print_KISS();
 8001960:	f001 f8dc 	bl	8002b1c <print_KISS>

	bool* cpy_from_ptr = (local_packet->KISS_PACKET+(local_packet->byte_cnt-2)*8);//starting kiss packet skipping 2 bytes
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f603 225f 	addw	r2, r3, #2655	; 0xa5f
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001970:	330c      	adds	r3, #12
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	3b02      	subs	r3, #2
 8001976:	00db      	lsls	r3, r3, #3
 8001978:	4413      	add	r3, r2
 800197a:	607b      	str	r3, [r7, #4]

	//Update packet pointers to AX25 members
	set_packet_pointer_AX25(local_info_len);
 800197c:	897b      	ldrh	r3, [r7, #10]
 800197e:	4618      	mov	r0, r3
 8001980:	f7ff fe42 	bl	8001608 <set_packet_pointer_AX25>
	cpy_from_ptr -= address_len;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3b70      	subs	r3, #112	; 0x70
 8001988:	607b      	str	r3, [r7, #4]
	memcpy(local_packet->address,cpy_from_ptr,address_len);
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001990:	3310      	adds	r3, #16
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2270      	movs	r2, #112	; 0x70
 8001996:	6879      	ldr	r1, [r7, #4]
 8001998:	4618      	mov	r0, r3
 800199a:	f006 fc09 	bl	80081b0 <memcpy>

	cpy_from_ptr -= control_len;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	3b08      	subs	r3, #8
 80019a2:	607b      	str	r3, [r7, #4]
	memcpy(local_packet->control,cpy_from_ptr,control_len);
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80019aa:	3314      	adds	r3, #20
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2208      	movs	r2, #8
 80019b0:	6879      	ldr	r1, [r7, #4]
 80019b2:	4618      	mov	r0, r3
 80019b4:	f006 fbfc 	bl	80081b0 <memcpy>

	cpy_from_ptr -= PID_len;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	3b08      	subs	r3, #8
 80019bc:	607b      	str	r3, [r7, #4]
	memcpy(local_packet->PID,cpy_from_ptr,PID_len);
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80019c4:	3318      	adds	r3, #24
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2208      	movs	r2, #8
 80019ca:	6879      	ldr	r1, [r7, #4]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f006 fbef 	bl	80081b0 <memcpy>

	cpy_from_ptr -= local_packet->Info_Len;
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	425b      	negs	r3, r3
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	4413      	add	r3, r2
 80019e0:	607b      	str	r3, [r7, #4]
	memcpy(local_packet->Info,cpy_from_ptr,local_packet->Info_Len);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80019e8:	331c      	adds	r3, #28
 80019ea:	6818      	ldr	r0, [r3, #0]
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	461a      	mov	r2, r3
 80019f6:	6879      	ldr	r1, [r7, #4]
 80019f8:	f006 fbda 	bl	80081b0 <memcpy>

	//USE CRC HERE TO GENERATE FCS FIELD
	rxBit_count = address_len + control_len + PID_len + local_packet->Info_Len;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	3380      	adds	r3, #128	; 0x80
 8001a06:	4a3a      	ldr	r2, [pc, #232]	; (8001af0 <KISS_TO_AX25+0x1b4>)
 8001a08:	6013      	str	r3, [r2, #0]
	crc_generate();
 8001a0a:	f000 fadf 	bl	8001fcc <crc_generate>
	print_AX25();
 8001a0e:	f000 fd5b 	bl	80024c8 <print_AX25>

	sprintf(uartData, "\n line Printing AX25 = \n");
 8001a12:	4a38      	ldr	r2, [pc, #224]	; (8001af4 <KISS_TO_AX25+0x1b8>)
 8001a14:	4b38      	ldr	r3, [pc, #224]	; (8001af8 <KISS_TO_AX25+0x1bc>)
 8001a16:	4615      	mov	r5, r2
 8001a18:	461c      	mov	r4, r3
 8001a1a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a1c:	6028      	str	r0, [r5, #0]
 8001a1e:	6069      	str	r1, [r5, #4]
 8001a20:	60aa      	str	r2, [r5, #8]
 8001a22:	60eb      	str	r3, [r5, #12]
 8001a24:	cc03      	ldmia	r4!, {r0, r1}
 8001a26:	6128      	str	r0, [r5, #16]
 8001a28:	6169      	str	r1, [r5, #20]
 8001a2a:	7823      	ldrb	r3, [r4, #0]
 8001a2c:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 8001a2e:	f000 fd39 	bl	80024a4 <debug_print_msg>
	for(int i = 0; i < rxBit_count + FCS_len; i++){
 8001a32:	2300      	movs	r3, #0
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	e00d      	b.n	8001a54 <KISS_TO_AX25+0x118>
		sprintf(uartData, " %d ",(local_packet->AX25_PACKET)[i]);
 8001a38:	68fa      	ldr	r2, [r7, #12]
 8001a3a:	697b      	ldr	r3, [r7, #20]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	461a      	mov	r2, r3
 8001a42:	492e      	ldr	r1, [pc, #184]	; (8001afc <KISS_TO_AX25+0x1c0>)
 8001a44:	482b      	ldr	r0, [pc, #172]	; (8001af4 <KISS_TO_AX25+0x1b8>)
 8001a46:	f006 fbdf 	bl	8008208 <siprintf>
		debug_print_msg();
 8001a4a:	f000 fd2b 	bl	80024a4 <debug_print_msg>
	for(int i = 0; i < rxBit_count + FCS_len; i++){
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	3301      	adds	r3, #1
 8001a52:	617b      	str	r3, [r7, #20]
 8001a54:	4b26      	ldr	r3, [pc, #152]	; (8001af0 <KISS_TO_AX25+0x1b4>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	3310      	adds	r3, #16
 8001a5a:	697a      	ldr	r2, [r7, #20]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	dbeb      	blt.n	8001a38 <KISS_TO_AX25+0xfc>
	}
	sprintf(uartData, "\n");
 8001a60:	4a24      	ldr	r2, [pc, #144]	; (8001af4 <KISS_TO_AX25+0x1b8>)
 8001a62:	4b27      	ldr	r3, [pc, #156]	; (8001b00 <KISS_TO_AX25+0x1c4>)
 8001a64:	881b      	ldrh	r3, [r3, #0]
 8001a66:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8001a68:	f000 fd1c 	bl	80024a4 <debug_print_msg>

	//BIT STUFFING NEEDED
	bit_stuff_fields();
 8001a6c:	f000 f84a 	bl	8001b04 <bit_stuff_fields>

	sprintf(uartData, "\n line Printing AX25 = \n");
 8001a70:	4a20      	ldr	r2, [pc, #128]	; (8001af4 <KISS_TO_AX25+0x1b8>)
 8001a72:	4b21      	ldr	r3, [pc, #132]	; (8001af8 <KISS_TO_AX25+0x1bc>)
 8001a74:	4615      	mov	r5, r2
 8001a76:	461c      	mov	r4, r3
 8001a78:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a7a:	6028      	str	r0, [r5, #0]
 8001a7c:	6069      	str	r1, [r5, #4]
 8001a7e:	60aa      	str	r2, [r5, #8]
 8001a80:	60eb      	str	r3, [r5, #12]
 8001a82:	cc03      	ldmia	r4!, {r0, r1}
 8001a84:	6128      	str	r0, [r5, #16]
 8001a86:	6169      	str	r1, [r5, #20]
 8001a88:	7823      	ldrb	r3, [r4, #0]
 8001a8a:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 8001a8c:	f000 fd0a 	bl	80024a4 <debug_print_msg>
	for(int i = 0; i < rxBit_count + FCS_len + local_packet->bit_stuffed_zeros; i++){
 8001a90:	2300      	movs	r3, #0
 8001a92:	613b      	str	r3, [r7, #16]
 8001a94:	e00d      	b.n	8001ab2 <KISS_TO_AX25+0x176>
		sprintf(uartData, " %d ",(local_packet->AX25_PACKET)[i]);
 8001a96:	68fa      	ldr	r2, [r7, #12]
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	4413      	add	r3, r2
 8001a9c:	781b      	ldrb	r3, [r3, #0]
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	4916      	ldr	r1, [pc, #88]	; (8001afc <KISS_TO_AX25+0x1c0>)
 8001aa2:	4814      	ldr	r0, [pc, #80]	; (8001af4 <KISS_TO_AX25+0x1b8>)
 8001aa4:	f006 fbb0 	bl	8008208 <siprintf>
		debug_print_msg();
 8001aa8:	f000 fcfc 	bl	80024a4 <debug_print_msg>
	for(int i = 0; i < rxBit_count + FCS_len + local_packet->bit_stuffed_zeros; i++){
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	3301      	adds	r3, #1
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	4b0f      	ldr	r3, [pc, #60]	; (8001af0 <KISS_TO_AX25+0x1b4>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f103 0210 	add.w	r2, r3, #16
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4413      	add	r3, r2
 8001ac6:	693a      	ldr	r2, [r7, #16]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	dbe4      	blt.n	8001a96 <KISS_TO_AX25+0x15a>
	}
	sprintf(uartData, "\n");
 8001acc:	4a09      	ldr	r2, [pc, #36]	; (8001af4 <KISS_TO_AX25+0x1b8>)
 8001ace:	4b0c      	ldr	r3, [pc, #48]	; (8001b00 <KISS_TO_AX25+0x1c4>)
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8001ad4:	f000 fce6 	bl	80024a4 <debug_print_msg>
	rxBit_count = 0;
 8001ad8:	4b05      	ldr	r3, [pc, #20]	; (8001af0 <KISS_TO_AX25+0x1b4>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	601a      	str	r2, [r3, #0]
//	Print the ax25 packet
	print_outAX25();
 8001ade:	f000 fe1f 	bl	8002720 <print_outAX25>
	return true; //valid packet
 8001ae2:	2301      	movs	r3, #1
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3718      	adds	r7, #24
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bdb0      	pop	{r4, r5, r7, pc}
 8001aec:	20000a48 	.word	0x20000a48
 8001af0:	20000a04 	.word	0x20000a04
 8001af4:	2000264c 	.word	0x2000264c
 8001af8:	08009d20 	.word	0x08009d20
 8001afc:	08009d3c 	.word	0x08009d3c
 8001b00:	08009bc0 	.word	0x08009bc0

08001b04 <bit_stuff_fields>:

void bit_stuff_fields(){
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af02      	add	r7, sp, #8
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001b0a:	4b84      	ldr	r3, [pc, #528]	; (8001d1c <bit_stuff_fields+0x218>)
 8001b0c:	60fb      	str	r3, [r7, #12]
	int ax25_len = rxBit_count + FCS_len;
 8001b0e:	4b84      	ldr	r3, [pc, #528]	; (8001d20 <bit_stuff_fields+0x21c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	3310      	adds	r3, #16
 8001b14:	60bb      	str	r3, [r7, #8]
	int ones_count = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	607b      	str	r3, [r7, #4]
	ones_count = bitstuffing(local_packet->address,address_len,ax25_len, ones_count, &(local_packet->stuffed_address));
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001b20:	3310      	adds	r3, #16
 8001b22:	6818      	ldr	r0, [r3, #0]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001b2a:	3310      	adds	r3, #16
 8001b2c:	9300      	str	r3, [sp, #0]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68ba      	ldr	r2, [r7, #8]
 8001b32:	2170      	movs	r1, #112	; 0x70
 8001b34:	f000 f910 	bl	8001d58 <bitstuffing>
 8001b38:	6078      	str	r0, [r7, #4]
	local_packet->bit_stuffed_zeros += local_packet->stuffed_address;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001b40:	3304      	adds	r3, #4
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001b4a:	3310      	adds	r3, #16
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	441a      	add	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001b56:	3304      	adds	r3, #4
 8001b58:	601a      	str	r2, [r3, #0]
	ax25_len -= address_len;
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	3b70      	subs	r3, #112	; 0x70
 8001b5e:	60bb      	str	r3, [r7, #8]

	local_packet->control += local_packet->bit_stuffed_zeros;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001b66:	3314      	adds	r3, #20
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001b70:	3304      	adds	r3, #4
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	441a      	add	r2, r3
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001b7c:	3314      	adds	r3, #20
 8001b7e:	601a      	str	r2, [r3, #0]
	ones_count = bitstuffing(local_packet->control,control_len,ax25_len, ones_count, &(local_packet->stuffed_control));
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001b86:	3314      	adds	r3, #20
 8001b88:	6818      	ldr	r0, [r3, #0]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001b90:	3314      	adds	r3, #20
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	2108      	movs	r1, #8
 8001b9a:	f000 f8dd 	bl	8001d58 <bitstuffing>
 8001b9e:	6078      	str	r0, [r7, #4]
	local_packet->bit_stuffed_zeros += local_packet->stuffed_control;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001ba6:	3304      	adds	r3, #4
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001bb0:	3314      	adds	r3, #20
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	441a      	add	r2, r3
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	601a      	str	r2, [r3, #0]
	ax25_len -= control_len;
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	3b08      	subs	r3, #8
 8001bc4:	60bb      	str	r3, [r7, #8]

	local_packet->PID += local_packet->bit_stuffed_zeros;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001bcc:	3318      	adds	r3, #24
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001bd6:	3304      	adds	r3, #4
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	441a      	add	r2, r3
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001be2:	3318      	adds	r3, #24
 8001be4:	601a      	str	r2, [r3, #0]
	ones_count = bitstuffing(local_packet->PID,PID_len,ax25_len, ones_count, &(local_packet->stuffed_PID));
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001bec:	3318      	adds	r3, #24
 8001bee:	6818      	ldr	r0, [r3, #0]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001bf6:	3318      	adds	r3, #24
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	68ba      	ldr	r2, [r7, #8]
 8001bfe:	2108      	movs	r1, #8
 8001c00:	f000 f8aa 	bl	8001d58 <bitstuffing>
 8001c04:	6078      	str	r0, [r7, #4]
	local_packet->bit_stuffed_zeros += local_packet->stuffed_PID;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001c16:	3318      	adds	r3, #24
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	441a      	add	r2, r3
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001c22:	3304      	adds	r3, #4
 8001c24:	601a      	str	r2, [r3, #0]
	ax25_len -= PID_len;
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	3b08      	subs	r3, #8
 8001c2a:	60bb      	str	r3, [r7, #8]

	local_packet->Info += local_packet->bit_stuffed_zeros;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001c32:	331c      	adds	r3, #28
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	441a      	add	r2, r3
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001c48:	331c      	adds	r3, #28
 8001c4a:	601a      	str	r2, [r3, #0]
	ones_count = bitstuffing(local_packet->Info,local_packet->Info_Len, ax25_len, ones_count, &(local_packet->stuffed_Info));
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001c52:	331c      	adds	r3, #28
 8001c54:	6818      	ldr	r0, [r3, #0]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001c5c:	6819      	ldr	r1, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001c64:	331c      	adds	r3, #28
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	68ba      	ldr	r2, [r7, #8]
 8001c6c:	f000 f874 	bl	8001d58 <bitstuffing>
 8001c70:	6078      	str	r0, [r7, #4]
	local_packet->bit_stuffed_zeros += local_packet->stuffed_Info;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001c78:	3304      	adds	r3, #4
 8001c7a:	681a      	ldr	r2, [r3, #0]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001c82:	331c      	adds	r3, #28
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	441a      	add	r2, r3
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001c8e:	3304      	adds	r3, #4
 8001c90:	601a      	str	r2, [r3, #0]
	ax25_len -= local_packet->Info_Len;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68ba      	ldr	r2, [r7, #8]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	60bb      	str	r3, [r7, #8]

	local_packet->FCS += local_packet->bit_stuffed_zeros;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001ca6:	3304      	adds	r3, #4
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	441a      	add	r2, r3
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001cbc:	3304      	adds	r3, #4
 8001cbe:	601a      	str	r2, [r3, #0]
	bitstuffing(local_packet->FCS,FCS_len, ax25_len, ones_count, &(local_packet->stuffed_FCS));
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	6818      	ldr	r0, [r3, #0]
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001cd0:	9300      	str	r3, [sp, #0]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	2110      	movs	r1, #16
 8001cd8:	f000 f83e 	bl	8001d58 <bitstuffing>
	local_packet->bit_stuffed_zeros += local_packet->stuffed_FCS;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001ce2:	3304      	adds	r3, #4
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	441a      	add	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001cf6:	3304      	adds	r3, #4
 8001cf8:	601a      	str	r2, [r3, #0]

	sprintf(uartData, "bit stuffed zeros = %d\n",local_packet->bit_stuffed_zeros);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001d00:	3304      	adds	r3, #4
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	461a      	mov	r2, r3
 8001d06:	4907      	ldr	r1, [pc, #28]	; (8001d24 <bit_stuff_fields+0x220>)
 8001d08:	4807      	ldr	r0, [pc, #28]	; (8001d28 <bit_stuff_fields+0x224>)
 8001d0a:	f006 fa7d 	bl	8008208 <siprintf>
	debug_print_msg();
 8001d0e:	f000 fbc9 	bl	80024a4 <debug_print_msg>
}
 8001d12:	bf00      	nop
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20000a48 	.word	0x20000a48
 8001d20:	20000a04 	.word	0x20000a04
 8001d24:	08009d44 	.word	0x08009d44
 8001d28:	2000264c 	.word	0x2000264c

08001d2c <bit_stuff>:

void bit_stuff(bool* array,int bits_left){
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
 8001d34:	6039      	str	r1, [r7, #0]
	memmove(array+2,array+1,bits_left);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	1c98      	adds	r0, r3, #2
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	683a      	ldr	r2, [r7, #0]
 8001d40:	4619      	mov	r1, r3
 8001d42:	f006 fa40 	bl	80081c6 <memmove>
	*(array+1) = false;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	701a      	strb	r2, [r3, #0]
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <bitstuffing>:

int bitstuffing(bool* packet,int len,int bits_left, int ones_count,int *stuff){
 8001d58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d5a:	b089      	sub	sp, #36	; 0x24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
 8001d64:	603b      	str	r3, [r7, #0]
	sprintf(uartData, "\nChecking if bit stuffing is needed\n");
 8001d66:	4b2b      	ldr	r3, [pc, #172]	; (8001e14 <bitstuffing+0xbc>)
 8001d68:	4a2b      	ldr	r2, [pc, #172]	; (8001e18 <bitstuffing+0xc0>)
 8001d6a:	4614      	mov	r4, r2
 8001d6c:	469c      	mov	ip, r3
 8001d6e:	f104 0e20 	add.w	lr, r4, #32
 8001d72:	4665      	mov	r5, ip
 8001d74:	4626      	mov	r6, r4
 8001d76:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001d78:	6028      	str	r0, [r5, #0]
 8001d7a:	6069      	str	r1, [r5, #4]
 8001d7c:	60aa      	str	r2, [r5, #8]
 8001d7e:	60eb      	str	r3, [r5, #12]
 8001d80:	3410      	adds	r4, #16
 8001d82:	f10c 0c10 	add.w	ip, ip, #16
 8001d86:	4574      	cmp	r4, lr
 8001d88:	d1f3      	bne.n	8001d72 <bitstuffing+0x1a>
 8001d8a:	4663      	mov	r3, ip
 8001d8c:	4622      	mov	r2, r4
 8001d8e:	6810      	ldr	r0, [r2, #0]
 8001d90:	6018      	str	r0, [r3, #0]
 8001d92:	7912      	ldrb	r2, [r2, #4]
 8001d94:	711a      	strb	r2, [r3, #4]
	debug_print_msg();
 8001d96:	f000 fb85 	bl	80024a4 <debug_print_msg>

	int bit_stuff_count = 0;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	61fb      	str	r3, [r7, #28]
	bool *curr_mem = packet;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	617b      	str	r3, [r7, #20]
	int left;

	//Increment through array
	for(int i = 0; i < len+bit_stuff_count; i++){
 8001da2:	2300      	movs	r3, #0
 8001da4:	61bb      	str	r3, [r7, #24]
 8001da6:	e027      	b.n	8001df8 <bitstuffing+0xa0>
		//Check if the current index in array is a one
        if(*(curr_mem+i)){
 8001da8:	69bb      	ldr	r3, [r7, #24]
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	4413      	add	r3, r2
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d01c      	beq.n	8001dee <bitstuffing+0x96>
        	//Inc ones count
        	ones_count++;
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	3301      	adds	r3, #1
 8001db8:	603b      	str	r3, [r7, #0]

        	//If 5 consecutive ones, do bit stuff
            if(ones_count == 5){
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	2b05      	cmp	r3, #5
 8001dbe:	d118      	bne.n	8001df2 <bitstuffing+0x9a>
        		//Calculate the number of bits left
        		left = (bits_left+bit_stuff_count) - i - 1;
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	441a      	add	r2, r3
 8001dc6:	69bb      	ldr	r3, [r7, #24]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	3b01      	subs	r3, #1
 8001dcc:	613b      	str	r3, [r7, #16]
                bit_stuff(curr_mem+i,left);
 8001dce:	69bb      	ldr	r3, [r7, #24]
 8001dd0:	697a      	ldr	r2, [r7, #20]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	6939      	ldr	r1, [r7, #16]
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f7ff ffa8 	bl	8001d2c <bit_stuff>

                bit_stuff_count++;
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	3301      	adds	r3, #1
 8001de0:	61fb      	str	r3, [r7, #28]
                ones_count = 0;
 8001de2:	2300      	movs	r3, #0
 8001de4:	603b      	str	r3, [r7, #0]
                i++;
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	3301      	adds	r3, #1
 8001dea:	61bb      	str	r3, [r7, #24]
 8001dec:	e001      	b.n	8001df2 <bitstuffing+0x9a>
            }
        }
        else{
        	ones_count = 0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < len+bit_stuff_count; i++){
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	3301      	adds	r3, #1
 8001df6:	61bb      	str	r3, [r7, #24]
 8001df8:	68ba      	ldr	r2, [r7, #8]
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	4413      	add	r3, r2
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	dbd1      	blt.n	8001da8 <bitstuffing+0x50>
        }
	}
	*stuff = bit_stuff_count;
 8001e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e06:	69fa      	ldr	r2, [r7, #28]
 8001e08:	601a      	str	r2, [r3, #0]
	return ones_count;
 8001e0a:	683b      	ldr	r3, [r7, #0]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3724      	adds	r7, #36	; 0x24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001e14:	2000264c 	.word	0x2000264c
 8001e18:	08009d5c 	.word	0x08009d5c

08001e1c <KISS_TO_HEX>:

void KISS_TO_HEX(){
 8001e1c:	b5b0      	push	{r4, r5, r7, lr}
 8001e1e:	b086      	sub	sp, #24
 8001e20:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001e22:	4b2b      	ldr	r3, [pc, #172]	; (8001ed0 <KISS_TO_HEX+0xb4>)
 8001e24:	613b      	str	r3, [r7, #16]
	struct UART_INPUT* local_UART_packet = &UART_packet;
 8001e26:	4b2b      	ldr	r3, [pc, #172]	; (8001ed4 <KISS_TO_HEX+0xb8>)
 8001e28:	60fb      	str	r3, [r7, #12]

	local_UART_packet->received_byte_cnt = local_packet->byte_cnt+1;
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001e30:	330c      	adds	r3, #12
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	1c5a      	adds	r2, r3, #1
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	605a      	str	r2, [r3, #4]
	bool *curr_mem = local_packet->KISS_PACKET;
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	f603 235f 	addw	r3, r3, #2655	; 0xa5f
 8001e40:	60bb      	str	r3, [r7, #8]
	uint8_t curr_val;

	sprintf(uartData, "Filling HEX buffer:\n");
 8001e42:	4a25      	ldr	r2, [pc, #148]	; (8001ed8 <KISS_TO_HEX+0xbc>)
 8001e44:	4b25      	ldr	r3, [pc, #148]	; (8001edc <KISS_TO_HEX+0xc0>)
 8001e46:	4615      	mov	r5, r2
 8001e48:	461c      	mov	r4, r3
 8001e4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e4c:	6028      	str	r0, [r5, #0]
 8001e4e:	6069      	str	r1, [r5, #4]
 8001e50:	60aa      	str	r2, [r5, #8]
 8001e52:	60eb      	str	r3, [r5, #12]
 8001e54:	6820      	ldr	r0, [r4, #0]
 8001e56:	6128      	str	r0, [r5, #16]
 8001e58:	7923      	ldrb	r3, [r4, #4]
 8001e5a:	752b      	strb	r3, [r5, #20]
	debug_print_msg();
 8001e5c:	f000 fb22 	bl	80024a4 <debug_print_msg>

    for(int i = 0; i < local_UART_packet->received_byte_cnt; i++){
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
 8001e64:	e01b      	b.n	8001e9e <KISS_TO_HEX+0x82>
    	curr_val = conv_BIN_to_HEX(curr_mem+(i*8),1);
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	00db      	lsls	r3, r3, #3
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	68bb      	ldr	r3, [r7, #8]
 8001e6e:	4413      	add	r3, r2
 8001e70:	2101      	movs	r1, #1
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff f8e4 	bl	8001040 <conv_BIN_to_HEX>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	71fb      	strb	r3, [r7, #7]

        sprintf(uartData, "HEX[%d] = %x\n",i,curr_val);
 8001e7c:	79fb      	ldrb	r3, [r7, #7]
 8001e7e:	697a      	ldr	r2, [r7, #20]
 8001e80:	4917      	ldr	r1, [pc, #92]	; (8001ee0 <KISS_TO_HEX+0xc4>)
 8001e82:	4815      	ldr	r0, [pc, #84]	; (8001ed8 <KISS_TO_HEX+0xbc>)
 8001e84:	f006 f9c0 	bl	8008208 <siprintf>
    	debug_print_msg();
 8001e88:	f000 fb0c 	bl	80024a4 <debug_print_msg>

        local_UART_packet->HEX_KISS_PACKET[i] = curr_val;
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	4413      	add	r3, r2
 8001e92:	330e      	adds	r3, #14
 8001e94:	79fa      	ldrb	r2, [r7, #7]
 8001e96:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < local_UART_packet->received_byte_cnt; i++){
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	617b      	str	r3, [r7, #20]
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	697a      	ldr	r2, [r7, #20]
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	dbde      	blt.n	8001e66 <KISS_TO_HEX+0x4a>
    }

	sprintf(uartData, "HEX buffer filled\n");
 8001ea8:	4a0b      	ldr	r2, [pc, #44]	; (8001ed8 <KISS_TO_HEX+0xbc>)
 8001eaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ee4 <KISS_TO_HEX+0xc8>)
 8001eac:	4615      	mov	r5, r2
 8001eae:	461c      	mov	r4, r3
 8001eb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001eb2:	6028      	str	r0, [r5, #0]
 8001eb4:	6069      	str	r1, [r5, #4]
 8001eb6:	60aa      	str	r2, [r5, #8]
 8001eb8:	60eb      	str	r3, [r5, #12]
 8001eba:	8823      	ldrh	r3, [r4, #0]
 8001ebc:	78a2      	ldrb	r2, [r4, #2]
 8001ebe:	822b      	strh	r3, [r5, #16]
 8001ec0:	4613      	mov	r3, r2
 8001ec2:	74ab      	strb	r3, [r5, #18]
	debug_print_msg();
 8001ec4:	f000 faee 	bl	80024a4 <debug_print_msg>
}
 8001ec8:	bf00      	nop
 8001eca:	3718      	adds	r7, #24
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bdb0      	pop	{r4, r5, r7, pc}
 8001ed0:	20000a48 	.word	0x20000a48
 8001ed4:	20001db4 	.word	0x20001db4
 8001ed8:	2000264c 	.word	0x2000264c
 8001edc:	08009d84 	.word	0x08009d84
 8001ee0:	08009d9c 	.word	0x08009d9c
 8001ee4:	08009dac 	.word	0x08009dac

08001ee8 <crc_calc>:
//END OF KISS to AX.25 data flow

//---------------------- FCS Generation -----------------------------------------------------------------------------------------------

//CRC Calculations
void crc_calc(int in_bit, int * crc_ptr_in, int * crc_count_ptr_in){
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b08a      	sub	sp, #40	; 0x28
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	60f8      	str	r0, [r7, #12]
 8001ef0:	60b9      	str	r1, [r7, #8]
 8001ef2:	607a      	str	r2, [r7, #4]
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001ef4:	4b31      	ldr	r3, [pc, #196]	; (8001fbc <crc_calc+0xd4>)
 8001ef6:	627b      	str	r3, [r7, #36]	; 0x24
	int max_bits = rxBit_count-FCS_len;
 8001ef8:	4b31      	ldr	r3, [pc, #196]	; (8001fc0 <crc_calc+0xd8>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	3b10      	subs	r3, #16
 8001efe:	623b      	str	r3, [r7, #32]
	int out_bit;
	int roll_bit = *crc_ptr_in & 0x0001;
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	61fb      	str	r3, [r7, #28]
    int poly = 0x8408;             			//reverse order of 0x1021
 8001f0a:	f248 4308 	movw	r3, #33800	; 0x8408
 8001f0e:	61bb      	str	r3, [r7, #24]

    out_bit = in_bit ^ roll_bit; 		//xor lsb of current crc with input bit
 8001f10:	68fa      	ldr	r2, [r7, #12]
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	4053      	eors	r3, r2
 8001f16:	617b      	str	r3, [r7, #20]
	*crc_ptr_in >>= 1;               	//right shift by 1
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	105a      	asrs	r2, r3, #1
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	601a      	str	r2, [r3, #0]
	poly = (out_bit == 1) ? 0x8408 : 0x0000;
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d102      	bne.n	8001f2e <crc_calc+0x46>
 8001f28:	f248 4308 	movw	r3, #33800	; 0x8408
 8001f2c:	e000      	b.n	8001f30 <crc_calc+0x48>
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61bb      	str	r3, [r7, #24]
	*crc_ptr_in ^= poly;
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	405a      	eors	r2, r3
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	601a      	str	r2, [r3, #0]
	*crc_count_ptr_in+=1;//Increment count
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	1c5a      	adds	r2, r3, #1
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	601a      	str	r2, [r3, #0]

    //End condition
	if(*crc_count_ptr_in >= max_bits){
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6a3a      	ldr	r2, [r7, #32]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	dc30      	bgt.n	8001fb4 <crc_calc+0xcc>
    	*crc_ptr_in ^= 0xFFFF;//Complete CRC by XOR with all ones (one's complement)
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f483 437f 	eor.w	r3, r3, #65280	; 0xff00
 8001f5a:	f083 03ff 	eor.w	r3, r3, #255	; 0xff
 8001f5e:	68ba      	ldr	r2, [r7, #8]
 8001f60:	6013      	str	r3, [r2, #0]
  	    sprintf(uartData, "Convert CRC to FCS (hex) = %x\n",local_packet->crc);
 8001f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f64:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001f68:	3308      	adds	r3, #8
 8001f6a:	881b      	ldrh	r3, [r3, #0]
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	4915      	ldr	r1, [pc, #84]	; (8001fc4 <crc_calc+0xdc>)
 8001f70:	4815      	ldr	r0, [pc, #84]	; (8001fc8 <crc_calc+0xe0>)
 8001f72:	f006 f949 	bl	8008208 <siprintf>
    	debug_print_msg();
 8001f76:	f000 fa95 	bl	80024a4 <debug_print_msg>
    	if(local_packet->check_crc == false){
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7c:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001f80:	3310      	adds	r3, #16
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	f083 0301 	eor.w	r3, r3, #1
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d012      	beq.n	8001fb4 <crc_calc+0xcc>
    		//REMEBER TO CHECK THIS CRC conversion FOR ACCURACY LATER
    		conv_HEX_to_BIN(*crc_ptr_in,local_packet->FCS,false);
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	b298      	uxth	r0, r3
 8001f94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f96:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001f9a:	3304      	adds	r3, #4
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	f7fe ffc1 	bl	8000f28 <conv_HEX_to_BIN>
    		local_packet->crc = 0xFFFF;
 8001fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa8:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001fac:	3308      	adds	r3, #8
 8001fae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001fb2:	801a      	strh	r2, [r3, #0]
    	}
    }
}
 8001fb4:	bf00      	nop
 8001fb6:	3728      	adds	r7, #40	; 0x28
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	20000a48 	.word	0x20000a48
 8001fc0:	20000a04 	.word	0x20000a04
 8001fc4:	08009dc0 	.word	0x08009dc0
 8001fc8:	2000264c 	.word	0x2000264c

08001fcc <crc_generate>:

void crc_generate(){
 8001fcc:	b5b0      	push	{r4, r5, r7, lr}
 8001fce:	b088      	sub	sp, #32
 8001fd0:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001fd2:	4b59      	ldr	r3, [pc, #356]	; (8002138 <crc_generate+0x16c>)
 8001fd4:	60fb      	str	r3, [r7, #12]
	uint16_t * crc_ptr = &(local_packet->crc);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001fdc:	3308      	adds	r3, #8
 8001fde:	60bb      	str	r3, [r7, #8]
	int * crc_count_ptr = &(local_packet->crc_count);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001fe6:	330c      	adds	r3, #12
 8001fe8:	607b      	str	r3, [r7, #4]
	bool *curr_mem;

	*crc_ptr = 0xFFFF;
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ff0:	801a      	strh	r2, [r3, #0]
	*crc_count_ptr = 0;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	601a      	str	r2, [r3, #0]

	//Generate CRC from packet pointers of current packet type

	//have to be inserted in reverse order
	sprintf(uartData, "Performing CRC generation\n");
 8001ff8:	4a50      	ldr	r2, [pc, #320]	; (800213c <crc_generate+0x170>)
 8001ffa:	4b51      	ldr	r3, [pc, #324]	; (8002140 <crc_generate+0x174>)
 8001ffc:	4615      	mov	r5, r2
 8001ffe:	461c      	mov	r4, r3
 8002000:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002002:	6028      	str	r0, [r5, #0]
 8002004:	6069      	str	r1, [r5, #4]
 8002006:	60aa      	str	r2, [r5, #8]
 8002008:	60eb      	str	r3, [r5, #12]
 800200a:	cc03      	ldmia	r4!, {r0, r1}
 800200c:	6128      	str	r0, [r5, #16]
 800200e:	6169      	str	r1, [r5, #20]
 8002010:	8823      	ldrh	r3, [r4, #0]
 8002012:	78a2      	ldrb	r2, [r4, #2]
 8002014:	832b      	strh	r3, [r5, #24]
 8002016:	4613      	mov	r3, r2
 8002018:	76ab      	strb	r3, [r5, #26]
	debug_print_msg();
 800201a:	f000 fa43 	bl	80024a4 <debug_print_msg>

	//Calculate CRC for address
	curr_mem = (local_packet->address);//start at MS Byte(LSB)
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002024:	3310      	adds	r3, #16
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	603b      	str	r3, [r7, #0]
	for(int i = 0;i<address_len;i++){
 800202a:	2300      	movs	r3, #0
 800202c:	61fb      	str	r3, [r7, #28]
 800202e:	e00f      	b.n	8002050 <crc_generate+0x84>
		crc_calc((int)local_packet->address[i],crc_ptr,crc_count_ptr);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002036:	3310      	adds	r3, #16
 8002038:	681a      	ldr	r2, [r3, #0]
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	4413      	add	r3, r2
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	68b9      	ldr	r1, [r7, #8]
 8002044:	4618      	mov	r0, r3
 8002046:	f7ff ff4f 	bl	8001ee8 <crc_calc>
	for(int i = 0;i<address_len;i++){
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	3301      	adds	r3, #1
 800204e:	61fb      	str	r3, [r7, #28]
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	2b6f      	cmp	r3, #111	; 0x6f
 8002054:	ddec      	ble.n	8002030 <crc_generate+0x64>
	}

	//Calculate CRC for control
	curr_mem = local_packet->control;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800205c:	3314      	adds	r3, #20
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < control_len; i++){
 8002062:	2300      	movs	r3, #0
 8002064:	61bb      	str	r3, [r7, #24]
 8002066:	e00f      	b.n	8002088 <crc_generate+0xbc>
		//Call crc_calc per bit
		crc_calc((int)local_packet->control[i],crc_ptr,crc_count_ptr);
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800206e:	3314      	adds	r3, #20
 8002070:	681a      	ldr	r2, [r3, #0]
 8002072:	69bb      	ldr	r3, [r7, #24]
 8002074:	4413      	add	r3, r2
 8002076:	781b      	ldrb	r3, [r3, #0]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	68b9      	ldr	r1, [r7, #8]
 800207c:	4618      	mov	r0, r3
 800207e:	f7ff ff33 	bl	8001ee8 <crc_calc>
	for(int i = 0; i < control_len; i++){
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	3301      	adds	r3, #1
 8002086:	61bb      	str	r3, [r7, #24]
 8002088:	69bb      	ldr	r3, [r7, #24]
 800208a:	2b07      	cmp	r3, #7
 800208c:	ddec      	ble.n	8002068 <crc_generate+0x9c>
	}

//	//Calculate CRC for PID (if packet is of type i-frame)
	curr_mem = local_packet->PID;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002094:	3318      	adds	r3, #24
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < PID_len; i++){
 800209a:	2300      	movs	r3, #0
 800209c:	617b      	str	r3, [r7, #20]
 800209e:	e00f      	b.n	80020c0 <crc_generate+0xf4>
		//Call crc_calc per bit
		crc_calc((int)local_packet->PID[i],crc_ptr,crc_count_ptr);
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80020a6:	3318      	adds	r3, #24
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	4413      	add	r3, r2
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	687a      	ldr	r2, [r7, #4]
 80020b2:	68b9      	ldr	r1, [r7, #8]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff ff17 	bl	8001ee8 <crc_calc>
	for(int i = 0; i < PID_len; i++){
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	3301      	adds	r3, #1
 80020be:	617b      	str	r3, [r7, #20]
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	2b07      	cmp	r3, #7
 80020c4:	ddec      	ble.n	80020a0 <crc_generate+0xd4>
	}

	//Calculate CRC for Info field
	curr_mem = (local_packet->Info);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80020cc:	331c      	adds	r3, #28
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	603b      	str	r3, [r7, #0]
	for(int i = 0;i<local_packet->Info_Len;i++){
 80020d2:	2300      	movs	r3, #0
 80020d4:	613b      	str	r3, [r7, #16]
 80020d6:	e00f      	b.n	80020f8 <crc_generate+0x12c>
		crc_calc((int)local_packet->Info[i],crc_ptr,crc_count_ptr);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80020de:	331c      	adds	r3, #28
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	4413      	add	r3, r2
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	687a      	ldr	r2, [r7, #4]
 80020ea:	68b9      	ldr	r1, [r7, #8]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff fefb 	bl	8001ee8 <crc_calc>
	for(int i = 0;i<local_packet->Info_Len;i++){
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	3301      	adds	r3, #1
 80020f6:	613b      	str	r3, [r7, #16]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	693a      	ldr	r2, [r7, #16]
 8002102:	429a      	cmp	r2, r3
 8002104:	dbe8      	blt.n	80020d8 <crc_generate+0x10c>
	}

	sprintf(uartData, "rx_bitcnt = %d\n", rxBit_count);
 8002106:	4b0f      	ldr	r3, [pc, #60]	; (8002144 <crc_generate+0x178>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	461a      	mov	r2, r3
 800210c:	490e      	ldr	r1, [pc, #56]	; (8002148 <crc_generate+0x17c>)
 800210e:	480b      	ldr	r0, [pc, #44]	; (800213c <crc_generate+0x170>)
 8002110:	f006 f87a 	bl	8008208 <siprintf>
	debug_print_msg();
 8002114:	f000 f9c6 	bl	80024a4 <debug_print_msg>

	sprintf(uartData, "bitcnt_ptr = %d\n", *crc_count_ptr);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	461a      	mov	r2, r3
 800211e:	490b      	ldr	r1, [pc, #44]	; (800214c <crc_generate+0x180>)
 8002120:	4806      	ldr	r0, [pc, #24]	; (800213c <crc_generate+0x170>)
 8002122:	f006 f871 	bl	8008208 <siprintf>
	debug_print_msg();
 8002126:	f000 f9bd 	bl	80024a4 <debug_print_msg>
	*crc_count_ptr = 0;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
}
 8002130:	bf00      	nop
 8002132:	3720      	adds	r7, #32
 8002134:	46bd      	mov	sp, r7
 8002136:	bdb0      	pop	{r4, r5, r7, pc}
 8002138:	20000a48 	.word	0x20000a48
 800213c:	2000264c 	.word	0x2000264c
 8002140:	08009de0 	.word	0x08009de0
 8002144:	20000a04 	.word	0x20000a04
 8002148:	08009dfc 	.word	0x08009dfc
 800214c:	08009e0c 	.word	0x08009e0c

08002150 <crc_check>:

bool crc_check(){
 8002150:	b580      	push	{r7, lr}
 8002152:	b082      	sub	sp, #8
 8002154:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8002156:	4b14      	ldr	r3, [pc, #80]	; (80021a8 <crc_check+0x58>)
 8002158:	607b      	str	r3, [r7, #4]
	local_packet->check_crc = true;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8002160:	3310      	adds	r3, #16
 8002162:	2201      	movs	r2, #1
 8002164:	701a      	strb	r2, [r3, #0]
	uint16_t fcs_val = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	807b      	strh	r3, [r7, #2]
	bool valid_crc = false;
 800216a:	2300      	movs	r3, #0
 800216c:	707b      	strb	r3, [r7, #1]

	fcs_val = conv_BIN_to_HEX(local_packet->FCS,0);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002174:	3304      	adds	r3, #4
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2100      	movs	r1, #0
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe ff60 	bl	8001040 <conv_BIN_to_HEX>
 8002180:	4603      	mov	r3, r0
 8002182:	807b      	strh	r3, [r7, #2]

	//generate crc
	crc_generate();
 8002184:	f7ff ff22 	bl	8001fcc <crc_generate>

	//compare crc
	valid_crc = (local_packet->crc==fcs_val) ? true : false;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 800218e:	3308      	adds	r3, #8
 8002190:	881b      	ldrh	r3, [r3, #0]
 8002192:	887a      	ldrh	r2, [r7, #2]
 8002194:	429a      	cmp	r2, r3
 8002196:	bf0c      	ite	eq
 8002198:	2301      	moveq	r3, #1
 800219a:	2300      	movne	r3, #0
 800219c:	707b      	strb	r3, [r7, #1]
	return valid_crc;
 800219e:	787b      	ldrb	r3, [r7, #1]
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	3708      	adds	r7, #8
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000a48 	.word	0x20000a48

080021ac <initProgram>:
//****************************************************************************************************************
bool mode;
bool midbit = false;
bool changeMode = false;

void initProgram(bool modeStart) {
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	4603      	mov	r3, r0
 80021b4:	71fb      	strb	r3, [r7, #7]

	//Set hardware properly
	mode = modeStart;
 80021b6:	4a06      	ldr	r2, [pc, #24]	; (80021d0 <initProgram+0x24>)
 80021b8:	79fb      	ldrb	r3, [r7, #7]
 80021ba:	7013      	strb	r3, [r2, #0]
	toggleMode();
 80021bc:	f000 f80a 	bl	80021d4 <toggleMode>
	toggleMode();
 80021c0:	f000 f808 	bl	80021d4 <toggleMode>

	init_UART();
 80021c4:	f000 fffe 	bl	80031c4 <init_UART>
}
 80021c8:	bf00      	nop
 80021ca:	3708      	adds	r7, #8
 80021cc:	46bd      	mov	sp, r7
 80021ce:	bd80      	pop	{r7, pc}
 80021d0:	200032f4 	.word	0x200032f4

080021d4 <toggleMode>:

void toggleMode() {
 80021d4:	b580      	push	{r7, lr}
 80021d6:	af00      	add	r7, sp, #0

	//Toggle mode
	mode = !mode;
 80021d8:	4b2a      	ldr	r3, [pc, #168]	; (8002284 <toggleMode+0xb0>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	bf14      	ite	ne
 80021e0:	2301      	movne	r3, #1
 80021e2:	2300      	moveq	r3, #0
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	f083 0301 	eor.w	r3, r3, #1
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	f003 0301 	and.w	r3, r3, #1
 80021f0:	b2da      	uxtb	r2, r3
 80021f2:	4b24      	ldr	r3, [pc, #144]	; (8002284 <toggleMode+0xb0>)
 80021f4:	701a      	strb	r2, [r3, #0]

	//Stop DAC
	HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 80021f6:	2100      	movs	r1, #0
 80021f8:	4823      	ldr	r0, [pc, #140]	; (8002288 <toggleMode+0xb4>)
 80021fa:	f002 f931 	bl	8004460 <HAL_DAC_Stop_DMA>
	midbit = false;
 80021fe:	4b23      	ldr	r3, [pc, #140]	; (800228c <toggleMode+0xb8>)
 8002200:	2200      	movs	r2, #0
 8002202:	701a      	strb	r2, [r3, #0]

	//Stop Timers the Correct Way
	HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8002204:	2100      	movs	r1, #0
 8002206:	4822      	ldr	r0, [pc, #136]	; (8002290 <toggleMode+0xbc>)
 8002208:	f003 fe9e 	bl	8005f48 <HAL_TIM_OC_Stop_IT>
	HAL_TIM_Base_Stop(&htim3);
 800220c:	4821      	ldr	r0, [pc, #132]	; (8002294 <toggleMode+0xc0>)
 800220e:	f003 fd92 	bl	8005d36 <HAL_TIM_Base_Stop>
	HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_1);
 8002212:	2100      	movs	r1, #0
 8002214:	4820      	ldr	r0, [pc, #128]	; (8002298 <toggleMode+0xc4>)
 8002216:	f003 ffcf 	bl	80061b8 <HAL_TIM_IC_Stop_IT>

	//Zero Timers
	htim2.Instance->CNT = 0;
 800221a:	4b1d      	ldr	r3, [pc, #116]	; (8002290 <toggleMode+0xbc>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2200      	movs	r2, #0
 8002220:	625a      	str	r2, [r3, #36]	; 0x24
	htim3.Instance->CNT = 0;
 8002222:	4b1c      	ldr	r3, [pc, #112]	; (8002294 <toggleMode+0xc0>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	2200      	movs	r2, #0
 8002228:	625a      	str	r2, [r3, #36]	; 0x24
	htim5.Instance->CNT = 0;
 800222a:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <toggleMode+0xc4>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	2200      	movs	r2, #0
 8002230:	625a      	str	r2, [r3, #36]	; 0x24

	//Transmission Mode
	if (mode) {
 8002232:	4b14      	ldr	r3, [pc, #80]	; (8002284 <toggleMode+0xb0>)
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00d      	beq.n	8002256 <toggleMode+0x82>

		//Set Timer Auto Reload Settings
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX_LOW;
 800223a:	4b15      	ldr	r3, [pc, #84]	; (8002290 <toggleMode+0xbc>)
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	226c      	movs	r2, #108	; 0x6c
 8002240:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 8002242:	4b14      	ldr	r3, [pc, #80]	; (8002294 <toggleMode+0xc0>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f44f 724f 	mov.w	r2, #828	; 0x33c
 800224a:	62da      	str	r2, [r3, #44]	; 0x2c
		htim5.Instance->ARR = TIM5_AUTORELOAD_TX;
 800224c:	4b12      	ldr	r3, [pc, #72]	; (8002298 <toggleMode+0xc4>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2200      	movs	r2, #0
 8002252:	62da      	str	r2, [r3, #44]	; 0x2c

		//Start Timers the Correct Way
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
		HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
	}
}
 8002254:	e014      	b.n	8002280 <toggleMode+0xac>
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX_LOW;
 8002256:	4b0e      	ldr	r3, [pc, #56]	; (8002290 <toggleMode+0xbc>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	226c      	movs	r2, #108	; 0x6c
 800225c:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 800225e:	4b0d      	ldr	r3, [pc, #52]	; (8002294 <toggleMode+0xc0>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f44f 724f 	mov.w	r2, #828	; 0x33c
 8002266:	62da      	str	r2, [r3, #44]	; 0x2c
		htim5.Instance->ARR = TIM5_AUTORELOAD_TX;
 8002268:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <toggleMode+0xc4>)
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	2200      	movs	r2, #0
 800226e:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002270:	2100      	movs	r1, #0
 8002272:	4807      	ldr	r0, [pc, #28]	; (8002290 <toggleMode+0xbc>)
 8002274:	f003 fde4 	bl	8005e40 <HAL_TIM_OC_Start_IT>
		HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8002278:	2100      	movs	r1, #0
 800227a:	4807      	ldr	r0, [pc, #28]	; (8002298 <toggleMode+0xc4>)
 800227c:	f003 ff34 	bl	80060e8 <HAL_TIM_IC_Start_IT>
}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}
 8002284:	200032f4 	.word	0x200032f4
 8002288:	200032f8 	.word	0x200032f8
 800228c:	20000a08 	.word	0x20000a08
 8002290:	2000330c 	.word	0x2000330c
 8002294:	20003250 	.word	0x20003250
 8002298:	20003210 	.word	0x20003210

0800229c <loadBitBuffer>:
 * 11001110
 * 11001110
 */

bool bufffull = false;
int loadBitBuffer(bool bit_val) {
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	71fb      	strb	r3, [r7, #7]
	if(canWrite){
 80022a6:	4b18      	ldr	r3, [pc, #96]	; (8002308 <loadBitBuffer+0x6c>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d01e      	beq.n	80022ec <loadBitBuffer+0x50>
		bitBuffer[bitSaveCount] = bit_val;
 80022ae:	4b17      	ldr	r3, [pc, #92]	; (800230c <loadBitBuffer+0x70>)
 80022b0:	881b      	ldrh	r3, [r3, #0]
 80022b2:	4619      	mov	r1, r3
 80022b4:	4a16      	ldr	r2, [pc, #88]	; (8002310 <loadBitBuffer+0x74>)
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	5453      	strb	r3, [r2, r1]
		bitSaveCount++;
 80022ba:	4b14      	ldr	r3, [pc, #80]	; (800230c <loadBitBuffer+0x70>)
 80022bc:	881b      	ldrh	r3, [r3, #0]
 80022be:	3301      	adds	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	4b12      	ldr	r3, [pc, #72]	; (800230c <loadBitBuffer+0x70>)
 80022c4:	801a      	strh	r2, [r3, #0]
		if (bitSaveCount >= RX_BUFFERSIZE) {
 80022c6:	4b11      	ldr	r3, [pc, #68]	; (800230c <loadBitBuffer+0x70>)
 80022c8:	881b      	ldrh	r3, [r3, #0]
 80022ca:	f640 225e 	movw	r2, #2654	; 0xa5e
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d902      	bls.n	80022d8 <loadBitBuffer+0x3c>
			canWrite = false;
 80022d2:	4b0d      	ldr	r3, [pc, #52]	; (8002308 <loadBitBuffer+0x6c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	701a      	strb	r2, [r3, #0]
		}

		//Buffer is full
		if(bitSaveCount == bitReadCount){
 80022d8:	4b0c      	ldr	r3, [pc, #48]	; (800230c <loadBitBuffer+0x70>)
 80022da:	881a      	ldrh	r2, [r3, #0]
 80022dc:	4b0d      	ldr	r3, [pc, #52]	; (8002314 <loadBitBuffer+0x78>)
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d106      	bne.n	80022f2 <loadBitBuffer+0x56>
			canWrite = false;
 80022e4:	4b08      	ldr	r3, [pc, #32]	; (8002308 <loadBitBuffer+0x6c>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	701a      	strb	r2, [r3, #0]
 80022ea:	e002      	b.n	80022f2 <loadBitBuffer+0x56>
		}
	} else {
		bufffull = true;
 80022ec:	4b0a      	ldr	r3, [pc, #40]	; (8002318 <loadBitBuffer+0x7c>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	701a      	strb	r2, [r3, #0]
	}
	canRead = true;
 80022f2:	4b0a      	ldr	r3, [pc, #40]	; (800231c <loadBitBuffer+0x80>)
 80022f4:	2201      	movs	r2, #1
 80022f6:	701a      	strb	r2, [r3, #0]
	return bitSaveCount;
 80022f8:	4b04      	ldr	r3, [pc, #16]	; (800230c <loadBitBuffer+0x70>)
 80022fa:	881b      	ldrh	r3, [r3, #0]
}
 80022fc:	4618      	mov	r0, r3
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr
 8002308:	20000010 	.word	0x20000010
 800230c:	20000a0e 	.word	0x20000a0e
 8002310:	2000338c 	.word	0x2000338c
 8002314:	20000a10 	.word	0x20000a10
 8002318:	20000a0a 	.word	0x20000a0a
 800231c:	20000a0c 	.word	0x20000a0c

08002320 <resetBitBuffer>:
	}
	bufffull = false;
	canWrite = true;
	return returnVal;
}
void resetBitBuffer(){
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
	bitReadCount = 0;
 8002324:	4b09      	ldr	r3, [pc, #36]	; (800234c <resetBitBuffer+0x2c>)
 8002326:	2200      	movs	r2, #0
 8002328:	801a      	strh	r2, [r3, #0]
	bitSaveCount = 0;
 800232a:	4b09      	ldr	r3, [pc, #36]	; (8002350 <resetBitBuffer+0x30>)
 800232c:	2200      	movs	r2, #0
 800232e:	801a      	strh	r2, [r3, #0]

	canRead  = false;
 8002330:	4b08      	ldr	r3, [pc, #32]	; (8002354 <resetBitBuffer+0x34>)
 8002332:	2200      	movs	r2, #0
 8002334:	701a      	strb	r2, [r3, #0]
	canWrite = true;
 8002336:	4b08      	ldr	r3, [pc, #32]	; (8002358 <resetBitBuffer+0x38>)
 8002338:	2201      	movs	r2, #1
 800233a:	701a      	strb	r2, [r3, #0]

	bufffull = false;
 800233c:	4b07      	ldr	r3, [pc, #28]	; (800235c <resetBitBuffer+0x3c>)
 800233e:	2200      	movs	r2, #0
 8002340:	701a      	strb	r2, [r3, #0]
}
 8002342:	bf00      	nop
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	20000a10 	.word	0x20000a10
 8002350:	20000a0e 	.word	0x20000a0e
 8002354:	20000a0c 	.word	0x20000a0c
 8002358:	20000010 	.word	0x20000010
 800235c:	20000a0a 	.word	0x20000a0a

08002360 <bitToAudio>:
		debug_print_msg();
	}
}

int global_counter;
int bitToAudio(bool *bitStream, int arraySize, bool direction,int wave_start) {
 8002360:	b580      	push	{r7, lr}
 8002362:	b08a      	sub	sp, #40	; 0x28
 8002364:	af02      	add	r7, sp, #8
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	603b      	str	r3, [r7, #0]
 800236c:	4613      	mov	r3, r2
 800236e:	71fb      	strb	r3, [r7, #7]
	bool changeFreq;
	int waveoffset = wave_start;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	61bb      	str	r3, [r7, #24]
	for (int i = 0; i < arraySize; i++) {
 8002374:	2300      	movs	r3, #0
 8002376:	617b      	str	r3, [r7, #20]
 8002378:	e075      	b.n	8002466 <bitToAudio+0x106>
		//Check if freq needs to be changed for NRZI
		if(direction){
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d005      	beq.n	800238c <bitToAudio+0x2c>
			changeFreq = bitStream[i];
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	4413      	add	r3, r2
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	77fb      	strb	r3, [r7, #31]
 800238a:	e007      	b.n	800239c <bitToAudio+0x3c>
		} else {
			changeFreq = bitStream[arraySize - i - 1];
 800238c:	68ba      	ldr	r2, [r7, #8]
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	1ad3      	subs	r3, r2, r3
 8002392:	3b01      	subs	r3, #1
 8002394:	68fa      	ldr	r2, [r7, #12]
 8002396:	4413      	add	r3, r2
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	77fb      	strb	r3, [r7, #31]

		//NRZ Encoding
		//freqSelect = changeFreq;

		//NRZI Encoding
		freqSelect = (changeFreq) ? freqSelect : !freqSelect;
 800239c:	7ffb      	ldrb	r3, [r7, #31]
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d007      	beq.n	80023b2 <bitToAudio+0x52>
 80023a2:	4b37      	ldr	r3, [pc, #220]	; (8002480 <bitToAudio+0x120>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	bf14      	ite	ne
 80023aa:	2301      	movne	r3, #1
 80023ac:	2300      	moveq	r3, #0
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	e00c      	b.n	80023cc <bitToAudio+0x6c>
 80023b2:	4b33      	ldr	r3, [pc, #204]	; (8002480 <bitToAudio+0x120>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	bf14      	ite	ne
 80023ba:	2301      	movne	r3, #1
 80023bc:	2300      	moveq	r3, #0
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	f083 0301 	eor.w	r3, r3, #1
 80023c4:	b2db      	uxtb	r3, r3
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	4a2c      	ldr	r2, [pc, #176]	; (8002480 <bitToAudio+0x120>)
 80023ce:	7013      	strb	r3, [r2, #0]

		//Select period for DAC DMA, will control output frequency
		if (freqSelect) {//High freq
 80023d0:	4b2b      	ldr	r3, [pc, #172]	; (8002480 <bitToAudio+0x120>)
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d007      	beq.n	80023e8 <bitToAudio+0x88>
			htim2.Instance->ARR = TIM2_AUTORELOAD_TX_HIGH;
 80023d8:	4b2a      	ldr	r3, [pc, #168]	; (8002484 <bitToAudio+0x124>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2238      	movs	r2, #56	; 0x38
 80023de:	62da      	str	r2, [r3, #44]	; 0x2c

			//Predict wave offset
			waveoffset = (1.0 * FREQ_SAMP) * (1.0 * HIGHF) / (1.0 * LOWF);
 80023e0:	f240 2326 	movw	r3, #550	; 0x226
 80023e4:	61bb      	str	r3, [r7, #24]
 80023e6:	e006      	b.n	80023f6 <bitToAudio+0x96>
		}
		else {//Low freq
			htim2.Instance->ARR = TIM2_AUTORELOAD_TX_LOW;
 80023e8:	4b26      	ldr	r3, [pc, #152]	; (8002484 <bitToAudio+0x124>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	226c      	movs	r2, #108	; 0x6c
 80023ee:	62da      	str	r2, [r3, #44]	; 0x2c

			//Predict wave offset
			waveoffset = (1.0 * FREQ_SAMP) * (1.0 * LOWF) / (1.0 * LOWF);
 80023f0:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80023f4:	61bb      	str	r3, [r7, #24]
		}

		HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (wave+wave_start), FREQ_SAMP, DAC_ALIGN_12B_R);
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	4a23      	ldr	r2, [pc, #140]	; (8002488 <bitToAudio+0x128>)
 80023fc:	441a      	add	r2, r3
 80023fe:	2300      	movs	r3, #0
 8002400:	9300      	str	r3, [sp, #0]
 8002402:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002406:	2100      	movs	r1, #0
 8002408:	4820      	ldr	r0, [pc, #128]	; (800248c <bitToAudio+0x12c>)
 800240a:	f001 ff7b 	bl	8004304 <HAL_DAC_Start_DMA>
		htim3.Instance->CNT = 0;
 800240e:	4b20      	ldr	r3, [pc, #128]	; (8002490 <bitToAudio+0x130>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2200      	movs	r2, #0
 8002414:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim3);
 8002416:	481e      	ldr	r0, [pc, #120]	; (8002490 <bitToAudio+0x130>)
 8002418:	f003 fcb8 	bl	8005d8c <HAL_TIM_Base_Start_IT>
		HAL_TIM_Base_Start_IT(&htim4);
 800241c:	481d      	ldr	r0, [pc, #116]	; (8002494 <bitToAudio+0x134>)
 800241e:	f003 fcb5 	bl	8005d8c <HAL_TIM_Base_Start_IT>

		//Calculate ending point for wave
		wave_start = (wave_start+waveoffset+1)%FREQ_SAMP;
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	69bb      	ldr	r3, [r7, #24]
 8002426:	4413      	add	r3, r2
 8002428:	3301      	adds	r3, #1
 800242a:	4a1b      	ldr	r2, [pc, #108]	; (8002498 <bitToAudio+0x138>)
 800242c:	fb82 1203 	smull	r1, r2, r2, r3
 8002430:	1151      	asrs	r1, r2, #5
 8002432:	17da      	asrs	r2, r3, #31
 8002434:	1a8a      	subs	r2, r1, r2
 8002436:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800243a:	fb01 f202 	mul.w	r2, r1, r2
 800243e:	1a9b      	subs	r3, r3, r2
 8002440:	603b      	str	r3, [r7, #0]

		midbit = true;
 8002442:	4b16      	ldr	r3, [pc, #88]	; (800249c <bitToAudio+0x13c>)
 8002444:	2201      	movs	r2, #1
 8002446:	701a      	strb	r2, [r3, #0]
		while (midbit){
 8002448:	e006      	b.n	8002458 <bitToAudio+0xf8>
			global_counter = htim3.Instance->CNT;
 800244a:	4b11      	ldr	r3, [pc, #68]	; (8002490 <bitToAudio+0x130>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002450:	461a      	mov	r2, r3
 8002452:	4b13      	ldr	r3, [pc, #76]	; (80024a0 <bitToAudio+0x140>)
 8002454:	601a      	str	r2, [r3, #0]
			//In the future this leaves the CPU free for scheduling or something
			__NOP();
 8002456:	bf00      	nop
		while (midbit){
 8002458:	4b10      	ldr	r3, [pc, #64]	; (800249c <bitToAudio+0x13c>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d1f4      	bne.n	800244a <bitToAudio+0xea>
	for (int i = 0; i < arraySize; i++) {
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	3301      	adds	r3, #1
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	697a      	ldr	r2, [r7, #20]
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	429a      	cmp	r2, r3
 800246c:	db85      	blt.n	800237a <bitToAudio+0x1a>
		}

	}

	HAL_TIM_Base_Stop(&htim3);
 800246e:	4808      	ldr	r0, [pc, #32]	; (8002490 <bitToAudio+0x130>)
 8002470:	f003 fc61 	bl	8005d36 <HAL_TIM_Base_Stop>
	return wave_start;
 8002474:	683b      	ldr	r3, [r7, #0]
}
 8002476:	4618      	mov	r0, r3
 8002478:	3720      	adds	r7, #32
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	20000a0b 	.word	0x20000a0b
 8002484:	2000330c 	.word	0x2000330c
 8002488:	20000014 	.word	0x20000014
 800248c:	200032f8 	.word	0x200032f8
 8002490:	20003250 	.word	0x20003250
 8002494:	20003e18 	.word	0x20003e18
 8002498:	1b4e81b5 	.word	0x1b4e81b5
 800249c:	20000a08 	.word	0x20000a08
 80024a0:	200032f0 	.word	0x200032f0

080024a4 <debug_print_msg>:
 *  Created on: Nov 1, 2020
 *      Author: monke
 */
#include "debug.h"

void debug_print_msg(){
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
	if(debug_printing){
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 80024a8:	4805      	ldr	r0, [pc, #20]	; (80024c0 <debug_print_msg+0x1c>)
 80024aa:	f7fd feb1 	bl	8000210 <strlen>
 80024ae:	4603      	mov	r3, r0
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	230a      	movs	r3, #10
 80024b4:	4902      	ldr	r1, [pc, #8]	; (80024c0 <debug_print_msg+0x1c>)
 80024b6:	4803      	ldr	r0, [pc, #12]	; (80024c4 <debug_print_msg+0x20>)
 80024b8:	f004 ff19 	bl	80072ee <HAL_UART_Transmit>
	}
}
 80024bc:	bf00      	nop
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	2000264c 	.word	0x2000264c
 80024c4:	2000334c 	.word	0x2000334c

080024c8 <print_AX25>:

//Printing Packets
//****************************************************************************************************************
void print_AX25(){
 80024c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024ca:	b08b      	sub	sp, #44	; 0x2c
 80024cc:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 80024ce:	4b8a      	ldr	r3, [pc, #552]	; (80026f8 <print_AX25+0x230>)
 80024d0:	607b      	str	r3, [r7, #4]
	int bytecnt = local_packet->byte_cnt;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80024d8:	330c      	adds	r3, #12
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	603b      	str	r3, [r7, #0]
	bool *curr_mem;
	sprintf(uartData, "\nPrinting AX25_PACKET... All fields printed [MSB:LSB]\n");
 80024de:	4b87      	ldr	r3, [pc, #540]	; (80026fc <print_AX25+0x234>)
 80024e0:	4a87      	ldr	r2, [pc, #540]	; (8002700 <print_AX25+0x238>)
 80024e2:	4614      	mov	r4, r2
 80024e4:	469c      	mov	ip, r3
 80024e6:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 80024ea:	4665      	mov	r5, ip
 80024ec:	4626      	mov	r6, r4
 80024ee:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80024f0:	6028      	str	r0, [r5, #0]
 80024f2:	6069      	str	r1, [r5, #4]
 80024f4:	60aa      	str	r2, [r5, #8]
 80024f6:	60eb      	str	r3, [r5, #12]
 80024f8:	3410      	adds	r4, #16
 80024fa:	f10c 0c10 	add.w	ip, ip, #16
 80024fe:	4574      	cmp	r4, lr
 8002500:	d1f3      	bne.n	80024ea <print_AX25+0x22>
 8002502:	4663      	mov	r3, ip
 8002504:	4622      	mov	r2, r4
 8002506:	6810      	ldr	r0, [r2, #0]
 8002508:	6018      	str	r0, [r3, #0]
 800250a:	8891      	ldrh	r1, [r2, #4]
 800250c:	7992      	ldrb	r2, [r2, #6]
 800250e:	8099      	strh	r1, [r3, #4]
 8002510:	719a      	strb	r2, [r3, #6]
	debug_print_msg();
 8002512:	f7ff ffc7 	bl	80024a4 <debug_print_msg>

	//Print Address Field
	curr_mem = local_packet->AX25_PACKET;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	627b      	str	r3, [r7, #36]	; 0x24

	//Output byte at a time
	for(int i = 0;i<address_len/8;i++){
 800251a:	2300      	movs	r3, #0
 800251c:	623b      	str	r3, [r7, #32]
 800251e:	e02a      	b.n	8002576 <print_AX25+0xae>

		sprintf(uartData, "Address Field %d =",i+1);
 8002520:	6a3b      	ldr	r3, [r7, #32]
 8002522:	3301      	adds	r3, #1
 8002524:	461a      	mov	r2, r3
 8002526:	4977      	ldr	r1, [pc, #476]	; (8002704 <print_AX25+0x23c>)
 8002528:	4874      	ldr	r0, [pc, #464]	; (80026fc <print_AX25+0x234>)
 800252a:	f005 fe6d 	bl	8008208 <siprintf>
		debug_print_msg();
 800252e:	f7ff ffb9 	bl	80024a4 <debug_print_msg>

		for(int j = 0;j<8;j++){
 8002532:	2300      	movs	r3, #0
 8002534:	61fb      	str	r3, [r7, #28]
 8002536:	e00f      	b.n	8002558 <print_AX25+0x90>
			sprintf(uartData, " %d ",*(curr_mem+8-j-1));
 8002538:	69fb      	ldr	r3, [r7, #28]
 800253a:	f1c3 0307 	rsb	r3, r3, #7
 800253e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002540:	4413      	add	r3, r2
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	461a      	mov	r2, r3
 8002546:	4970      	ldr	r1, [pc, #448]	; (8002708 <print_AX25+0x240>)
 8002548:	486c      	ldr	r0, [pc, #432]	; (80026fc <print_AX25+0x234>)
 800254a:	f005 fe5d 	bl	8008208 <siprintf>
			debug_print_msg();
 800254e:	f7ff ffa9 	bl	80024a4 <debug_print_msg>
		for(int j = 0;j<8;j++){
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	3301      	adds	r3, #1
 8002556:	61fb      	str	r3, [r7, #28]
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	2b07      	cmp	r3, #7
 800255c:	ddec      	ble.n	8002538 <print_AX25+0x70>
		}
		curr_mem += 8;
 800255e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002560:	3308      	adds	r3, #8
 8002562:	627b      	str	r3, [r7, #36]	; 0x24
		sprintf(uartData, "\n");
 8002564:	4a65      	ldr	r2, [pc, #404]	; (80026fc <print_AX25+0x234>)
 8002566:	4b69      	ldr	r3, [pc, #420]	; (800270c <print_AX25+0x244>)
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 800256c:	f7ff ff9a 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<address_len/8;i++){
 8002570:	6a3b      	ldr	r3, [r7, #32]
 8002572:	3301      	adds	r3, #1
 8002574:	623b      	str	r3, [r7, #32]
 8002576:	6a3b      	ldr	r3, [r7, #32]
 8002578:	2b0d      	cmp	r3, #13
 800257a:	ddd1      	ble.n	8002520 <print_AX25+0x58>
	}

	//Print Control Field
	sprintf(uartData, "Control Field   =");
 800257c:	4a5f      	ldr	r2, [pc, #380]	; (80026fc <print_AX25+0x234>)
 800257e:	4b64      	ldr	r3, [pc, #400]	; (8002710 <print_AX25+0x248>)
 8002580:	4615      	mov	r5, r2
 8002582:	461c      	mov	r4, r3
 8002584:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002586:	6028      	str	r0, [r5, #0]
 8002588:	6069      	str	r1, [r5, #4]
 800258a:	60aa      	str	r2, [r5, #8]
 800258c:	60eb      	str	r3, [r5, #12]
 800258e:	8823      	ldrh	r3, [r4, #0]
 8002590:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 8002592:	f7ff ff87 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<8;i++){
 8002596:	2300      	movs	r3, #0
 8002598:	61bb      	str	r3, [r7, #24]
 800259a:	e00f      	b.n	80025bc <print_AX25+0xf4>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	f1c3 0307 	rsb	r3, r3, #7
 80025a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025a4:	4413      	add	r3, r2
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	461a      	mov	r2, r3
 80025aa:	4957      	ldr	r1, [pc, #348]	; (8002708 <print_AX25+0x240>)
 80025ac:	4853      	ldr	r0, [pc, #332]	; (80026fc <print_AX25+0x234>)
 80025ae:	f005 fe2b 	bl	8008208 <siprintf>
		debug_print_msg();
 80025b2:	f7ff ff77 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<8;i++){
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	3301      	adds	r3, #1
 80025ba:	61bb      	str	r3, [r7, #24]
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	2b07      	cmp	r3, #7
 80025c0:	ddec      	ble.n	800259c <print_AX25+0xd4>
	}
	sprintf(uartData, "\n");
 80025c2:	4a4e      	ldr	r2, [pc, #312]	; (80026fc <print_AX25+0x234>)
 80025c4:	4b51      	ldr	r3, [pc, #324]	; (800270c <print_AX25+0x244>)
 80025c6:	881b      	ldrh	r3, [r3, #0]
 80025c8:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 80025ca:	f7ff ff6b 	bl	80024a4 <debug_print_msg>

	//PID
	curr_mem += control_len;//Subtract 8 to start at the flag start
 80025ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d0:	3308      	adds	r3, #8
 80025d2:	627b      	str	r3, [r7, #36]	; 0x24
	sprintf(uartData, "PID Field       =");
 80025d4:	4a49      	ldr	r2, [pc, #292]	; (80026fc <print_AX25+0x234>)
 80025d6:	4b4f      	ldr	r3, [pc, #316]	; (8002714 <print_AX25+0x24c>)
 80025d8:	4615      	mov	r5, r2
 80025da:	461c      	mov	r4, r3
 80025dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025de:	6028      	str	r0, [r5, #0]
 80025e0:	6069      	str	r1, [r5, #4]
 80025e2:	60aa      	str	r2, [r5, #8]
 80025e4:	60eb      	str	r3, [r5, #12]
 80025e6:	8823      	ldrh	r3, [r4, #0]
 80025e8:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 80025ea:	f7ff ff5b 	bl	80024a4 <debug_print_msg>

	for(int i = 0;i<8;i++){
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	e00f      	b.n	8002614 <print_AX25+0x14c>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 80025f4:	697b      	ldr	r3, [r7, #20]
 80025f6:	f1c3 0307 	rsb	r3, r3, #7
 80025fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025fc:	4413      	add	r3, r2
 80025fe:	781b      	ldrb	r3, [r3, #0]
 8002600:	461a      	mov	r2, r3
 8002602:	4941      	ldr	r1, [pc, #260]	; (8002708 <print_AX25+0x240>)
 8002604:	483d      	ldr	r0, [pc, #244]	; (80026fc <print_AX25+0x234>)
 8002606:	f005 fdff 	bl	8008208 <siprintf>
		debug_print_msg();
 800260a:	f7ff ff4b 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<8;i++){
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	3301      	adds	r3, #1
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	2b07      	cmp	r3, #7
 8002618:	ddec      	ble.n	80025f4 <print_AX25+0x12c>
	}
	sprintf(uartData, "\n");
 800261a:	4a38      	ldr	r2, [pc, #224]	; (80026fc <print_AX25+0x234>)
 800261c:	4b3b      	ldr	r3, [pc, #236]	; (800270c <print_AX25+0x244>)
 800261e:	881b      	ldrh	r3, [r3, #0]
 8002620:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002622:	f7ff ff3f 	bl	80024a4 <debug_print_msg>
	curr_mem += PID_len;
 8002626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002628:	3308      	adds	r3, #8
 800262a:	627b      	str	r3, [r7, #36]	; 0x24

	//Print Info Field
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 800262c:	2300      	movs	r3, #0
 800262e:	613b      	str	r3, [r7, #16]
 8002630:	e02a      	b.n	8002688 <print_AX25+0x1c0>
		sprintf(uartData, "Info Field %d    =",i+1)	;
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	3301      	adds	r3, #1
 8002636:	461a      	mov	r2, r3
 8002638:	4937      	ldr	r1, [pc, #220]	; (8002718 <print_AX25+0x250>)
 800263a:	4830      	ldr	r0, [pc, #192]	; (80026fc <print_AX25+0x234>)
 800263c:	f005 fde4 	bl	8008208 <siprintf>
		debug_print_msg();
 8002640:	f7ff ff30 	bl	80024a4 <debug_print_msg>

		for(int j = 0;j<8;j++){
 8002644:	2300      	movs	r3, #0
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	e00f      	b.n	800266a <print_AX25+0x1a2>
			sprintf(uartData, " %d ",*(curr_mem+8-j-1));
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	f1c3 0307 	rsb	r3, r3, #7
 8002650:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002652:	4413      	add	r3, r2
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	461a      	mov	r2, r3
 8002658:	492b      	ldr	r1, [pc, #172]	; (8002708 <print_AX25+0x240>)
 800265a:	4828      	ldr	r0, [pc, #160]	; (80026fc <print_AX25+0x234>)
 800265c:	f005 fdd4 	bl	8008208 <siprintf>
			debug_print_msg();
 8002660:	f7ff ff20 	bl	80024a4 <debug_print_msg>
		for(int j = 0;j<8;j++){
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	3301      	adds	r3, #1
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2b07      	cmp	r3, #7
 800266e:	ddec      	ble.n	800264a <print_AX25+0x182>
		}
		curr_mem += 8;
 8002670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002672:	3308      	adds	r3, #8
 8002674:	627b      	str	r3, [r7, #36]	; 0x24
		sprintf(uartData, "\n");
 8002676:	4a21      	ldr	r2, [pc, #132]	; (80026fc <print_AX25+0x234>)
 8002678:	4b24      	ldr	r3, [pc, #144]	; (800270c <print_AX25+0x244>)
 800267a:	881b      	ldrh	r3, [r3, #0]
 800267c:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 800267e:	f7ff ff11 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	3301      	adds	r3, #1
 8002686:	613b      	str	r3, [r7, #16]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	da00      	bge.n	8002696 <print_AX25+0x1ce>
 8002694:	3307      	adds	r3, #7
 8002696:	10db      	asrs	r3, r3, #3
 8002698:	461a      	mov	r2, r3
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	4293      	cmp	r3, r2
 800269e:	dbc8      	blt.n	8002632 <print_AX25+0x16a>
	}

	sprintf(uartData, "FCS Field = ")	;
 80026a0:	4a16      	ldr	r2, [pc, #88]	; (80026fc <print_AX25+0x234>)
 80026a2:	4b1e      	ldr	r3, [pc, #120]	; (800271c <print_AX25+0x254>)
 80026a4:	4614      	mov	r4, r2
 80026a6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80026a8:	6020      	str	r0, [r4, #0]
 80026aa:	6061      	str	r1, [r4, #4]
 80026ac:	60a2      	str	r2, [r4, #8]
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	7323      	strb	r3, [r4, #12]
	debug_print_msg();
 80026b2:	f7ff fef7 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<FCS_len;i++){
 80026b6:	2300      	movs	r3, #0
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	e00f      	b.n	80026dc <print_AX25+0x214>
		sprintf(uartData, " %d ",*(curr_mem+16-i-1));
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	f1c3 030f 	rsb	r3, r3, #15
 80026c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026c4:	4413      	add	r3, r2
 80026c6:	781b      	ldrb	r3, [r3, #0]
 80026c8:	461a      	mov	r2, r3
 80026ca:	490f      	ldr	r1, [pc, #60]	; (8002708 <print_AX25+0x240>)
 80026cc:	480b      	ldr	r0, [pc, #44]	; (80026fc <print_AX25+0x234>)
 80026ce:	f005 fd9b 	bl	8008208 <siprintf>
		debug_print_msg();
 80026d2:	f7ff fee7 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<FCS_len;i++){
 80026d6:	68bb      	ldr	r3, [r7, #8]
 80026d8:	3301      	adds	r3, #1
 80026da:	60bb      	str	r3, [r7, #8]
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2b0f      	cmp	r3, #15
 80026e0:	ddec      	ble.n	80026bc <print_AX25+0x1f4>
	}
	sprintf(uartData, "\n");
 80026e2:	4a06      	ldr	r2, [pc, #24]	; (80026fc <print_AX25+0x234>)
 80026e4:	4b09      	ldr	r3, [pc, #36]	; (800270c <print_AX25+0x244>)
 80026e6:	881b      	ldrh	r3, [r3, #0]
 80026e8:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 80026ea:	f7ff fedb 	bl	80024a4 <debug_print_msg>
}
 80026ee:	bf00      	nop
 80026f0:	372c      	adds	r7, #44	; 0x2c
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20000a48 	.word	0x20000a48
 80026fc:	2000264c 	.word	0x2000264c
 8002700:	08009e20 	.word	0x08009e20
 8002704:	08009e58 	.word	0x08009e58
 8002708:	08009e6c 	.word	0x08009e6c
 800270c:	08009e74 	.word	0x08009e74
 8002710:	08009e78 	.word	0x08009e78
 8002714:	08009e8c 	.word	0x08009e8c
 8002718:	08009ea0 	.word	0x08009ea0
 800271c:	08009eb4 	.word	0x08009eb4

08002720 <print_outAX25>:

void print_outAX25(){
 8002720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002722:	b08d      	sub	sp, #52	; 0x34
 8002724:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8002726:	4b9b      	ldr	r3, [pc, #620]	; (8002994 <print_outAX25+0x274>)
 8002728:	607b      	str	r3, [r7, #4]
	int bytecnt = local_packet->byte_cnt;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002730:	330c      	adds	r3, #12
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	603b      	str	r3, [r7, #0]
	bool *curr_mem;
	sprintf(uartData, "\nPrinting AX25_PACKET being sent to radio\n");
 8002736:	4b98      	ldr	r3, [pc, #608]	; (8002998 <print_outAX25+0x278>)
 8002738:	4a98      	ldr	r2, [pc, #608]	; (800299c <print_outAX25+0x27c>)
 800273a:	4614      	mov	r4, r2
 800273c:	469c      	mov	ip, r3
 800273e:	f104 0e20 	add.w	lr, r4, #32
 8002742:	4665      	mov	r5, ip
 8002744:	4626      	mov	r6, r4
 8002746:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002748:	6028      	str	r0, [r5, #0]
 800274a:	6069      	str	r1, [r5, #4]
 800274c:	60aa      	str	r2, [r5, #8]
 800274e:	60eb      	str	r3, [r5, #12]
 8002750:	3410      	adds	r4, #16
 8002752:	f10c 0c10 	add.w	ip, ip, #16
 8002756:	4574      	cmp	r4, lr
 8002758:	d1f3      	bne.n	8002742 <print_outAX25+0x22>
 800275a:	4662      	mov	r2, ip
 800275c:	4623      	mov	r3, r4
 800275e:	cb03      	ldmia	r3!, {r0, r1}
 8002760:	6010      	str	r0, [r2, #0]
 8002762:	6051      	str	r1, [r2, #4]
 8002764:	8819      	ldrh	r1, [r3, #0]
 8002766:	789b      	ldrb	r3, [r3, #2]
 8002768:	8111      	strh	r1, [r2, #8]
 800276a:	7293      	strb	r3, [r2, #10]
	debug_print_msg();
 800276c:	f7ff fe9a 	bl	80024a4 <debug_print_msg>
	sprintf(uartData, "AX25 FLAG = ");
 8002770:	4a89      	ldr	r2, [pc, #548]	; (8002998 <print_outAX25+0x278>)
 8002772:	4b8b      	ldr	r3, [pc, #556]	; (80029a0 <print_outAX25+0x280>)
 8002774:	4614      	mov	r4, r2
 8002776:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002778:	6020      	str	r0, [r4, #0]
 800277a:	6061      	str	r1, [r4, #4]
 800277c:	60a2      	str	r2, [r4, #8]
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	7323      	strb	r3, [r4, #12]
	debug_print_msg();
 8002782:	f7ff fe8f 	bl	80024a4 <debug_print_msg>
	curr_mem = AX25TBYTE;
 8002786:	4b87      	ldr	r3, [pc, #540]	; (80029a4 <print_outAX25+0x284>)
 8002788:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0; i < 8; i++){
 800278a:	2300      	movs	r3, #0
 800278c:	62bb      	str	r3, [r7, #40]	; 0x28
 800278e:	e00d      	b.n	80027ac <print_outAX25+0x8c>
		sprintf(uartData, " %d ",curr_mem[i]);
 8002790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002792:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002794:	4413      	add	r3, r2
 8002796:	781b      	ldrb	r3, [r3, #0]
 8002798:	461a      	mov	r2, r3
 800279a:	4983      	ldr	r1, [pc, #524]	; (80029a8 <print_outAX25+0x288>)
 800279c:	487e      	ldr	r0, [pc, #504]	; (8002998 <print_outAX25+0x278>)
 800279e:	f005 fd33 	bl	8008208 <siprintf>
		debug_print_msg();
 80027a2:	f7ff fe7f 	bl	80024a4 <debug_print_msg>
	for(int i = 0; i < 8; i++){
 80027a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027a8:	3301      	adds	r3, #1
 80027aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80027ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ae:	2b07      	cmp	r3, #7
 80027b0:	ddee      	ble.n	8002790 <print_outAX25+0x70>
	}
	sprintf(uartData, "\n");
 80027b2:	4a79      	ldr	r2, [pc, #484]	; (8002998 <print_outAX25+0x278>)
 80027b4:	4b7d      	ldr	r3, [pc, #500]	; (80029ac <print_outAX25+0x28c>)
 80027b6:	881b      	ldrh	r3, [r3, #0]
 80027b8:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 80027ba:	f7ff fe73 	bl	80024a4 <debug_print_msg>

	//Print Address Field
	curr_mem = local_packet->address;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80027c4:	3310      	adds	r3, #16
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0;i<address_len/8;i++){
 80027ca:	2300      	movs	r3, #0
 80027cc:	627b      	str	r3, [r7, #36]	; 0x24
 80027ce:	e028      	b.n	8002822 <print_outAX25+0x102>
		sprintf(uartData, "Address Field %d =",i+1);
 80027d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027d2:	3301      	adds	r3, #1
 80027d4:	461a      	mov	r2, r3
 80027d6:	4976      	ldr	r1, [pc, #472]	; (80029b0 <print_outAX25+0x290>)
 80027d8:	486f      	ldr	r0, [pc, #444]	; (8002998 <print_outAX25+0x278>)
 80027da:	f005 fd15 	bl	8008208 <siprintf>
		debug_print_msg();
 80027de:	f7ff fe61 	bl	80024a4 <debug_print_msg>

		for(int j = 0;j<8;j++){
 80027e2:	2300      	movs	r3, #0
 80027e4:	623b      	str	r3, [r7, #32]
 80027e6:	e00d      	b.n	8002804 <print_outAX25+0xe4>
			sprintf(uartData, " %d ",*(curr_mem+j));
 80027e8:	6a3b      	ldr	r3, [r7, #32]
 80027ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80027ec:	4413      	add	r3, r2
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	461a      	mov	r2, r3
 80027f2:	496d      	ldr	r1, [pc, #436]	; (80029a8 <print_outAX25+0x288>)
 80027f4:	4868      	ldr	r0, [pc, #416]	; (8002998 <print_outAX25+0x278>)
 80027f6:	f005 fd07 	bl	8008208 <siprintf>
			debug_print_msg();
 80027fa:	f7ff fe53 	bl	80024a4 <debug_print_msg>
		for(int j = 0;j<8;j++){
 80027fe:	6a3b      	ldr	r3, [r7, #32]
 8002800:	3301      	adds	r3, #1
 8002802:	623b      	str	r3, [r7, #32]
 8002804:	6a3b      	ldr	r3, [r7, #32]
 8002806:	2b07      	cmp	r3, #7
 8002808:	ddee      	ble.n	80027e8 <print_outAX25+0xc8>
		}
		curr_mem += 8;
 800280a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800280c:	3308      	adds	r3, #8
 800280e:	62fb      	str	r3, [r7, #44]	; 0x2c
		sprintf(uartData, "\n");
 8002810:	4a61      	ldr	r2, [pc, #388]	; (8002998 <print_outAX25+0x278>)
 8002812:	4b66      	ldr	r3, [pc, #408]	; (80029ac <print_outAX25+0x28c>)
 8002814:	881b      	ldrh	r3, [r3, #0]
 8002816:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8002818:	f7ff fe44 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<address_len/8;i++){
 800281c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281e:	3301      	adds	r3, #1
 8002820:	627b      	str	r3, [r7, #36]	; 0x24
 8002822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002824:	2b0d      	cmp	r3, #13
 8002826:	ddd3      	ble.n	80027d0 <print_outAX25+0xb0>
	}

	//if address was bitstuffed then print rest of address field
	sprintf(uartData, "Address Field extra = ");
 8002828:	4a5b      	ldr	r2, [pc, #364]	; (8002998 <print_outAX25+0x278>)
 800282a:	4b62      	ldr	r3, [pc, #392]	; (80029b4 <print_outAX25+0x294>)
 800282c:	4614      	mov	r4, r2
 800282e:	461d      	mov	r5, r3
 8002830:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002832:	6020      	str	r0, [r4, #0]
 8002834:	6061      	str	r1, [r4, #4]
 8002836:	60a2      	str	r2, [r4, #8]
 8002838:	60e3      	str	r3, [r4, #12]
 800283a:	6828      	ldr	r0, [r5, #0]
 800283c:	6120      	str	r0, [r4, #16]
 800283e:	88ab      	ldrh	r3, [r5, #4]
 8002840:	79aa      	ldrb	r2, [r5, #6]
 8002842:	82a3      	strh	r3, [r4, #20]
 8002844:	4613      	mov	r3, r2
 8002846:	75a3      	strb	r3, [r4, #22]
	debug_print_msg();
 8002848:	f7ff fe2c 	bl	80024a4 <debug_print_msg>
	curr_mem += address_len;
 800284c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800284e:	3370      	adds	r3, #112	; 0x70
 8002850:	62fb      	str	r3, [r7, #44]	; 0x2c
	if(local_packet->stuffed_address > 0){
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002858:	3310      	adds	r3, #16
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2b00      	cmp	r3, #0
 800285e:	dd19      	ble.n	8002894 <print_outAX25+0x174>
		for(int i = 0; i < local_packet->stuffed_address; i++){
 8002860:	2300      	movs	r3, #0
 8002862:	61fb      	str	r3, [r7, #28]
 8002864:	e00e      	b.n	8002884 <print_outAX25+0x164>
			sprintf(uartData, " %d ",*(curr_mem-i));
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	425b      	negs	r3, r3
 800286a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800286c:	4413      	add	r3, r2
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	461a      	mov	r2, r3
 8002872:	494d      	ldr	r1, [pc, #308]	; (80029a8 <print_outAX25+0x288>)
 8002874:	4848      	ldr	r0, [pc, #288]	; (8002998 <print_outAX25+0x278>)
 8002876:	f005 fcc7 	bl	8008208 <siprintf>
			debug_print_msg();
 800287a:	f7ff fe13 	bl	80024a4 <debug_print_msg>
		for(int i = 0; i < local_packet->stuffed_address; i++){
 800287e:	69fb      	ldr	r3, [r7, #28]
 8002880:	3301      	adds	r3, #1
 8002882:	61fb      	str	r3, [r7, #28]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800288a:	3310      	adds	r3, #16
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	69fa      	ldr	r2, [r7, #28]
 8002890:	429a      	cmp	r2, r3
 8002892:	dbe8      	blt.n	8002866 <print_outAX25+0x146>
		}
	}
	sprintf(uartData, "\n");
 8002894:	4a40      	ldr	r2, [pc, #256]	; (8002998 <print_outAX25+0x278>)
 8002896:	4b45      	ldr	r3, [pc, #276]	; (80029ac <print_outAX25+0x28c>)
 8002898:	881b      	ldrh	r3, [r3, #0]
 800289a:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 800289c:	f7ff fe02 	bl	80024a4 <debug_print_msg>

	//Print Control Field
	curr_mem = local_packet->control;//Subtract 8 to start at the flag start
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80028a6:	3314      	adds	r3, #20
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "Control Field   =");
 80028ac:	4a3a      	ldr	r2, [pc, #232]	; (8002998 <print_outAX25+0x278>)
 80028ae:	4b42      	ldr	r3, [pc, #264]	; (80029b8 <print_outAX25+0x298>)
 80028b0:	4615      	mov	r5, r2
 80028b2:	461c      	mov	r4, r3
 80028b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80028b6:	6028      	str	r0, [r5, #0]
 80028b8:	6069      	str	r1, [r5, #4]
 80028ba:	60aa      	str	r2, [r5, #8]
 80028bc:	60eb      	str	r3, [r5, #12]
 80028be:	8823      	ldrh	r3, [r4, #0]
 80028c0:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 80028c2:	f7ff fdef 	bl	80024a4 <debug_print_msg>

	for(int i = 0;i<control_len + local_packet->stuffed_control;i++){
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
 80028ca:	e00d      	b.n	80028e8 <print_outAX25+0x1c8>
		sprintf(uartData, " %d ",*(curr_mem+i));
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028d0:	4413      	add	r3, r2
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	461a      	mov	r2, r3
 80028d6:	4934      	ldr	r1, [pc, #208]	; (80029a8 <print_outAX25+0x288>)
 80028d8:	482f      	ldr	r0, [pc, #188]	; (8002998 <print_outAX25+0x278>)
 80028da:	f005 fc95 	bl	8008208 <siprintf>
		debug_print_msg();
 80028de:	f7ff fde1 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<control_len + local_packet->stuffed_control;i++){
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	3301      	adds	r3, #1
 80028e6:	61bb      	str	r3, [r7, #24]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80028ee:	3314      	adds	r3, #20
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	3308      	adds	r3, #8
 80028f4:	69ba      	ldr	r2, [r7, #24]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	dbe8      	blt.n	80028cc <print_outAX25+0x1ac>
	}
	sprintf(uartData, "\n");
 80028fa:	4a27      	ldr	r2, [pc, #156]	; (8002998 <print_outAX25+0x278>)
 80028fc:	4b2b      	ldr	r3, [pc, #172]	; (80029ac <print_outAX25+0x28c>)
 80028fe:	881b      	ldrh	r3, [r3, #0]
 8002900:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002902:	f7ff fdcf 	bl	80024a4 <debug_print_msg>

	//PID
	curr_mem = local_packet->PID;//Subtract 8 to start at the flag start
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800290c:	3318      	adds	r3, #24
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "PID Field       =");
 8002912:	4a21      	ldr	r2, [pc, #132]	; (8002998 <print_outAX25+0x278>)
 8002914:	4b29      	ldr	r3, [pc, #164]	; (80029bc <print_outAX25+0x29c>)
 8002916:	4615      	mov	r5, r2
 8002918:	461c      	mov	r4, r3
 800291a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800291c:	6028      	str	r0, [r5, #0]
 800291e:	6069      	str	r1, [r5, #4]
 8002920:	60aa      	str	r2, [r5, #8]
 8002922:	60eb      	str	r3, [r5, #12]
 8002924:	8823      	ldrh	r3, [r4, #0]
 8002926:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 8002928:	f7ff fdbc 	bl	80024a4 <debug_print_msg>

	for(int i = 0;i<PID_len + local_packet->stuffed_PID;i++){
 800292c:	2300      	movs	r3, #0
 800292e:	617b      	str	r3, [r7, #20]
 8002930:	e00d      	b.n	800294e <print_outAX25+0x22e>
		sprintf(uartData, " %d ",*(curr_mem+i));
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002936:	4413      	add	r3, r2
 8002938:	781b      	ldrb	r3, [r3, #0]
 800293a:	461a      	mov	r2, r3
 800293c:	491a      	ldr	r1, [pc, #104]	; (80029a8 <print_outAX25+0x288>)
 800293e:	4816      	ldr	r0, [pc, #88]	; (8002998 <print_outAX25+0x278>)
 8002940:	f005 fc62 	bl	8008208 <siprintf>
		debug_print_msg();
 8002944:	f7ff fdae 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<PID_len + local_packet->stuffed_PID;i++){
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	3301      	adds	r3, #1
 800294c:	617b      	str	r3, [r7, #20]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002954:	3318      	adds	r3, #24
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	3308      	adds	r3, #8
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	429a      	cmp	r2, r3
 800295e:	dbe8      	blt.n	8002932 <print_outAX25+0x212>
	}
	sprintf(uartData, "\n");
 8002960:	4a0d      	ldr	r2, [pc, #52]	; (8002998 <print_outAX25+0x278>)
 8002962:	4b12      	ldr	r3, [pc, #72]	; (80029ac <print_outAX25+0x28c>)
 8002964:	881b      	ldrh	r3, [r3, #0]
 8002966:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002968:	f7ff fd9c 	bl	80024a4 <debug_print_msg>

	sprintf(uartData, "Info Field = ");
 800296c:	4a0a      	ldr	r2, [pc, #40]	; (8002998 <print_outAX25+0x278>)
 800296e:	4b14      	ldr	r3, [pc, #80]	; (80029c0 <print_outAX25+0x2a0>)
 8002970:	4614      	mov	r4, r2
 8002972:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002974:	6020      	str	r0, [r4, #0]
 8002976:	6061      	str	r1, [r4, #4]
 8002978:	60a2      	str	r2, [r4, #8]
 800297a:	881b      	ldrh	r3, [r3, #0]
 800297c:	81a3      	strh	r3, [r4, #12]
	debug_print_msg();
 800297e:	f7ff fd91 	bl	80024a4 <debug_print_msg>
	curr_mem = local_packet->Info;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002988:	331c      	adds	r3, #28
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0; i < local_packet->Info_Len + local_packet->stuffed_Info;i++){
 800298e:	2300      	movs	r3, #0
 8002990:	613b      	str	r3, [r7, #16]
 8002992:	e025      	b.n	80029e0 <print_outAX25+0x2c0>
 8002994:	20000a48 	.word	0x20000a48
 8002998:	2000264c 	.word	0x2000264c
 800299c:	08009ec4 	.word	0x08009ec4
 80029a0:	08009ef0 	.word	0x08009ef0
 80029a4:	20000008 	.word	0x20000008
 80029a8:	08009e6c 	.word	0x08009e6c
 80029ac:	08009e74 	.word	0x08009e74
 80029b0:	08009e58 	.word	0x08009e58
 80029b4:	08009f00 	.word	0x08009f00
 80029b8:	08009e78 	.word	0x08009e78
 80029bc:	08009e8c 	.word	0x08009e8c
 80029c0:	08009f18 	.word	0x08009f18
		sprintf(uartData, " %d ",*(curr_mem+i));
 80029c4:	693b      	ldr	r3, [r7, #16]
 80029c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80029c8:	4413      	add	r3, r2
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	461a      	mov	r2, r3
 80029ce:	494d      	ldr	r1, [pc, #308]	; (8002b04 <print_outAX25+0x3e4>)
 80029d0:	484d      	ldr	r0, [pc, #308]	; (8002b08 <print_outAX25+0x3e8>)
 80029d2:	f005 fc19 	bl	8008208 <siprintf>
		debug_print_msg();
 80029d6:	f7ff fd65 	bl	80024a4 <debug_print_msg>
	for(int i = 0; i < local_packet->Info_Len + local_packet->stuffed_Info;i++){
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	3301      	adds	r3, #1
 80029de:	613b      	str	r3, [r7, #16]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80029ee:	331c      	adds	r3, #28
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4413      	add	r3, r2
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	429a      	cmp	r2, r3
 80029f8:	dbe4      	blt.n	80029c4 <print_outAX25+0x2a4>
	}
	sprintf(uartData, "\n");
 80029fa:	4a43      	ldr	r2, [pc, #268]	; (8002b08 <print_outAX25+0x3e8>)
 80029fc:	4b43      	ldr	r3, [pc, #268]	; (8002b0c <print_outAX25+0x3ec>)
 80029fe:	881b      	ldrh	r3, [r3, #0]
 8002a00:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002a02:	f7ff fd4f 	bl	80024a4 <debug_print_msg>

	curr_mem = local_packet->FCS;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002a0c:	3304      	adds	r3, #4
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "FCS Field     =")	;
 8002a12:	4a3d      	ldr	r2, [pc, #244]	; (8002b08 <print_outAX25+0x3e8>)
 8002a14:	4b3e      	ldr	r3, [pc, #248]	; (8002b10 <print_outAX25+0x3f0>)
 8002a16:	4614      	mov	r4, r2
 8002a18:	461d      	mov	r5, r3
 8002a1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002a1c:	6020      	str	r0, [r4, #0]
 8002a1e:	6061      	str	r1, [r4, #4]
 8002a20:	60a2      	str	r2, [r4, #8]
 8002a22:	60e3      	str	r3, [r4, #12]
	debug_print_msg();
 8002a24:	f7ff fd3e 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<FCS_len+local_packet->stuffed_FCS;i++){
 8002a28:	2300      	movs	r3, #0
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	e00d      	b.n	8002a4a <print_outAX25+0x32a>
		sprintf(uartData, " %d ",*(curr_mem+i));
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a32:	4413      	add	r3, r2
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	461a      	mov	r2, r3
 8002a38:	4932      	ldr	r1, [pc, #200]	; (8002b04 <print_outAX25+0x3e4>)
 8002a3a:	4833      	ldr	r0, [pc, #204]	; (8002b08 <print_outAX25+0x3e8>)
 8002a3c:	f005 fbe4 	bl	8008208 <siprintf>
		debug_print_msg();
 8002a40:	f7ff fd30 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<FCS_len+local_packet->stuffed_FCS;i++){
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3301      	adds	r3, #1
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	3310      	adds	r3, #16
 8002a54:	68fa      	ldr	r2, [r7, #12]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	dbe9      	blt.n	8002a2e <print_outAX25+0x30e>
	}

	sprintf(uartData, "\n");
 8002a5a:	4a2b      	ldr	r2, [pc, #172]	; (8002b08 <print_outAX25+0x3e8>)
 8002a5c:	4b2b      	ldr	r3, [pc, #172]	; (8002b0c <print_outAX25+0x3ec>)
 8002a5e:	881b      	ldrh	r3, [r3, #0]
 8002a60:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002a62:	f7ff fd1f 	bl	80024a4 <debug_print_msg>

	sprintf(uartData, "AX25 FLAG = ");
 8002a66:	4a28      	ldr	r2, [pc, #160]	; (8002b08 <print_outAX25+0x3e8>)
 8002a68:	4b2a      	ldr	r3, [pc, #168]	; (8002b14 <print_outAX25+0x3f4>)
 8002a6a:	4614      	mov	r4, r2
 8002a6c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002a6e:	6020      	str	r0, [r4, #0]
 8002a70:	6061      	str	r1, [r4, #4]
 8002a72:	60a2      	str	r2, [r4, #8]
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	7323      	strb	r3, [r4, #12]
	debug_print_msg();
 8002a78:	f7ff fd14 	bl	80024a4 <debug_print_msg>
	curr_mem = AX25TBYTE;
 8002a7c:	4b26      	ldr	r3, [pc, #152]	; (8002b18 <print_outAX25+0x3f8>)
 8002a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0; i < 8; i++){
 8002a80:	2300      	movs	r3, #0
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	e00d      	b.n	8002aa2 <print_outAX25+0x382>
		sprintf(uartData, " %d ",curr_mem[i]);
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a8a:	4413      	add	r3, r2
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	491c      	ldr	r1, [pc, #112]	; (8002b04 <print_outAX25+0x3e4>)
 8002a92:	481d      	ldr	r0, [pc, #116]	; (8002b08 <print_outAX25+0x3e8>)
 8002a94:	f005 fbb8 	bl	8008208 <siprintf>
		debug_print_msg();
 8002a98:	f7ff fd04 	bl	80024a4 <debug_print_msg>
	for(int i = 0; i < 8; i++){
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	2b07      	cmp	r3, #7
 8002aa6:	ddee      	ble.n	8002a86 <print_outAX25+0x366>
	}
	sprintf(uartData, "\n");
 8002aa8:	4a17      	ldr	r2, [pc, #92]	; (8002b08 <print_outAX25+0x3e8>)
 8002aaa:	4b18      	ldr	r3, [pc, #96]	; (8002b0c <print_outAX25+0x3ec>)
 8002aac:	881b      	ldrh	r3, [r3, #0]
 8002aae:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002ab0:	f7ff fcf8 	bl	80024a4 <debug_print_msg>



	//reset bitstuff members
	local_packet->stuffed_address = 0;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002aba:	3310      	adds	r3, #16
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
	local_packet->stuffed_control = 0;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002ac6:	3314      	adds	r3, #20
 8002ac8:	2200      	movs	r2, #0
 8002aca:	601a      	str	r2, [r3, #0]
	local_packet->stuffed_PID = 0;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002ad2:	3318      	adds	r3, #24
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	601a      	str	r2, [r3, #0]
	local_packet->stuffed_Info = 0;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002ade:	331c      	adds	r3, #28
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	601a      	str	r2, [r3, #0]
	local_packet->stuffed_FCS = 0;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8002aea:	2200      	movs	r2, #0
 8002aec:	601a      	str	r2, [r3, #0]
	local_packet->bit_stuffed_zeros = 0;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8002af4:	3304      	adds	r3, #4
 8002af6:	2200      	movs	r2, #0
 8002af8:	601a      	str	r2, [r3, #0]
}
 8002afa:	bf00      	nop
 8002afc:	3734      	adds	r7, #52	; 0x34
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b02:	bf00      	nop
 8002b04:	08009e6c 	.word	0x08009e6c
 8002b08:	2000264c 	.word	0x2000264c
 8002b0c:	08009e74 	.word	0x08009e74
 8002b10:	08009f28 	.word	0x08009f28
 8002b14:	08009ef0 	.word	0x08009ef0
 8002b18:	20000008 	.word	0x20000008

08002b1c <print_KISS>:

void print_KISS(){
 8002b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b1e:	b08d      	sub	sp, #52	; 0x34
 8002b20:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8002b22:	4baf      	ldr	r3, [pc, #700]	; (8002de0 <print_KISS+0x2c4>)
 8002b24:	60bb      	str	r3, [r7, #8]
	int bytecnt = local_packet->byte_cnt;
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002b2c:	330c      	adds	r3, #12
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	607b      	str	r3, [r7, #4]
	bool *curr_mem;
	sprintf(uartData, "\nPrinting KISS_PACKET... All fields printed [MSB:LSB]\n");
 8002b32:	4bac      	ldr	r3, [pc, #688]	; (8002de4 <print_KISS+0x2c8>)
 8002b34:	4aac      	ldr	r2, [pc, #688]	; (8002de8 <print_KISS+0x2cc>)
 8002b36:	4614      	mov	r4, r2
 8002b38:	469c      	mov	ip, r3
 8002b3a:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 8002b3e:	4665      	mov	r5, ip
 8002b40:	4626      	mov	r6, r4
 8002b42:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002b44:	6028      	str	r0, [r5, #0]
 8002b46:	6069      	str	r1, [r5, #4]
 8002b48:	60aa      	str	r2, [r5, #8]
 8002b4a:	60eb      	str	r3, [r5, #12]
 8002b4c:	3410      	adds	r4, #16
 8002b4e:	f10c 0c10 	add.w	ip, ip, #16
 8002b52:	4574      	cmp	r4, lr
 8002b54:	d1f3      	bne.n	8002b3e <print_KISS+0x22>
 8002b56:	4663      	mov	r3, ip
 8002b58:	4622      	mov	r2, r4
 8002b5a:	6810      	ldr	r0, [r2, #0]
 8002b5c:	6018      	str	r0, [r3, #0]
 8002b5e:	8891      	ldrh	r1, [r2, #4]
 8002b60:	7992      	ldrb	r2, [r2, #6]
 8002b62:	8099      	strh	r1, [r3, #4]
 8002b64:	719a      	strb	r2, [r3, #6]
	debug_print_msg();
 8002b66:	f7ff fc9d 	bl	80024a4 <debug_print_msg>

	//Print Start Flag
	curr_mem = (local_packet->address + address_len + 16 - 1);//start at the flag start
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002b70:	3310      	adds	r3, #16
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	337f      	adds	r3, #127	; 0x7f
 8002b76:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "Start flag      =");
 8002b78:	4a9a      	ldr	r2, [pc, #616]	; (8002de4 <print_KISS+0x2c8>)
 8002b7a:	4b9c      	ldr	r3, [pc, #624]	; (8002dec <print_KISS+0x2d0>)
 8002b7c:	4615      	mov	r5, r2
 8002b7e:	461c      	mov	r4, r3
 8002b80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b82:	6028      	str	r0, [r5, #0]
 8002b84:	6069      	str	r1, [r5, #4]
 8002b86:	60aa      	str	r2, [r5, #8]
 8002b88:	60eb      	str	r3, [r5, #12]
 8002b8a:	8823      	ldrh	r3, [r4, #0]
 8002b8c:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 8002b8e:	f7ff fc89 	bl	80024a4 <debug_print_msg>

	for(int i = 0;i<8;i++){
 8002b92:	2300      	movs	r3, #0
 8002b94:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b96:	e00e      	b.n	8002bb6 <print_KISS+0x9a>
		sprintf(uartData, " %d ",*(curr_mem-i));
 8002b98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b9a:	425b      	negs	r3, r3
 8002b9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002b9e:	4413      	add	r3, r2
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4992      	ldr	r1, [pc, #584]	; (8002df0 <print_KISS+0x2d4>)
 8002ba6:	488f      	ldr	r0, [pc, #572]	; (8002de4 <print_KISS+0x2c8>)
 8002ba8:	f005 fb2e 	bl	8008208 <siprintf>
		debug_print_msg();
 8002bac:	f7ff fc7a 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<8;i++){
 8002bb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bb8:	2b07      	cmp	r3, #7
 8002bba:	dded      	ble.n	8002b98 <print_KISS+0x7c>
	}
	sprintf(uartData, "\n");
 8002bbc:	4a89      	ldr	r2, [pc, #548]	; (8002de4 <print_KISS+0x2c8>)
 8002bbe:	4b8d      	ldr	r3, [pc, #564]	; (8002df4 <print_KISS+0x2d8>)
 8002bc0:	881b      	ldrh	r3, [r3, #0]
 8002bc2:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002bc4:	f7ff fc6e 	bl	80024a4 <debug_print_msg>

	curr_mem = (local_packet->address) + address_len - 1;
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002bce:	3310      	adds	r3, #16
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	336f      	adds	r3, #111	; 0x6f
 8002bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0;i<address_len/8;i++){
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8002bda:	e029      	b.n	8002c30 <print_KISS+0x114>
		sprintf(uartData, "Address Field %d =",i+1);
 8002bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bde:	3301      	adds	r3, #1
 8002be0:	461a      	mov	r2, r3
 8002be2:	4985      	ldr	r1, [pc, #532]	; (8002df8 <print_KISS+0x2dc>)
 8002be4:	487f      	ldr	r0, [pc, #508]	; (8002de4 <print_KISS+0x2c8>)
 8002be6:	f005 fb0f 	bl	8008208 <siprintf>
		debug_print_msg();
 8002bea:	f7ff fc5b 	bl	80024a4 <debug_print_msg>

		for(int j = 0;j<8;j++){
 8002bee:	2300      	movs	r3, #0
 8002bf0:	623b      	str	r3, [r7, #32]
 8002bf2:	e00e      	b.n	8002c12 <print_KISS+0xf6>
			sprintf(uartData, " %d ",*(curr_mem-j));
 8002bf4:	6a3b      	ldr	r3, [r7, #32]
 8002bf6:	425b      	negs	r3, r3
 8002bf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002bfa:	4413      	add	r3, r2
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	497b      	ldr	r1, [pc, #492]	; (8002df0 <print_KISS+0x2d4>)
 8002c02:	4878      	ldr	r0, [pc, #480]	; (8002de4 <print_KISS+0x2c8>)
 8002c04:	f005 fb00 	bl	8008208 <siprintf>
			debug_print_msg();
 8002c08:	f7ff fc4c 	bl	80024a4 <debug_print_msg>
		for(int j = 0;j<8;j++){
 8002c0c:	6a3b      	ldr	r3, [r7, #32]
 8002c0e:	3301      	adds	r3, #1
 8002c10:	623b      	str	r3, [r7, #32]
 8002c12:	6a3b      	ldr	r3, [r7, #32]
 8002c14:	2b07      	cmp	r3, #7
 8002c16:	dded      	ble.n	8002bf4 <print_KISS+0xd8>
		}
		curr_mem -= 8;
 8002c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c1a:	3b08      	subs	r3, #8
 8002c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
		sprintf(uartData, "\n");
 8002c1e:	4a71      	ldr	r2, [pc, #452]	; (8002de4 <print_KISS+0x2c8>)
 8002c20:	4b74      	ldr	r3, [pc, #464]	; (8002df4 <print_KISS+0x2d8>)
 8002c22:	881b      	ldrh	r3, [r3, #0]
 8002c24:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8002c26:	f7ff fc3d 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<address_len/8;i++){
 8002c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	2b0d      	cmp	r3, #13
 8002c34:	ddd2      	ble.n	8002bdc <print_KISS+0xc0>
	}

	//Print Control Field
	curr_mem = (local_packet->control);//Subtract 8 to start at the flag start
 8002c36:	68bb      	ldr	r3, [r7, #8]
 8002c38:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002c3c:	3314      	adds	r3, #20
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "Control Field   =");
 8002c42:	4a68      	ldr	r2, [pc, #416]	; (8002de4 <print_KISS+0x2c8>)
 8002c44:	4b6d      	ldr	r3, [pc, #436]	; (8002dfc <print_KISS+0x2e0>)
 8002c46:	4615      	mov	r5, r2
 8002c48:	461c      	mov	r4, r3
 8002c4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c4c:	6028      	str	r0, [r5, #0]
 8002c4e:	6069      	str	r1, [r5, #4]
 8002c50:	60aa      	str	r2, [r5, #8]
 8002c52:	60eb      	str	r3, [r5, #12]
 8002c54:	8823      	ldrh	r3, [r4, #0]
 8002c56:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 8002c58:	f7ff fc24 	bl	80024a4 <debug_print_msg>

	for(int i = 0;i<8;i++){
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	61fb      	str	r3, [r7, #28]
 8002c60:	e00f      	b.n	8002c82 <print_KISS+0x166>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	f1c3 0307 	rsb	r3, r3, #7
 8002c68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c6a:	4413      	add	r3, r2
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	461a      	mov	r2, r3
 8002c70:	495f      	ldr	r1, [pc, #380]	; (8002df0 <print_KISS+0x2d4>)
 8002c72:	485c      	ldr	r0, [pc, #368]	; (8002de4 <print_KISS+0x2c8>)
 8002c74:	f005 fac8 	bl	8008208 <siprintf>
		debug_print_msg();
 8002c78:	f7ff fc14 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<8;i++){
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	3301      	adds	r3, #1
 8002c80:	61fb      	str	r3, [r7, #28]
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	2b07      	cmp	r3, #7
 8002c86:	ddec      	ble.n	8002c62 <print_KISS+0x146>
	}
	sprintf(uartData, "\n");
 8002c88:	4a56      	ldr	r2, [pc, #344]	; (8002de4 <print_KISS+0x2c8>)
 8002c8a:	4b5a      	ldr	r3, [pc, #360]	; (8002df4 <print_KISS+0x2d8>)
 8002c8c:	881b      	ldrh	r3, [r3, #0]
 8002c8e:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002c90:	f7ff fc08 	bl	80024a4 <debug_print_msg>

	//PID
	curr_mem = (local_packet->PID);//Subtract 8 to start at the flag start
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002c9a:	3318      	adds	r3, #24
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "PID Field       =");
 8002ca0:	4a50      	ldr	r2, [pc, #320]	; (8002de4 <print_KISS+0x2c8>)
 8002ca2:	4b57      	ldr	r3, [pc, #348]	; (8002e00 <print_KISS+0x2e4>)
 8002ca4:	4615      	mov	r5, r2
 8002ca6:	461c      	mov	r4, r3
 8002ca8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002caa:	6028      	str	r0, [r5, #0]
 8002cac:	6069      	str	r1, [r5, #4]
 8002cae:	60aa      	str	r2, [r5, #8]
 8002cb0:	60eb      	str	r3, [r5, #12]
 8002cb2:	8823      	ldrh	r3, [r4, #0]
 8002cb4:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 8002cb6:	f7ff fbf5 	bl	80024a4 <debug_print_msg>

	for(int i = 0;i<8;i++){
 8002cba:	2300      	movs	r3, #0
 8002cbc:	61bb      	str	r3, [r7, #24]
 8002cbe:	e00f      	b.n	8002ce0 <print_KISS+0x1c4>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	f1c3 0307 	rsb	r3, r3, #7
 8002cc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cc8:	4413      	add	r3, r2
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	461a      	mov	r2, r3
 8002cce:	4948      	ldr	r1, [pc, #288]	; (8002df0 <print_KISS+0x2d4>)
 8002cd0:	4844      	ldr	r0, [pc, #272]	; (8002de4 <print_KISS+0x2c8>)
 8002cd2:	f005 fa99 	bl	8008208 <siprintf>
		debug_print_msg();
 8002cd6:	f7ff fbe5 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<8;i++){
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	3301      	adds	r3, #1
 8002cde:	61bb      	str	r3, [r7, #24]
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	2b07      	cmp	r3, #7
 8002ce4:	ddec      	ble.n	8002cc0 <print_KISS+0x1a4>
	}
	sprintf(uartData, "\n");
 8002ce6:	4a3f      	ldr	r2, [pc, #252]	; (8002de4 <print_KISS+0x2c8>)
 8002ce8:	4b42      	ldr	r3, [pc, #264]	; (8002df4 <print_KISS+0x2d8>)
 8002cea:	881b      	ldrh	r3, [r3, #0]
 8002cec:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002cee:	f7ff fbd9 	bl	80024a4 <debug_print_msg>

	//Print Info Field
	curr_mem = (local_packet->Info) + local_packet->Info_Len - 1;
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8002cf8:	331c      	adds	r3, #28
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	68bb      	ldr	r3, [r7, #8]
 8002cfe:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	3b01      	subs	r3, #1
 8002d06:	4413      	add	r3, r2
 8002d08:	62fb      	str	r3, [r7, #44]	; 0x2c
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	617b      	str	r3, [r7, #20]
 8002d0e:	e029      	b.n	8002d64 <print_KISS+0x248>
		sprintf(uartData, "Info Field %d    =",i+1)	;
 8002d10:	697b      	ldr	r3, [r7, #20]
 8002d12:	3301      	adds	r3, #1
 8002d14:	461a      	mov	r2, r3
 8002d16:	493b      	ldr	r1, [pc, #236]	; (8002e04 <print_KISS+0x2e8>)
 8002d18:	4832      	ldr	r0, [pc, #200]	; (8002de4 <print_KISS+0x2c8>)
 8002d1a:	f005 fa75 	bl	8008208 <siprintf>
		debug_print_msg();
 8002d1e:	f7ff fbc1 	bl	80024a4 <debug_print_msg>

		for(int j = 0;j<8;j++){
 8002d22:	2300      	movs	r3, #0
 8002d24:	613b      	str	r3, [r7, #16]
 8002d26:	e00e      	b.n	8002d46 <print_KISS+0x22a>
			sprintf(uartData, " %d ",*(curr_mem-j));
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	425b      	negs	r3, r3
 8002d2c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d2e:	4413      	add	r3, r2
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	461a      	mov	r2, r3
 8002d34:	492e      	ldr	r1, [pc, #184]	; (8002df0 <print_KISS+0x2d4>)
 8002d36:	482b      	ldr	r0, [pc, #172]	; (8002de4 <print_KISS+0x2c8>)
 8002d38:	f005 fa66 	bl	8008208 <siprintf>
			debug_print_msg();
 8002d3c:	f7ff fbb2 	bl	80024a4 <debug_print_msg>
		for(int j = 0;j<8;j++){
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	3301      	adds	r3, #1
 8002d44:	613b      	str	r3, [r7, #16]
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	2b07      	cmp	r3, #7
 8002d4a:	dded      	ble.n	8002d28 <print_KISS+0x20c>
		}
		curr_mem -= 8;
 8002d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d4e:	3b08      	subs	r3, #8
 8002d50:	62fb      	str	r3, [r7, #44]	; 0x2c
		sprintf(uartData, "\n");
 8002d52:	4a24      	ldr	r2, [pc, #144]	; (8002de4 <print_KISS+0x2c8>)
 8002d54:	4b27      	ldr	r3, [pc, #156]	; (8002df4 <print_KISS+0x2d8>)
 8002d56:	881b      	ldrh	r3, [r3, #0]
 8002d58:	8013      	strh	r3, [r2, #0]
		debug_print_msg();
 8002d5a:	f7ff fba3 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<(local_packet->Info_Len/8);i++){
 8002d5e:	697b      	ldr	r3, [r7, #20]
 8002d60:	3301      	adds	r3, #1
 8002d62:	617b      	str	r3, [r7, #20]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	da00      	bge.n	8002d72 <print_KISS+0x256>
 8002d70:	3307      	adds	r3, #7
 8002d72:	10db      	asrs	r3, r3, #3
 8002d74:	461a      	mov	r2, r3
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	dbc9      	blt.n	8002d10 <print_KISS+0x1f4>
	}

	//Print Stop Flag
	curr_mem = local_packet->KISS_PACKET;
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	f603 235f 	addw	r3, r3, #2655	; 0xa5f
 8002d82:	62fb      	str	r3, [r7, #44]	; 0x2c
	sprintf(uartData, "Stop flag       =");
 8002d84:	4a17      	ldr	r2, [pc, #92]	; (8002de4 <print_KISS+0x2c8>)
 8002d86:	4b20      	ldr	r3, [pc, #128]	; (8002e08 <print_KISS+0x2ec>)
 8002d88:	4615      	mov	r5, r2
 8002d8a:	461c      	mov	r4, r3
 8002d8c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d8e:	6028      	str	r0, [r5, #0]
 8002d90:	6069      	str	r1, [r5, #4]
 8002d92:	60aa      	str	r2, [r5, #8]
 8002d94:	60eb      	str	r3, [r5, #12]
 8002d96:	8823      	ldrh	r3, [r4, #0]
 8002d98:	822b      	strh	r3, [r5, #16]
	debug_print_msg();
 8002d9a:	f7ff fb83 	bl	80024a4 <debug_print_msg>

	for(int i = 0;i<8;i++){
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60fb      	str	r3, [r7, #12]
 8002da2:	e00f      	b.n	8002dc4 <print_KISS+0x2a8>
		sprintf(uartData, " %d ",*(curr_mem+8-i-1));
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f1c3 0307 	rsb	r3, r3, #7
 8002daa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dac:	4413      	add	r3, r2
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	490f      	ldr	r1, [pc, #60]	; (8002df0 <print_KISS+0x2d4>)
 8002db4:	480b      	ldr	r0, [pc, #44]	; (8002de4 <print_KISS+0x2c8>)
 8002db6:	f005 fa27 	bl	8008208 <siprintf>
		debug_print_msg();
 8002dba:	f7ff fb73 	bl	80024a4 <debug_print_msg>
	for(int i = 0;i<8;i++){
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2b07      	cmp	r3, #7
 8002dc8:	ddec      	ble.n	8002da4 <print_KISS+0x288>
	}
	sprintf(uartData, "\n");
 8002dca:	4a06      	ldr	r2, [pc, #24]	; (8002de4 <print_KISS+0x2c8>)
 8002dcc:	4b09      	ldr	r3, [pc, #36]	; (8002df4 <print_KISS+0x2d8>)
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 8002dd2:	f7ff fb67 	bl	80024a4 <debug_print_msg>

}
 8002dd6:	bf00      	nop
 8002dd8:	3734      	adds	r7, #52	; 0x34
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dde:	bf00      	nop
 8002de0:	20000a48 	.word	0x20000a48
 8002de4:	2000264c 	.word	0x2000264c
 8002de8:	08009f38 	.word	0x08009f38
 8002dec:	08009f70 	.word	0x08009f70
 8002df0:	08009e6c 	.word	0x08009e6c
 8002df4:	08009e74 	.word	0x08009e74
 8002df8:	08009e58 	.word	0x08009e58
 8002dfc:	08009e78 	.word	0x08009e78
 8002e00:	08009e8c 	.word	0x08009e8c
 8002e04:	08009ea0 	.word	0x08009ea0
 8002e08:	08009f84 	.word	0x08009f84

08002e0c <Tim2_OC_Callback>:
int byteArray[8];
bool got_flag_start = false;
bool got_flag_end = false;

//Timer 2 Output Compare Callback
void Tim2_OC_Callback(){
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
	static int save_cnt;
	static int flag_cnt;
	bool isFlag = false;
 8002e12:	2300      	movs	r3, #0
 8002e14:	75fb      	strb	r3, [r7, #23]

	freq_pin_state_last = hold_state;
 8002e16:	4b80      	ldr	r3, [pc, #512]	; (8003018 <Tim2_OC_Callback+0x20c>)
 8002e18:	781a      	ldrb	r2, [r3, #0]
 8002e1a:	4b80      	ldr	r3, [pc, #512]	; (800301c <Tim2_OC_Callback+0x210>)
 8002e1c:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(GPIOA,D1_Pin,clk_sync);
 8002e1e:	4b80      	ldr	r3, [pc, #512]	; (8003020 <Tim2_OC_Callback+0x214>)
 8002e20:	781b      	ldrb	r3, [r3, #0]
 8002e22:	461a      	mov	r2, r3
 8002e24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002e28:	487e      	ldr	r0, [pc, #504]	; (8003024 <Tim2_OC_Callback+0x218>)
 8002e2a:	f002 f9ed 	bl	8005208 <HAL_GPIO_WritePin>

	//Check if this is valid data
	if(clk_sync){
 8002e2e:	4b7c      	ldr	r3, [pc, #496]	; (8003020 <Tim2_OC_Callback+0x214>)
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f000 80d1 	beq.w	8002fda <Tim2_OC_Callback+0x1ce>
		NRZI = (freq_pin_state_curr==freq_pin_state_last) ? 1 : 0;
 8002e38:	4b7b      	ldr	r3, [pc, #492]	; (8003028 <Tim2_OC_Callback+0x21c>)
 8002e3a:	781a      	ldrb	r2, [r3, #0]
 8002e3c:	4b77      	ldr	r3, [pc, #476]	; (800301c <Tim2_OC_Callback+0x210>)
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	429a      	cmp	r2, r3
 8002e42:	bf0c      	ite	eq
 8002e44:	2301      	moveq	r3, #1
 8002e46:	2300      	movne	r3, #0
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	4b78      	ldr	r3, [pc, #480]	; (800302c <Tim2_OC_Callback+0x220>)
 8002e4c:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_WritePin(GPIOA,D0_Pin,NRZI);
 8002e4e:	4b77      	ldr	r3, [pc, #476]	; (800302c <Tim2_OC_Callback+0x220>)
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	461a      	mov	r2, r3
 8002e54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002e58:	4872      	ldr	r0, [pc, #456]	; (8003024 <Tim2_OC_Callback+0x218>)
 8002e5a:	f002 f9d5 	bl	8005208 <HAL_GPIO_WritePin>

		//Shift byte array for next comparison
//		memmove(&byteArray[1],&byteArray[0],7*sizeof(int));
		for(int i = 7;i>0;i--){
 8002e5e:	2307      	movs	r3, #7
 8002e60:	613b      	str	r3, [r7, #16]
 8002e62:	e00b      	b.n	8002e7c <Tim2_OC_Callback+0x70>
			byteArray[i] = byteArray[i-1];
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	3b01      	subs	r3, #1
 8002e68:	4a71      	ldr	r2, [pc, #452]	; (8003030 <Tim2_OC_Callback+0x224>)
 8002e6a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002e6e:	4970      	ldr	r1, [pc, #448]	; (8003030 <Tim2_OC_Callback+0x224>)
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 7;i>0;i--){
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	613b      	str	r3, [r7, #16]
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	dcf0      	bgt.n	8002e64 <Tim2_OC_Callback+0x58>
		}

		byteArray[0] = NRZI;
 8002e82:	4b6a      	ldr	r3, [pc, #424]	; (800302c <Tim2_OC_Callback+0x220>)
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	461a      	mov	r2, r3
 8002e88:	4b69      	ldr	r3, [pc, #420]	; (8003030 <Tim2_OC_Callback+0x224>)
 8002e8a:	601a      	str	r2, [r3, #0]
		//11111100
		//01111110


		//Check if this is the flag
		for (int i = 0; i < 8; i++) {
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	60fb      	str	r3, [r7, #12]
 8002e90:	e014      	b.n	8002ebc <Tim2_OC_Callback+0xb0>
			if(byteArray[i] != AX25TBYTE[i]){
 8002e92:	4a67      	ldr	r2, [pc, #412]	; (8003030 <Tim2_OC_Callback+0x224>)
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e9a:	4966      	ldr	r1, [pc, #408]	; (8003034 <Tim2_OC_Callback+0x228>)
 8002e9c:	68fa      	ldr	r2, [r7, #12]
 8002e9e:	440a      	add	r2, r1
 8002ea0:	7812      	ldrb	r2, [r2, #0]
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d002      	beq.n	8002eac <Tim2_OC_Callback+0xa0>
				isFlag = false;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	75fb      	strb	r3, [r7, #23]
				break;
 8002eaa:	e00a      	b.n	8002ec2 <Tim2_OC_Callback+0xb6>
			}
			//Got to end of byte array
			if(i==7){
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	2b07      	cmp	r3, #7
 8002eb0:	d101      	bne.n	8002eb6 <Tim2_OC_Callback+0xaa>
				isFlag = true;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	75fb      	strb	r3, [r7, #23]
		for (int i = 0; i < 8; i++) {
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	3301      	adds	r3, #1
 8002eba:	60fb      	str	r3, [r7, #12]
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2b07      	cmp	r3, #7
 8002ec0:	dde7      	ble.n	8002e92 <Tim2_OC_Callback+0x86>
			}
		}
		//If this is not a flag, copy the values into the buffer pointer
		if(isFlag){
 8002ec2:	7dfb      	ldrb	r3, [r7, #23]
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d023      	beq.n	8002f10 <Tim2_OC_Callback+0x104>
			flag_cnt++;
 8002ec8:	4b5b      	ldr	r3, [pc, #364]	; (8003038 <Tim2_OC_Callback+0x22c>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	4a5a      	ldr	r2, [pc, #360]	; (8003038 <Tim2_OC_Callback+0x22c>)
 8002ed0:	6013      	str	r3, [r2, #0]

			//If we have a start flag, this is an end flag
			if(got_flag_start){
 8002ed2:	4b5a      	ldr	r3, [pc, #360]	; (800303c <Tim2_OC_Callback+0x230>)
 8002ed4:	781b      	ldrb	r3, [r3, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d006      	beq.n	8002ee8 <Tim2_OC_Callback+0xdc>
				got_flag_start = false;
 8002eda:	4b58      	ldr	r3, [pc, #352]	; (800303c <Tim2_OC_Callback+0x230>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	701a      	strb	r2, [r3, #0]
				got_flag_end = true;
 8002ee0:	4b57      	ldr	r3, [pc, #348]	; (8003040 <Tim2_OC_Callback+0x234>)
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	701a      	strb	r2, [r3, #0]
 8002ee6:	e010      	b.n	8002f0a <Tim2_OC_Callback+0xfe>
			}

			//Not sure how many appending flags????????
			else if(flag_cnt>=FLAG_END_COUNT){
 8002ee8:	4b53      	ldr	r3, [pc, #332]	; (8003038 <Tim2_OC_Callback+0x22c>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	dd0c      	ble.n	8002f0a <Tim2_OC_Callback+0xfe>
				//If no start flag has occurred
				if(!got_flag_start){
 8002ef0:	4b52      	ldr	r3, [pc, #328]	; (800303c <Tim2_OC_Callback+0x230>)
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	f083 0301 	eor.w	r3, r3, #1
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d002      	beq.n	8002f04 <Tim2_OC_Callback+0xf8>
					got_flag_start = true;
 8002efe:	4b4f      	ldr	r3, [pc, #316]	; (800303c <Tim2_OC_Callback+0x230>)
 8002f00:	2201      	movs	r2, #1
 8002f02:	701a      	strb	r2, [r3, #0]
				}

				//Reset flag count
				flag_cnt = 0;
 8002f04:	4b4c      	ldr	r3, [pc, #304]	; (8003038 <Tim2_OC_Callback+0x22c>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
			}

			//Reset flag var
			isFlag = false;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	75fb      	strb	r3, [r7, #23]
 8002f0e:	e011      	b.n	8002f34 <Tim2_OC_Callback+0x128>
		}

		else if(got_flag_start){
 8002f10:	4b4a      	ldr	r3, [pc, #296]	; (800303c <Tim2_OC_Callback+0x230>)
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00d      	beq.n	8002f34 <Tim2_OC_Callback+0x128>
			HAL_GPIO_TogglePin(GPIOB,D2_Pin);
 8002f18:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f1c:	4849      	ldr	r0, [pc, #292]	; (8003044 <Tim2_OC_Callback+0x238>)
 8002f1e:	f002 f98c 	bl	800523a <HAL_GPIO_TogglePin>
			//Load the processed bit into the buffer
			save_cnt = loadBitBuffer(NRZI)+1;
 8002f22:	4b42      	ldr	r3, [pc, #264]	; (800302c <Tim2_OC_Callback+0x220>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff f9b8 	bl	800229c <loadBitBuffer>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	3301      	adds	r3, #1
 8002f30:	4a45      	ldr	r2, [pc, #276]	; (8003048 <Tim2_OC_Callback+0x23c>)
 8002f32:	6013      	str	r3, [r2, #0]
		}

		//Found ending flag, now need to process bit buffer
		if(got_flag_end){
 8002f34:	4b42      	ldr	r3, [pc, #264]	; (8003040 <Tim2_OC_Callback+0x234>)
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d041      	beq.n	8002fc0 <Tim2_OC_Callback+0x1b4>
			got_flag_end = false;
 8002f3c:	4b40      	ldr	r3, [pc, #256]	; (8003040 <Tim2_OC_Callback+0x234>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOB,D3_Pin);
 8002f42:	2110      	movs	r1, #16
 8002f44:	483f      	ldr	r0, [pc, #252]	; (8003044 <Tim2_OC_Callback+0x238>)
 8002f46:	f002 f978 	bl	800523a <HAL_GPIO_TogglePin>

			//Disable Interrupts for data processing
			HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	483f      	ldr	r0, [pc, #252]	; (800304c <Tim2_OC_Callback+0x240>)
 8002f4e:	f002 fffb 	bl	8005f48 <HAL_TIM_OC_Stop_IT>
			HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_1);
 8002f52:	2100      	movs	r1, #0
 8002f54:	483e      	ldr	r0, [pc, #248]	; (8003050 <Tim2_OC_Callback+0x244>)
 8002f56:	f003 f92f 	bl	80061b8 <HAL_TIM_IC_Stop_IT>
			HAL_UART_AbortReceive(&huart2);
 8002f5a:	483e      	ldr	r0, [pc, #248]	; (8003054 <Tim2_OC_Callback+0x248>)
 8002f5c:	f004 fab5 	bl	80074ca <HAL_UART_AbortReceive>

			//Buffer will be filled with ending flags, dont want this in ax.25 buffer
			save_cnt -= FLAG_SIZE;
 8002f60:	4b39      	ldr	r3, [pc, #228]	; (8003048 <Tim2_OC_Callback+0x23c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	3b08      	subs	r3, #8
 8002f66:	4a38      	ldr	r2, [pc, #224]	; (8003048 <Tim2_OC_Callback+0x23c>)
 8002f68:	6013      	str	r3, [r2, #0]
			rxBit_count = save_cnt;
 8002f6a:	4b37      	ldr	r3, [pc, #220]	; (8003048 <Tim2_OC_Callback+0x23c>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a3a      	ldr	r2, [pc, #232]	; (8003058 <Tim2_OC_Callback+0x24c>)
 8002f70:	6013      	str	r3, [r2, #0]

			//Move data into AX.25 buffer
			memcpy(global_packet.AX25_PACKET,bitBuffer,save_cnt);
 8002f72:	4b35      	ldr	r3, [pc, #212]	; (8003048 <Tim2_OC_Callback+0x23c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	461a      	mov	r2, r3
 8002f78:	4938      	ldr	r1, [pc, #224]	; (800305c <Tim2_OC_Callback+0x250>)
 8002f7a:	4839      	ldr	r0, [pc, #228]	; (8003060 <Tim2_OC_Callback+0x254>)
 8002f7c:	f005 f918 	bl	80081b0 <memcpy>

			//Remove bit stuffed zeros
			remove_bit_stuffing();
 8002f80:	f7fe fa98 	bl	80014b4 <remove_bit_stuffing>

			//Use final value of received bits
			global_packet.byte_cnt = rxBit_count/8;
 8002f84:	4b34      	ldr	r3, [pc, #208]	; (8003058 <Tim2_OC_Callback+0x24c>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	da00      	bge.n	8002f8e <Tim2_OC_Callback+0x182>
 8002f8c:	3307      	adds	r3, #7
 8002f8e:	10db      	asrs	r3, r3, #3
 8002f90:	461a      	mov	r2, r3
 8002f92:	4b33      	ldr	r3, [pc, #204]	; (8003060 <Tim2_OC_Callback+0x254>)
 8002f94:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8002f98:	330c      	adds	r3, #12
 8002f9a:	601a      	str	r2, [r3, #0]

			//Receive data
			receiving_AX25();
 8002f9c:	f7fe fa4a 	bl	8001434 <receiving_AX25>

			save_cnt = 0;
 8002fa0:	4b29      	ldr	r3, [pc, #164]	; (8003048 <Tim2_OC_Callback+0x23c>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]

			//Enable Interrupts since data processing is complete
			HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	4828      	ldr	r0, [pc, #160]	; (800304c <Tim2_OC_Callback+0x240>)
 8002faa:	f002 ff49 	bl	8005e40 <HAL_TIM_OC_Start_IT>
			HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8002fae:	2100      	movs	r1, #0
 8002fb0:	4827      	ldr	r0, [pc, #156]	; (8003050 <Tim2_OC_Callback+0x244>)
 8002fb2:	f003 f899 	bl	80060e8 <HAL_TIM_IC_Start_IT>
			HAL_UART_Receive_IT(&huart2, &(UART_packet.input), UART_RX_IT_CNT);
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	492a      	ldr	r1, [pc, #168]	; (8003064 <Tim2_OC_Callback+0x258>)
 8002fba:	4826      	ldr	r0, [pc, #152]	; (8003054 <Tim2_OC_Callback+0x248>)
 8002fbc:	f004 fa30 	bl	8007420 <HAL_UART_Receive_IT>
		}

		//Prepare OC for next sample
		uint32_t this_capture = __HAL_TIM_GET_COMPARE(&htim2, TIM_CHANNEL_1);
 8002fc0:	4b22      	ldr	r3, [pc, #136]	; (800304c <Tim2_OC_Callback+0x240>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002fc6:	60bb      	str	r3, [r7, #8]
		uint32_t next_sampl = this_capture + bit_sample_period;
 8002fc8:	68bb      	ldr	r3, [r7, #8]
 8002fca:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8002fce:	3335      	adds	r3, #53	; 0x35
 8002fd0:	607b      	str	r3, [r7, #4]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,next_sampl); // if we have not received a transition to the input capture module, we want to refresh the output compare module with the last known bit period
 8002fd2:	4b1e      	ldr	r3, [pc, #120]	; (800304c <Tim2_OC_Callback+0x240>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	635a      	str	r2, [r3, #52]	; 0x34
	}

	//Inc number of bits since last clock sync
	captured_bits_count++;
 8002fda:	4b23      	ldr	r3, [pc, #140]	; (8003068 <Tim2_OC_Callback+0x25c>)
 8002fdc:	781b      	ldrb	r3, [r3, #0]
 8002fde:	3301      	adds	r3, #1
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	4b21      	ldr	r3, [pc, #132]	; (8003068 <Tim2_OC_Callback+0x25c>)
 8002fe4:	701a      	strb	r2, [r3, #0]
	if(captured_bits_count >= samp_per_bit * no_clk_max_cnt){
 8002fe6:	4b20      	ldr	r3, [pc, #128]	; (8003068 <Tim2_OC_Callback+0x25c>)
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	2b3f      	cmp	r3, #63	; 0x3f
 8002fec:	d90b      	bls.n	8003006 <Tim2_OC_Callback+0x1fa>
		clk_sync = false;	//Clock is no longer sync
 8002fee:	4b0c      	ldr	r3, [pc, #48]	; (8003020 <Tim2_OC_Callback+0x214>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	701a      	strb	r2, [r3, #0]
		got_flag_start = false;
 8002ff4:	4b11      	ldr	r3, [pc, #68]	; (800303c <Tim2_OC_Callback+0x230>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	701a      	strb	r2, [r3, #0]
		got_flag_end = false;
 8002ffa:	4b11      	ldr	r3, [pc, #68]	; (8003040 <Tim2_OC_Callback+0x234>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	701a      	strb	r2, [r3, #0]
		flag_cnt = 0;
 8003000:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <Tim2_OC_Callback+0x22c>)
 8003002:	2200      	movs	r2, #0
 8003004:	601a      	str	r2, [r3, #0]
	}
	hold_state = freq_pin_state_curr;
 8003006:	4b08      	ldr	r3, [pc, #32]	; (8003028 <Tim2_OC_Callback+0x21c>)
 8003008:	781a      	ldrb	r2, [r3, #0]
 800300a:	4b03      	ldr	r3, [pc, #12]	; (8003018 <Tim2_OC_Callback+0x20c>)
 800300c:	701a      	strb	r2, [r3, #0]

	return;
 800300e:	bf00      	nop
}
 8003010:	3718      	adds	r7, #24
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	20003dec 	.word	0x20003dec
 800301c:	20000a23 	.word	0x20000a23
 8003020:	20000a13 	.word	0x20000a13
 8003024:	40020000 	.word	0x40020000
 8003028:	20000a22 	.word	0x20000a22
 800302c:	20003df4 	.word	0x20003df4
 8003030:	20003df8 	.word	0x20003df8
 8003034:	20000008 	.word	0x20000008
 8003038:	20000a2c 	.word	0x20000a2c
 800303c:	20000a24 	.word	0x20000a24
 8003040:	20000a25 	.word	0x20000a25
 8003044:	40020400 	.word	0x40020400
 8003048:	20000a30 	.word	0x20000a30
 800304c:	2000330c 	.word	0x2000330c
 8003050:	20003210 	.word	0x20003210
 8003054:	2000334c 	.word	0x2000334c
 8003058:	20000a04 	.word	0x20000a04
 800305c:	2000338c 	.word	0x2000338c
 8003060:	20000a48 	.word	0x20000a48
 8003064:	20001dc0 	.word	0x20001dc0
 8003068:	20000a12 	.word	0x20000a12

0800306c <Tim3_IT_Callback>:

int TI_count = 0;
void Tim3_IT_Callback() {
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
	TI_count++;
 8003070:	4b06      	ldr	r3, [pc, #24]	; (800308c <Tim3_IT_Callback+0x20>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	3301      	adds	r3, #1
 8003076:	4a05      	ldr	r2, [pc, #20]	; (800308c <Tim3_IT_Callback+0x20>)
 8003078:	6013      	str	r3, [r2, #0]
	midbit = false;
 800307a:	4b05      	ldr	r3, [pc, #20]	; (8003090 <Tim3_IT_Callback+0x24>)
 800307c:	2200      	movs	r2, #0
 800307e:	701a      	strb	r2, [r3, #0]
}
 8003080:	bf00      	nop
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	20000a28 	.word	0x20000a28
 8003090:	20000a08 	.word	0x20000a08

08003094 <Tim5_IC_Callback>:
//Timer 5 Input Capture Callback
void Tim5_IC_Callback(){
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
	uint32_t this_capture = 0;		// simply stores either the rising or falling capture, based on which state we are in (avoids duplicate code)
 800309a:	2300      	movs	r3, #0
 800309c:	607b      	str	r3, [r7, #4]

	//Grap pin state for OC timer
	freq_pin_state_curr = signal_edge;
 800309e:	4b3e      	ldr	r3, [pc, #248]	; (8003198 <Tim5_IC_Callback+0x104>)
 80030a0:	781a      	ldrb	r2, [r3, #0]
 80030a2:	4b3e      	ldr	r3, [pc, #248]	; (800319c <Tim5_IC_Callback+0x108>)
 80030a4:	701a      	strb	r2, [r3, #0]

	//Rising Edge
	if (signal_edge)
 80030a6:	4b3c      	ldr	r3, [pc, #240]	; (8003198 <Tim5_IC_Callback+0x104>)
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d01f      	beq.n	80030ee <Tim5_IC_Callback+0x5a>
	{
		rising_capture = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1); //Time-stamp interrupt
 80030ae:	2100      	movs	r1, #0
 80030b0:	483b      	ldr	r0, [pc, #236]	; (80031a0 <Tim5_IC_Callback+0x10c>)
 80030b2:	f003 fbad 	bl	8006810 <HAL_TIM_ReadCapturedValue>
 80030b6:	4602      	mov	r2, r0
 80030b8:	4b3a      	ldr	r3, [pc, #232]	; (80031a4 <Tim5_IC_Callback+0x110>)
 80030ba:	601a      	str	r2, [r3, #0]
		signal_edge = FALLING_EDGE;		// look for falling edge on next capture
 80030bc:	4b36      	ldr	r3, [pc, #216]	; (8003198 <Tim5_IC_Callback+0x104>)
 80030be:	2200      	movs	r2, #0
 80030c0:	701a      	strb	r2, [r3, #0]
		rise_captured = true;
 80030c2:	4b39      	ldr	r3, [pc, #228]	; (80031a8 <Tim5_IC_Callback+0x114>)
 80030c4:	2201      	movs	r2, #1
 80030c6:	701a      	strb	r2, [r3, #0]

		if (rise_captured && fall_captured)
 80030c8:	4b37      	ldr	r3, [pc, #220]	; (80031a8 <Tim5_IC_Callback+0x114>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d02d      	beq.n	800312c <Tim5_IC_Callback+0x98>
 80030d0:	4b36      	ldr	r3, [pc, #216]	; (80031ac <Tim5_IC_Callback+0x118>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d029      	beq.n	800312c <Tim5_IC_Callback+0x98>
		{
			capture_difference = rising_capture - falling_capture;		// calculate difference
 80030d8:	4b32      	ldr	r3, [pc, #200]	; (80031a4 <Tim5_IC_Callback+0x110>)
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	4b34      	ldr	r3, [pc, #208]	; (80031b0 <Tim5_IC_Callback+0x11c>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	4a34      	ldr	r2, [pc, #208]	; (80031b4 <Tim5_IC_Callback+0x120>)
 80030e4:	6013      	str	r3, [r2, #0]
			this_capture = rising_capture;		// set current sample to rising edge
 80030e6:	4b2f      	ldr	r3, [pc, #188]	; (80031a4 <Tim5_IC_Callback+0x110>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	607b      	str	r3, [r7, #4]
 80030ec:	e01e      	b.n	800312c <Tim5_IC_Callback+0x98>
	}

	//Falling edge
	else
	{
		falling_capture = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1);		//Time-stamp interrupt
 80030ee:	2100      	movs	r1, #0
 80030f0:	482b      	ldr	r0, [pc, #172]	; (80031a0 <Tim5_IC_Callback+0x10c>)
 80030f2:	f003 fb8d 	bl	8006810 <HAL_TIM_ReadCapturedValue>
 80030f6:	4602      	mov	r2, r0
 80030f8:	4b2d      	ldr	r3, [pc, #180]	; (80031b0 <Tim5_IC_Callback+0x11c>)
 80030fa:	601a      	str	r2, [r3, #0]
		fall_captured = true;
 80030fc:	4b2b      	ldr	r3, [pc, #172]	; (80031ac <Tim5_IC_Callback+0x118>)
 80030fe:	2201      	movs	r2, #1
 8003100:	701a      	strb	r2, [r3, #0]
		signal_edge = RISING_EDGE;		// look for rising edge on next capture
 8003102:	4b25      	ldr	r3, [pc, #148]	; (8003198 <Tim5_IC_Callback+0x104>)
 8003104:	2201      	movs	r2, #1
 8003106:	701a      	strb	r2, [r3, #0]

		if (rise_captured && fall_captured)
 8003108:	4b27      	ldr	r3, [pc, #156]	; (80031a8 <Tim5_IC_Callback+0x114>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d00d      	beq.n	800312c <Tim5_IC_Callback+0x98>
 8003110:	4b26      	ldr	r3, [pc, #152]	; (80031ac <Tim5_IC_Callback+0x118>)
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d009      	beq.n	800312c <Tim5_IC_Callback+0x98>
		{
			capture_difference = falling_capture - rising_capture;		// calculate difference
 8003118:	4b25      	ldr	r3, [pc, #148]	; (80031b0 <Tim5_IC_Callback+0x11c>)
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	4b21      	ldr	r3, [pc, #132]	; (80031a4 <Tim5_IC_Callback+0x110>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	1ad3      	subs	r3, r2, r3
 8003122:	4a24      	ldr	r2, [pc, #144]	; (80031b4 <Tim5_IC_Callback+0x120>)
 8003124:	6013      	str	r3, [r2, #0]
			this_capture = falling_capture;
 8003126:	4b22      	ldr	r3, [pc, #136]	; (80031b0 <Tim5_IC_Callback+0x11c>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	607b      	str	r3, [r7, #4]
		}
	}

	//Have now captured the transition period
	//Can use this to align sampling clock
	if (rise_captured && fall_captured)
 800312c:	4b1e      	ldr	r3, [pc, #120]	; (80031a8 <Tim5_IC_Callback+0x114>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d02d      	beq.n	8003190 <Tim5_IC_Callback+0xfc>
 8003134:	4b1d      	ldr	r3, [pc, #116]	; (80031ac <Tim5_IC_Callback+0x118>)
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d029      	beq.n	8003190 <Tim5_IC_Callback+0xfc>
	{
		//Check if the transition was a valid transition period to use
		if(SYMBOL_PERIOD-SYMBOL_MARGIN < capture_difference && capture_difference < SYMBOL_PERIOD+SYMBOL_MARGIN){
 800313c:	4b1d      	ldr	r3, [pc, #116]	; (80031b4 <Tim5_IC_Callback+0x120>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f247 5230 	movw	r2, #30000	; 0x7530
 8003144:	4293      	cmp	r3, r2
 8003146:	d923      	bls.n	8003190 <Tim5_IC_Callback+0xfc>
 8003148:	4b1a      	ldr	r3, [pc, #104]	; (80031b4 <Tim5_IC_Callback+0x120>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f648 7239 	movw	r2, #36665	; 0x8f39
 8003150:	4293      	cmp	r3, r2
 8003152:	d81d      	bhi.n	8003190 <Tim5_IC_Callback+0xfc>

			//Predict clock
			uint32_t next_sampl;

			//If clk was not sync, start sample one period later
			if(!clk_sync){
 8003154:	4b18      	ldr	r3, [pc, #96]	; (80031b8 <Tim5_IC_Callback+0x124>)
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	f083 0301 	eor.w	r3, r3, #1
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d007      	beq.n	8003172 <Tim5_IC_Callback+0xde>
				resetBitBuffer();
 8003162:	f7ff f8dd 	bl	8002320 <resetBitBuffer>
				next_sampl = this_capture + SYMBOL_PERIOD;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800316c:	3335      	adds	r3, #53	; 0x35
 800316e:	603b      	str	r3, [r7, #0]
 8003170:	e004      	b.n	800317c <Tim5_IC_Callback+0xe8>
			}
			//If clk was sync, sample at normal interval
			else {
				next_sampl = this_capture + bit_sample_period;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8003178:	3335      	adds	r3, #53	; 0x35
 800317a:	603b      	str	r3, [r7, #0]
			}
			//Prepare OC timer int
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, next_sampl);
 800317c:	4b0f      	ldr	r3, [pc, #60]	; (80031bc <Tim5_IC_Callback+0x128>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	683a      	ldr	r2, [r7, #0]
 8003182:	635a      	str	r2, [r3, #52]	; 0x34
			//Reset roll-over value
			captured_bits_count = 0;
 8003184:	4b0e      	ldr	r3, [pc, #56]	; (80031c0 <Tim5_IC_Callback+0x12c>)
 8003186:	2200      	movs	r2, #0
 8003188:	701a      	strb	r2, [r3, #0]

			//Have now synced with clock
			clk_sync = true;
 800318a:	4b0b      	ldr	r3, [pc, #44]	; (80031b8 <Tim5_IC_Callback+0x124>)
 800318c:	2201      	movs	r2, #1
 800318e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003190:	bf00      	nop
 8003192:	3708      	adds	r7, #8
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	20000011 	.word	0x20000011
 800319c:	20000a22 	.word	0x20000a22
 80031a0:	20003210 	.word	0x20003210
 80031a4:	20000a14 	.word	0x20000a14
 80031a8:	20000a20 	.word	0x20000a20
 80031ac:	20000a21 	.word	0x20000a21
 80031b0:	20000a18 	.word	0x20000a18
 80031b4:	20000a1c 	.word	0x20000a1c
 80031b8:	20000a13 	.word	0x20000a13
 80031bc:	2000330c 	.word	0x2000330c
 80031c0:	20000a12 	.word	0x20000a12

080031c4 <init_UART>:

void init_UART(){
 80031c4:	b580      	push	{r7, lr}
 80031c6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &(UART_packet.input), UART_RX_IT_CNT);
 80031c8:	2201      	movs	r2, #1
 80031ca:	4909      	ldr	r1, [pc, #36]	; (80031f0 <init_UART+0x2c>)
 80031cc:	4809      	ldr	r0, [pc, #36]	; (80031f4 <init_UART+0x30>)
 80031ce:	f004 f927 	bl	8007420 <HAL_UART_Receive_IT>
	UART_packet.flags = 0;
 80031d2:	4b09      	ldr	r3, [pc, #36]	; (80031f8 <init_UART+0x34>)
 80031d4:	2200      	movs	r2, #0
 80031d6:	609a      	str	r2, [r3, #8]
	UART_packet.got_packet = false;
 80031d8:	4b07      	ldr	r3, [pc, #28]	; (80031f8 <init_UART+0x34>)
 80031da:	2200      	movs	r2, #0
 80031dc:	735a      	strb	r2, [r3, #13]
	UART_packet.rx_cnt = 0;
 80031de:	4b06      	ldr	r3, [pc, #24]	; (80031f8 <init_UART+0x34>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]
	UART_packet.received_byte_cnt = 0;
 80031e4:	4b04      	ldr	r3, [pc, #16]	; (80031f8 <init_UART+0x34>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	605a      	str	r2, [r3, #4]
}
 80031ea:	bf00      	nop
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	20001dc0 	.word	0x20001dc0
 80031f4:	2000334c 	.word	0x2000334c
 80031f8:	20001db4 	.word	0x20001db4

080031fc <UART2_Exception_Callback>:
void UART2_Exception_Callback(){
 80031fc:	b580      	push	{r7, lr}
 80031fe:	af00      	add	r7, sp, #0
	UART_packet.got_packet = false;
 8003200:	4b1d      	ldr	r3, [pc, #116]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003202:	2200      	movs	r2, #0
 8003204:	735a      	strb	r2, [r3, #13]

	//Got a flag
	if(UART_packet.input==0xc0){
 8003206:	4b1c      	ldr	r3, [pc, #112]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003208:	7b1b      	ldrb	r3, [r3, #12]
 800320a:	2bc0      	cmp	r3, #192	; 0xc0
 800320c:	d104      	bne.n	8003218 <UART2_Exception_Callback+0x1c>
	  UART_packet.flags++;
 800320e:	4b1a      	ldr	r3, [pc, #104]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003210:	689b      	ldr	r3, [r3, #8]
 8003212:	3301      	adds	r3, #1
 8003214:	4a18      	ldr	r2, [pc, #96]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003216:	6093      	str	r3, [r2, #8]
	}

	//Put byte into HEX buffer
	*(UART_packet.HEX_KISS_PACKET+UART_packet.rx_cnt) = UART_packet.input;
 8003218:	4b17      	ldr	r3, [pc, #92]	; (8003278 <UART2_Exception_Callback+0x7c>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	4b17      	ldr	r3, [pc, #92]	; (800327c <UART2_Exception_Callback+0x80>)
 8003220:	4413      	add	r3, r2
 8003222:	4a15      	ldr	r2, [pc, #84]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003224:	7b12      	ldrb	r2, [r2, #12]
 8003226:	701a      	strb	r2, [r3, #0]
	UART_packet.rx_cnt++;
 8003228:	4b13      	ldr	r3, [pc, #76]	; (8003278 <UART2_Exception_Callback+0x7c>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	3301      	adds	r3, #1
 800322e:	4a12      	ldr	r2, [pc, #72]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003230:	6013      	str	r3, [r2, #0]

	//Got a complete packet over UART
	if(UART_packet.flags>=2){
 8003232:	4b11      	ldr	r3, [pc, #68]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	2b01      	cmp	r3, #1
 8003238:	dd16      	ble.n	8003268 <UART2_Exception_Callback+0x6c>

		//Get byte cnt
		UART_packet.received_byte_cnt = UART_packet.rx_cnt;
 800323a:	4b0f      	ldr	r3, [pc, #60]	; (8003278 <UART2_Exception_Callback+0x7c>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a0e      	ldr	r2, [pc, #56]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003240:	6053      	str	r3, [r2, #4]
		global_packet.byte_cnt = UART_packet.received_byte_cnt;
 8003242:	4b0d      	ldr	r3, [pc, #52]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	4b0e      	ldr	r3, [pc, #56]	; (8003280 <UART2_Exception_Callback+0x84>)
 8003248:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800324c:	330c      	adds	r3, #12
 800324e:	601a      	str	r2, [r3, #0]

		//Reset uart struct info
		UART_packet.flags = 0;
 8003250:	4b09      	ldr	r3, [pc, #36]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003252:	2200      	movs	r2, #0
 8003254:	609a      	str	r2, [r3, #8]
		UART_packet.rx_cnt=0;
 8003256:	4b08      	ldr	r3, [pc, #32]	; (8003278 <UART2_Exception_Callback+0x7c>)
 8003258:	2200      	movs	r2, #0
 800325a:	601a      	str	r2, [r3, #0]

		//Signal for main to process this packet
		UART_packet.got_packet = true;
 800325c:	4b06      	ldr	r3, [pc, #24]	; (8003278 <UART2_Exception_Callback+0x7c>)
 800325e:	2201      	movs	r2, #1
 8003260:	735a      	strb	r2, [r3, #13]
		changeMode = true;
 8003262:	4b08      	ldr	r3, [pc, #32]	; (8003284 <UART2_Exception_Callback+0x88>)
 8003264:	2201      	movs	r2, #1
 8003266:	701a      	strb	r2, [r3, #0]
	}
	HAL_UART_Receive_IT(&huart2, &(UART_packet.input), UART_RX_IT_CNT);//Reset interrupt
 8003268:	2201      	movs	r2, #1
 800326a:	4907      	ldr	r1, [pc, #28]	; (8003288 <UART2_Exception_Callback+0x8c>)
 800326c:	4807      	ldr	r0, [pc, #28]	; (800328c <UART2_Exception_Callback+0x90>)
 800326e:	f004 f8d7 	bl	8007420 <HAL_UART_Receive_IT>

	return;
 8003272:	bf00      	nop
}
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	20001db4 	.word	0x20001db4
 800327c:	20001dc2 	.word	0x20001dc2
 8003280:	20000a48 	.word	0x20000a48
 8003284:	20000a09 	.word	0x20000a09
 8003288:	20001dc0 	.word	0x20001dc0
 800328c:	2000334c 	.word	0x2000334c

08003290 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003294:	f000 fe6e 	bl	8003f74 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003298:	f000 f818 	bl	80032cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800329c:	f000 fa80 	bl	80037a0 <MX_GPIO_Init>
  MX_DMA_Init();
 80032a0:	f000 fa5e 	bl	8003760 <MX_DMA_Init>
  MX_DAC_Init();
 80032a4:	f000 f87e 	bl	80033a4 <MX_DAC_Init>
  MX_USART2_UART_Init();
 80032a8:	f000 fa28 	bl	80036fc <MX_USART2_UART_Init>
  MX_TIM5_Init();
 80032ac:	f000 f9b6 	bl	800361c <MX_TIM5_Init>
  MX_TIM2_Init();
 80032b0:	f000 f8a2 	bl	80033f8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80032b4:	f000 f916 	bl	80034e4 <MX_TIM3_Init>
  MX_TIM4_Init();
 80032b8:	f000 f962 	bl	8003580 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

	uart_gpio_init();
 80032bc:	f000 fb72 	bl	80039a4 <uart_gpio_init>
	initProgram(false);
 80032c0:	2000      	movs	r0, #0
 80032c2:	f7fe ff73 	bl	80021ac <initProgram>
		//Main Program
		/*
		 * Runs in main and mostly just waits to serve interrupts
		 *
		 */
		tx_rx();
 80032c6:	f7fd ff07 	bl	80010d8 <tx_rx>
 80032ca:	e7fc      	b.n	80032c6 <main+0x36>

080032cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b094      	sub	sp, #80	; 0x50
 80032d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80032d2:	f107 031c 	add.w	r3, r7, #28
 80032d6:	2234      	movs	r2, #52	; 0x34
 80032d8:	2100      	movs	r1, #0
 80032da:	4618      	mov	r0, r3
 80032dc:	f004 ff8c 	bl	80081f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80032e0:	f107 0308 	add.w	r3, r7, #8
 80032e4:	2200      	movs	r2, #0
 80032e6:	601a      	str	r2, [r3, #0]
 80032e8:	605a      	str	r2, [r3, #4]
 80032ea:	609a      	str	r2, [r3, #8]
 80032ec:	60da      	str	r2, [r3, #12]
 80032ee:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80032f0:	2300      	movs	r3, #0
 80032f2:	607b      	str	r3, [r7, #4]
 80032f4:	4b29      	ldr	r3, [pc, #164]	; (800339c <SystemClock_Config+0xd0>)
 80032f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f8:	4a28      	ldr	r2, [pc, #160]	; (800339c <SystemClock_Config+0xd0>)
 80032fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032fe:	6413      	str	r3, [r2, #64]	; 0x40
 8003300:	4b26      	ldr	r3, [pc, #152]	; (800339c <SystemClock_Config+0xd0>)
 8003302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003304:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003308:	607b      	str	r3, [r7, #4]
 800330a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800330c:	2300      	movs	r3, #0
 800330e:	603b      	str	r3, [r7, #0]
 8003310:	4b23      	ldr	r3, [pc, #140]	; (80033a0 <SystemClock_Config+0xd4>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003318:	4a21      	ldr	r2, [pc, #132]	; (80033a0 <SystemClock_Config+0xd4>)
 800331a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800331e:	6013      	str	r3, [r2, #0]
 8003320:	4b1f      	ldr	r3, [pc, #124]	; (80033a0 <SystemClock_Config+0xd4>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003328:	603b      	str	r3, [r7, #0]
 800332a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800332c:	2302      	movs	r3, #2
 800332e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003330:	2301      	movs	r3, #1
 8003332:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003334:	2310      	movs	r3, #16
 8003336:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003338:	2302      	movs	r3, #2
 800333a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800333c:	2300      	movs	r3, #0
 800333e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003340:	2308      	movs	r3, #8
 8003342:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8003344:	2350      	movs	r3, #80	; 0x50
 8003346:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003348:	2302      	movs	r3, #2
 800334a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800334c:	2302      	movs	r3, #2
 800334e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003350:	2302      	movs	r3, #2
 8003352:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003354:	f107 031c 	add.w	r3, r7, #28
 8003358:	4618      	mov	r0, r3
 800335a:	f002 fa67 	bl	800582c <HAL_RCC_OscConfig>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	d001      	beq.n	8003368 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003364:	f000 fb46 	bl	80039f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003368:	230f      	movs	r3, #15
 800336a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800336c:	2302      	movs	r3, #2
 800336e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003370:	2300      	movs	r3, #0
 8003372:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003374:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003378:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800337a:	2300      	movs	r3, #0
 800337c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800337e:	f107 0308 	add.w	r3, r7, #8
 8003382:	2102      	movs	r1, #2
 8003384:	4618      	mov	r0, r3
 8003386:	f001 ff97 	bl	80052b8 <HAL_RCC_ClockConfig>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003390:	f000 fb30 	bl	80039f4 <Error_Handler>
  }
}
 8003394:	bf00      	nop
 8003396:	3750      	adds	r7, #80	; 0x50
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	40023800 	.word	0x40023800
 80033a0:	40007000 	.word	0x40007000

080033a4 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b082      	sub	sp, #8
 80033a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80033aa:	463b      	mov	r3, r7
 80033ac:	2200      	movs	r2, #0
 80033ae:	601a      	str	r2, [r3, #0]
 80033b0:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80033b2:	4b0f      	ldr	r3, [pc, #60]	; (80033f0 <MX_DAC_Init+0x4c>)
 80033b4:	4a0f      	ldr	r2, [pc, #60]	; (80033f4 <MX_DAC_Init+0x50>)
 80033b6:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80033b8:	480d      	ldr	r0, [pc, #52]	; (80033f0 <MX_DAC_Init+0x4c>)
 80033ba:	f000 ff80 	bl	80042be <HAL_DAC_Init>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80033c4:	f000 fb16 	bl	80039f4 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T4_TRGO;
 80033c8:	232c      	movs	r3, #44	; 0x2c
 80033ca:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80033cc:	2300      	movs	r3, #0
 80033ce:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80033d0:	463b      	mov	r3, r7
 80033d2:	2200      	movs	r2, #0
 80033d4:	4619      	mov	r1, r3
 80033d6:	4806      	ldr	r0, [pc, #24]	; (80033f0 <MX_DAC_Init+0x4c>)
 80033d8:	f001 f8a1 	bl	800451e <HAL_DAC_ConfigChannel>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80033e2:	f000 fb07 	bl	80039f4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80033e6:	bf00      	nop
 80033e8:	3708      	adds	r7, #8
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	200032f8 	.word	0x200032f8
 80033f4:	40007400 	.word	0x40007400

080033f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b08e      	sub	sp, #56	; 0x38
 80033fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033fe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003402:	2200      	movs	r2, #0
 8003404:	601a      	str	r2, [r3, #0]
 8003406:	605a      	str	r2, [r3, #4]
 8003408:	609a      	str	r2, [r3, #8]
 800340a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800340c:	f107 0320 	add.w	r3, r7, #32
 8003410:	2200      	movs	r2, #0
 8003412:	601a      	str	r2, [r3, #0]
 8003414:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003416:	1d3b      	adds	r3, r7, #4
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	605a      	str	r2, [r3, #4]
 800341e:	609a      	str	r2, [r3, #8]
 8003420:	60da      	str	r2, [r3, #12]
 8003422:	611a      	str	r2, [r3, #16]
 8003424:	615a      	str	r2, [r3, #20]
 8003426:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003428:	4b2d      	ldr	r3, [pc, #180]	; (80034e0 <MX_TIM2_Init+0xe8>)
 800342a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800342e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 8003430:	4b2b      	ldr	r3, [pc, #172]	; (80034e0 <MX_TIM2_Init+0xe8>)
 8003432:	2201      	movs	r2, #1
 8003434:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003436:	4b2a      	ldr	r3, [pc, #168]	; (80034e0 <MX_TIM2_Init+0xe8>)
 8003438:	2200      	movs	r2, #0
 800343a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800343c:	4b28      	ldr	r3, [pc, #160]	; (80034e0 <MX_TIM2_Init+0xe8>)
 800343e:	f04f 32ff 	mov.w	r2, #4294967295
 8003442:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003444:	4b26      	ldr	r3, [pc, #152]	; (80034e0 <MX_TIM2_Init+0xe8>)
 8003446:	2200      	movs	r2, #0
 8003448:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800344a:	4b25      	ldr	r3, [pc, #148]	; (80034e0 <MX_TIM2_Init+0xe8>)
 800344c:	2280      	movs	r2, #128	; 0x80
 800344e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003450:	4823      	ldr	r0, [pc, #140]	; (80034e0 <MX_TIM2_Init+0xe8>)
 8003452:	f002 fc45 	bl	8005ce0 <HAL_TIM_Base_Init>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800345c:	f000 faca 	bl	80039f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003460:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003464:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003466:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800346a:	4619      	mov	r1, r3
 800346c:	481c      	ldr	r0, [pc, #112]	; (80034e0 <MX_TIM2_Init+0xe8>)
 800346e:	f003 f917 	bl	80066a0 <HAL_TIM_ConfigClockSource>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003478:	f000 fabc 	bl	80039f4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800347c:	4818      	ldr	r0, [pc, #96]	; (80034e0 <MX_TIM2_Init+0xe8>)
 800347e:	f002 fca9 	bl	8005dd4 <HAL_TIM_OC_Init>
 8003482:	4603      	mov	r3, r0
 8003484:	2b00      	cmp	r3, #0
 8003486:	d001      	beq.n	800348c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003488:	f000 fab4 	bl	80039f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800348c:	2300      	movs	r3, #0
 800348e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003490:	2300      	movs	r3, #0
 8003492:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003494:	f107 0320 	add.w	r3, r7, #32
 8003498:	4619      	mov	r1, r3
 800349a:	4811      	ldr	r0, [pc, #68]	; (80034e0 <MX_TIM2_Init+0xe8>)
 800349c:	f003 fe4a 	bl	8007134 <HAL_TIMEx_MasterConfigSynchronization>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d001      	beq.n	80034aa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80034a6:	f000 faa5 	bl	80039f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80034aa:	2300      	movs	r3, #0
 80034ac:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80034ae:	2300      	movs	r3, #0
 80034b0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034b2:	2300      	movs	r3, #0
 80034b4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034b6:	2300      	movs	r3, #0
 80034b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034ba:	1d3b      	adds	r3, r7, #4
 80034bc:	2200      	movs	r2, #0
 80034be:	4619      	mov	r1, r3
 80034c0:	4807      	ldr	r0, [pc, #28]	; (80034e0 <MX_TIM2_Init+0xe8>)
 80034c2:	f002 fff1 	bl	80064a8 <HAL_TIM_OC_ConfigChannel>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80034cc:	f000 fa92 	bl	80039f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80034d0:	4803      	ldr	r0, [pc, #12]	; (80034e0 <MX_TIM2_Init+0xe8>)
 80034d2:	f000 fbdf 	bl	8003c94 <HAL_TIM_MspPostInit>

}
 80034d6:	bf00      	nop
 80034d8:	3738      	adds	r7, #56	; 0x38
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	2000330c 	.word	0x2000330c

080034e4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034ea:	f107 0308 	add.w	r3, r7, #8
 80034ee:	2200      	movs	r2, #0
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	605a      	str	r2, [r3, #4]
 80034f4:	609a      	str	r2, [r3, #8]
 80034f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034f8:	463b      	mov	r3, r7
 80034fa:	2200      	movs	r2, #0
 80034fc:	601a      	str	r2, [r3, #0]
 80034fe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003500:	4b1d      	ldr	r3, [pc, #116]	; (8003578 <MX_TIM3_Init+0x94>)
 8003502:	4a1e      	ldr	r2, [pc, #120]	; (800357c <MX_TIM3_Init+0x98>)
 8003504:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 8003506:	4b1c      	ldr	r3, [pc, #112]	; (8003578 <MX_TIM3_Init+0x94>)
 8003508:	224f      	movs	r2, #79	; 0x4f
 800350a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800350c:	4b1a      	ldr	r3, [pc, #104]	; (8003578 <MX_TIM3_Init+0x94>)
 800350e:	2200      	movs	r2, #0
 8003510:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 828;
 8003512:	4b19      	ldr	r3, [pc, #100]	; (8003578 <MX_TIM3_Init+0x94>)
 8003514:	f44f 724f 	mov.w	r2, #828	; 0x33c
 8003518:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800351a:	4b17      	ldr	r3, [pc, #92]	; (8003578 <MX_TIM3_Init+0x94>)
 800351c:	2200      	movs	r2, #0
 800351e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003520:	4b15      	ldr	r3, [pc, #84]	; (8003578 <MX_TIM3_Init+0x94>)
 8003522:	2280      	movs	r2, #128	; 0x80
 8003524:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003526:	4814      	ldr	r0, [pc, #80]	; (8003578 <MX_TIM3_Init+0x94>)
 8003528:	f002 fbda 	bl	8005ce0 <HAL_TIM_Base_Init>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d001      	beq.n	8003536 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003532:	f000 fa5f 	bl	80039f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003536:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800353a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800353c:	f107 0308 	add.w	r3, r7, #8
 8003540:	4619      	mov	r1, r3
 8003542:	480d      	ldr	r0, [pc, #52]	; (8003578 <MX_TIM3_Init+0x94>)
 8003544:	f003 f8ac 	bl	80066a0 <HAL_TIM_ConfigClockSource>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d001      	beq.n	8003552 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800354e:	f000 fa51 	bl	80039f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003552:	2300      	movs	r3, #0
 8003554:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003556:	2300      	movs	r3, #0
 8003558:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800355a:	463b      	mov	r3, r7
 800355c:	4619      	mov	r1, r3
 800355e:	4806      	ldr	r0, [pc, #24]	; (8003578 <MX_TIM3_Init+0x94>)
 8003560:	f003 fde8 	bl	8007134 <HAL_TIMEx_MasterConfigSynchronization>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800356a:	f000 fa43 	bl	80039f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800356e:	bf00      	nop
 8003570:	3718      	adds	r7, #24
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	20003250 	.word	0x20003250
 800357c:	40000400 	.word	0x40000400

08003580 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b086      	sub	sp, #24
 8003584:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003586:	f107 0308 	add.w	r3, r7, #8
 800358a:	2200      	movs	r2, #0
 800358c:	601a      	str	r2, [r3, #0]
 800358e:	605a      	str	r2, [r3, #4]
 8003590:	609a      	str	r2, [r3, #8]
 8003592:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003594:	463b      	mov	r3, r7
 8003596:	2200      	movs	r2, #0
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800359c:	4b1d      	ldr	r3, [pc, #116]	; (8003614 <MX_TIM4_Init+0x94>)
 800359e:	4a1e      	ldr	r2, [pc, #120]	; (8003618 <MX_TIM4_Init+0x98>)
 80035a0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2-1;
 80035a2:	4b1c      	ldr	r3, [pc, #112]	; (8003614 <MX_TIM4_Init+0x94>)
 80035a4:	2201      	movs	r2, #1
 80035a6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80035a8:	4b1a      	ldr	r3, [pc, #104]	; (8003614 <MX_TIM4_Init+0x94>)
 80035aa:	2200      	movs	r2, #0
 80035ac:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 400;
 80035ae:	4b19      	ldr	r3, [pc, #100]	; (8003614 <MX_TIM4_Init+0x94>)
 80035b0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80035b4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80035b6:	4b17      	ldr	r3, [pc, #92]	; (8003614 <MX_TIM4_Init+0x94>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80035bc:	4b15      	ldr	r3, [pc, #84]	; (8003614 <MX_TIM4_Init+0x94>)
 80035be:	2280      	movs	r2, #128	; 0x80
 80035c0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80035c2:	4814      	ldr	r0, [pc, #80]	; (8003614 <MX_TIM4_Init+0x94>)
 80035c4:	f002 fb8c 	bl	8005ce0 <HAL_TIM_Base_Init>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80035ce:	f000 fa11 	bl	80039f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80035d2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80035d6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80035d8:	f107 0308 	add.w	r3, r7, #8
 80035dc:	4619      	mov	r1, r3
 80035de:	480d      	ldr	r0, [pc, #52]	; (8003614 <MX_TIM4_Init+0x94>)
 80035e0:	f003 f85e 	bl	80066a0 <HAL_TIM_ConfigClockSource>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80035ea:	f000 fa03 	bl	80039f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80035ee:	2300      	movs	r3, #0
 80035f0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80035f2:	2300      	movs	r3, #0
 80035f4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80035f6:	463b      	mov	r3, r7
 80035f8:	4619      	mov	r1, r3
 80035fa:	4806      	ldr	r0, [pc, #24]	; (8003614 <MX_TIM4_Init+0x94>)
 80035fc:	f003 fd9a 	bl	8007134 <HAL_TIMEx_MasterConfigSynchronization>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d001      	beq.n	800360a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8003606:	f000 f9f5 	bl	80039f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800360a:	bf00      	nop
 800360c:	3718      	adds	r7, #24
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	20003e18 	.word	0x20003e18
 8003618:	40000800 	.word	0x40000800

0800361c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b08a      	sub	sp, #40	; 0x28
 8003620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003622:	f107 0318 	add.w	r3, r7, #24
 8003626:	2200      	movs	r2, #0
 8003628:	601a      	str	r2, [r3, #0]
 800362a:	605a      	str	r2, [r3, #4]
 800362c:	609a      	str	r2, [r3, #8]
 800362e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003630:	f107 0310 	add.w	r3, r7, #16
 8003634:	2200      	movs	r2, #0
 8003636:	601a      	str	r2, [r3, #0]
 8003638:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800363a:	463b      	mov	r3, r7
 800363c:	2200      	movs	r2, #0
 800363e:	601a      	str	r2, [r3, #0]
 8003640:	605a      	str	r2, [r3, #4]
 8003642:	609a      	str	r2, [r3, #8]
 8003644:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003646:	4b2b      	ldr	r3, [pc, #172]	; (80036f4 <MX_TIM5_Init+0xd8>)
 8003648:	4a2b      	ldr	r2, [pc, #172]	; (80036f8 <MX_TIM5_Init+0xdc>)
 800364a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 2-1;
 800364c:	4b29      	ldr	r3, [pc, #164]	; (80036f4 <MX_TIM5_Init+0xd8>)
 800364e:	2201      	movs	r2, #1
 8003650:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003652:	4b28      	ldr	r3, [pc, #160]	; (80036f4 <MX_TIM5_Init+0xd8>)
 8003654:	2200      	movs	r2, #0
 8003656:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8003658:	4b26      	ldr	r3, [pc, #152]	; (80036f4 <MX_TIM5_Init+0xd8>)
 800365a:	f04f 32ff 	mov.w	r2, #4294967295
 800365e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003660:	4b24      	ldr	r3, [pc, #144]	; (80036f4 <MX_TIM5_Init+0xd8>)
 8003662:	2200      	movs	r2, #0
 8003664:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003666:	4b23      	ldr	r3, [pc, #140]	; (80036f4 <MX_TIM5_Init+0xd8>)
 8003668:	2280      	movs	r2, #128	; 0x80
 800366a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800366c:	4821      	ldr	r0, [pc, #132]	; (80036f4 <MX_TIM5_Init+0xd8>)
 800366e:	f002 fb37 	bl	8005ce0 <HAL_TIM_Base_Init>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d001      	beq.n	800367c <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8003678:	f000 f9bc 	bl	80039f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800367c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003680:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8003682:	f107 0318 	add.w	r3, r7, #24
 8003686:	4619      	mov	r1, r3
 8003688:	481a      	ldr	r0, [pc, #104]	; (80036f4 <MX_TIM5_Init+0xd8>)
 800368a:	f003 f809 	bl	80066a0 <HAL_TIM_ConfigClockSource>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d001      	beq.n	8003698 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8003694:	f000 f9ae 	bl	80039f4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8003698:	4816      	ldr	r0, [pc, #88]	; (80036f4 <MX_TIM5_Init+0xd8>)
 800369a:	f002 fcef 	bl	800607c <HAL_TIM_IC_Init>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d001      	beq.n	80036a8 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80036a4:	f000 f9a6 	bl	80039f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80036a8:	2300      	movs	r3, #0
 80036aa:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80036b0:	f107 0310 	add.w	r3, r7, #16
 80036b4:	4619      	mov	r1, r3
 80036b6:	480f      	ldr	r0, [pc, #60]	; (80036f4 <MX_TIM5_Init+0xd8>)
 80036b8:	f003 fd3c 	bl	8007134 <HAL_TIMEx_MasterConfigSynchronization>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 80036c2:	f000 f997 	bl	80039f4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80036c6:	230a      	movs	r3, #10
 80036c8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80036ca:	2301      	movs	r3, #1
 80036cc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80036ce:	2300      	movs	r3, #0
 80036d0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80036d2:	2300      	movs	r3, #0
 80036d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80036d6:	463b      	mov	r3, r7
 80036d8:	2200      	movs	r2, #0
 80036da:	4619      	mov	r1, r3
 80036dc:	4805      	ldr	r0, [pc, #20]	; (80036f4 <MX_TIM5_Init+0xd8>)
 80036de:	f002 ff43 	bl	8006568 <HAL_TIM_IC_ConfigChannel>
 80036e2:	4603      	mov	r3, r0
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d001      	beq.n	80036ec <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 80036e8:	f000 f984 	bl	80039f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80036ec:	bf00      	nop
 80036ee:	3728      	adds	r7, #40	; 0x28
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	20003210 	.word	0x20003210
 80036f8:	40000c00 	.word	0x40000c00

080036fc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003700:	4b15      	ldr	r3, [pc, #84]	; (8003758 <MX_USART2_UART_Init+0x5c>)
 8003702:	4a16      	ldr	r2, [pc, #88]	; (800375c <MX_USART2_UART_Init+0x60>)
 8003704:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003706:	4b14      	ldr	r3, [pc, #80]	; (8003758 <MX_USART2_UART_Init+0x5c>)
 8003708:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800370c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800370e:	4b12      	ldr	r3, [pc, #72]	; (8003758 <MX_USART2_UART_Init+0x5c>)
 8003710:	2200      	movs	r2, #0
 8003712:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003714:	4b10      	ldr	r3, [pc, #64]	; (8003758 <MX_USART2_UART_Init+0x5c>)
 8003716:	2200      	movs	r2, #0
 8003718:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800371a:	4b0f      	ldr	r3, [pc, #60]	; (8003758 <MX_USART2_UART_Init+0x5c>)
 800371c:	2200      	movs	r2, #0
 800371e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003720:	4b0d      	ldr	r3, [pc, #52]	; (8003758 <MX_USART2_UART_Init+0x5c>)
 8003722:	220c      	movs	r2, #12
 8003724:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003726:	4b0c      	ldr	r3, [pc, #48]	; (8003758 <MX_USART2_UART_Init+0x5c>)
 8003728:	2200      	movs	r2, #0
 800372a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800372c:	4b0a      	ldr	r3, [pc, #40]	; (8003758 <MX_USART2_UART_Init+0x5c>)
 800372e:	2200      	movs	r2, #0
 8003730:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003732:	4809      	ldr	r0, [pc, #36]	; (8003758 <MX_USART2_UART_Init+0x5c>)
 8003734:	f003 fd8e 	bl	8007254 <HAL_UART_Init>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800373e:	f000 f959 	bl	80039f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003742:	2200      	movs	r2, #0
 8003744:	2100      	movs	r1, #0
 8003746:	2026      	movs	r0, #38	; 0x26
 8003748:	f000 fd83 	bl	8004252 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800374c:	2026      	movs	r0, #38	; 0x26
 800374e:	f000 fd9c 	bl	800428a <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 2 */

}
 8003752:	bf00      	nop
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	2000334c 	.word	0x2000334c
 800375c:	40004400 	.word	0x40004400

08003760 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003766:	2300      	movs	r3, #0
 8003768:	607b      	str	r3, [r7, #4]
 800376a:	4b0c      	ldr	r3, [pc, #48]	; (800379c <MX_DMA_Init+0x3c>)
 800376c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800376e:	4a0b      	ldr	r2, [pc, #44]	; (800379c <MX_DMA_Init+0x3c>)
 8003770:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003774:	6313      	str	r3, [r2, #48]	; 0x30
 8003776:	4b09      	ldr	r3, [pc, #36]	; (800379c <MX_DMA_Init+0x3c>)
 8003778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800377e:	607b      	str	r3, [r7, #4]
 8003780:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8003782:	2200      	movs	r2, #0
 8003784:	2100      	movs	r1, #0
 8003786:	2010      	movs	r0, #16
 8003788:	f000 fd63 	bl	8004252 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800378c:	2010      	movs	r0, #16
 800378e:	f000 fd7c 	bl	800428a <HAL_NVIC_EnableIRQ>

}
 8003792:	bf00      	nop
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	40023800 	.word	0x40023800

080037a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b08a      	sub	sp, #40	; 0x28
 80037a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037a6:	f107 0314 	add.w	r3, r7, #20
 80037aa:	2200      	movs	r2, #0
 80037ac:	601a      	str	r2, [r3, #0]
 80037ae:	605a      	str	r2, [r3, #4]
 80037b0:	609a      	str	r2, [r3, #8]
 80037b2:	60da      	str	r2, [r3, #12]
 80037b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80037b6:	2300      	movs	r3, #0
 80037b8:	613b      	str	r3, [r7, #16]
 80037ba:	4b46      	ldr	r3, [pc, #280]	; (80038d4 <MX_GPIO_Init+0x134>)
 80037bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037be:	4a45      	ldr	r2, [pc, #276]	; (80038d4 <MX_GPIO_Init+0x134>)
 80037c0:	f043 0304 	orr.w	r3, r3, #4
 80037c4:	6313      	str	r3, [r2, #48]	; 0x30
 80037c6:	4b43      	ldr	r3, [pc, #268]	; (80038d4 <MX_GPIO_Init+0x134>)
 80037c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ca:	f003 0304 	and.w	r3, r3, #4
 80037ce:	613b      	str	r3, [r7, #16]
 80037d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80037d2:	2300      	movs	r3, #0
 80037d4:	60fb      	str	r3, [r7, #12]
 80037d6:	4b3f      	ldr	r3, [pc, #252]	; (80038d4 <MX_GPIO_Init+0x134>)
 80037d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037da:	4a3e      	ldr	r2, [pc, #248]	; (80038d4 <MX_GPIO_Init+0x134>)
 80037dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037e0:	6313      	str	r3, [r2, #48]	; 0x30
 80037e2:	4b3c      	ldr	r3, [pc, #240]	; (80038d4 <MX_GPIO_Init+0x134>)
 80037e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ea:	60fb      	str	r3, [r7, #12]
 80037ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80037ee:	2300      	movs	r3, #0
 80037f0:	60bb      	str	r3, [r7, #8]
 80037f2:	4b38      	ldr	r3, [pc, #224]	; (80038d4 <MX_GPIO_Init+0x134>)
 80037f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037f6:	4a37      	ldr	r2, [pc, #220]	; (80038d4 <MX_GPIO_Init+0x134>)
 80037f8:	f043 0301 	orr.w	r3, r3, #1
 80037fc:	6313      	str	r3, [r2, #48]	; 0x30
 80037fe:	4b35      	ldr	r3, [pc, #212]	; (80038d4 <MX_GPIO_Init+0x134>)
 8003800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003802:	f003 0301 	and.w	r3, r3, #1
 8003806:	60bb      	str	r3, [r7, #8]
 8003808:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800380a:	2300      	movs	r3, #0
 800380c:	607b      	str	r3, [r7, #4]
 800380e:	4b31      	ldr	r3, [pc, #196]	; (80038d4 <MX_GPIO_Init+0x134>)
 8003810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003812:	4a30      	ldr	r2, [pc, #192]	; (80038d4 <MX_GPIO_Init+0x134>)
 8003814:	f043 0302 	orr.w	r3, r3, #2
 8003818:	6313      	str	r3, [r2, #48]	; 0x30
 800381a:	4b2e      	ldr	r3, [pc, #184]	; (80038d4 <MX_GPIO_Init+0x134>)
 800381c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	607b      	str	r3, [r7, #4]
 8003824:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|D1_Pin|D0_Pin, GPIO_PIN_RESET);
 8003826:	2200      	movs	r2, #0
 8003828:	f44f 7148 	mov.w	r1, #800	; 0x320
 800382c:	482a      	ldr	r0, [pc, #168]	; (80038d8 <MX_GPIO_Init+0x138>)
 800382e:	f001 fceb 	bl	8005208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PTT_GPIO_Port, PTT_Pin, GPIO_PIN_RESET);
 8003832:	2200      	movs	r2, #0
 8003834:	2110      	movs	r1, #16
 8003836:	4829      	ldr	r0, [pc, #164]	; (80038dc <MX_GPIO_Init+0x13c>)
 8003838:	f001 fce6 	bl	8005208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D2_Pin|D3_Pin, GPIO_PIN_RESET);
 800383c:	2200      	movs	r2, #0
 800383e:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8003842:	4827      	ldr	r0, [pc, #156]	; (80038e0 <MX_GPIO_Init+0x140>)
 8003844:	f001 fce0 	bl	8005208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003848:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800384c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800384e:	4b25      	ldr	r3, [pc, #148]	; (80038e4 <MX_GPIO_Init+0x144>)
 8003850:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003852:	2300      	movs	r3, #0
 8003854:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003856:	f107 0314 	add.w	r3, r7, #20
 800385a:	4619      	mov	r1, r3
 800385c:	481f      	ldr	r0, [pc, #124]	; (80038dc <MX_GPIO_Init+0x13c>)
 800385e:	f001 fb41 	bl	8004ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin D1_Pin D0_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|D1_Pin|D0_Pin;
 8003862:	f44f 7348 	mov.w	r3, #800	; 0x320
 8003866:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003868:	2301      	movs	r3, #1
 800386a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386c:	2300      	movs	r3, #0
 800386e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003870:	2300      	movs	r3, #0
 8003872:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003874:	f107 0314 	add.w	r3, r7, #20
 8003878:	4619      	mov	r1, r3
 800387a:	4817      	ldr	r0, [pc, #92]	; (80038d8 <MX_GPIO_Init+0x138>)
 800387c:	f001 fb32 	bl	8004ee4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PTT_Pin */
  GPIO_InitStruct.Pin = PTT_Pin;
 8003880:	2310      	movs	r3, #16
 8003882:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003884:	2301      	movs	r3, #1
 8003886:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003888:	2300      	movs	r3, #0
 800388a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800388c:	2300      	movs	r3, #0
 800388e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PTT_GPIO_Port, &GPIO_InitStruct);
 8003890:	f107 0314 	add.w	r3, r7, #20
 8003894:	4619      	mov	r1, r3
 8003896:	4811      	ldr	r0, [pc, #68]	; (80038dc <MX_GPIO_Init+0x13c>)
 8003898:	f001 fb24 	bl	8004ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D2_Pin|D3_Pin;
 800389c:	f44f 6382 	mov.w	r3, #1040	; 0x410
 80038a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80038a2:	2301      	movs	r3, #1
 80038a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a6:	2300      	movs	r3, #0
 80038a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80038aa:	2300      	movs	r3, #0
 80038ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038ae:	f107 0314 	add.w	r3, r7, #20
 80038b2:	4619      	mov	r1, r3
 80038b4:	480a      	ldr	r0, [pc, #40]	; (80038e0 <MX_GPIO_Init+0x140>)
 80038b6:	f001 fb15 	bl	8004ee4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80038ba:	2200      	movs	r2, #0
 80038bc:	2100      	movs	r1, #0
 80038be:	2028      	movs	r0, #40	; 0x28
 80038c0:	f000 fcc7 	bl	8004252 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80038c4:	2028      	movs	r0, #40	; 0x28
 80038c6:	f000 fce0 	bl	800428a <HAL_NVIC_EnableIRQ>

}
 80038ca:	bf00      	nop
 80038cc:	3728      	adds	r7, #40	; 0x28
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	40023800 	.word	0x40023800
 80038d8:	40020000 	.word	0x40020000
 80038dc:	40020800 	.word	0x40020800
 80038e0:	40020400 	.word	0x40020400
 80038e4:	10210000 	.word	0x10210000

080038e8 <HAL_TIM_OC_DelayElapsedCallback>:

/* USER CODE BEGIN 4 */

OC_count = 0;
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038f8:	d10b      	bne.n	8003912 <HAL_TIM_OC_DelayElapsedCallback+0x2a>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	7f1b      	ldrb	r3, [r3, #28]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d107      	bne.n	8003912 <HAL_TIM_OC_DelayElapsedCallback+0x2a>
	{
		OC_count++;
 8003902:	4b06      	ldr	r3, [pc, #24]	; (800391c <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	3301      	adds	r3, #1
 8003908:	4a04      	ldr	r2, [pc, #16]	; (800391c <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 800390a:	6013      	str	r3, [r2, #0]
		Tim2_OC_Callback();
 800390c:	f7ff fa7e 	bl	8002e0c <Tim2_OC_Callback>
	}
	return;
 8003910:	bf00      	nop
 8003912:	bf00      	nop
}
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	20000a34 	.word	0x20000a34

08003920 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8003920:	b580      	push	{r7, lr}
 8003922:	b082      	sub	sp, #8
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	4a05      	ldr	r2, [pc, #20]	; (8003940 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d102      	bne.n	8003936 <HAL_TIM_PeriodElapsedCallback+0x16>
		Tim3_IT_Callback();
 8003930:	f7ff fb9c 	bl	800306c <Tim3_IT_Callback>
	else
		__NOP();

	return;
 8003934:	e001      	b.n	800393a <HAL_TIM_PeriodElapsedCallback+0x1a>
		__NOP();
 8003936:	bf00      	nop
	return;
 8003938:	bf00      	nop
}
 800393a:	3708      	adds	r7, #8
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	20003250 	.word	0x20003250

08003944 <HAL_TIM_IC_CaptureCallback>:

int IC_count =0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b082      	sub	sp, #8
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
	//Make sure this is the right timer and channel
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a09      	ldr	r2, [pc, #36]	; (8003978 <HAL_TIM_IC_CaptureCallback+0x34>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d10b      	bne.n	800396e <HAL_TIM_IC_CaptureCallback+0x2a>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	7f1b      	ldrb	r3, [r3, #28]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d107      	bne.n	800396e <HAL_TIM_IC_CaptureCallback+0x2a>
	{
		IC_count++;
 800395e:	4b07      	ldr	r3, [pc, #28]	; (800397c <HAL_TIM_IC_CaptureCallback+0x38>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	3301      	adds	r3, #1
 8003964:	4a05      	ldr	r2, [pc, #20]	; (800397c <HAL_TIM_IC_CaptureCallback+0x38>)
 8003966:	6013      	str	r3, [r2, #0]
		Tim5_IC_Callback();
 8003968:	f7ff fb94 	bl	8003094 <Tim5_IC_Callback>
	}

	return;
 800396c:	bf00      	nop
 800396e:	bf00      	nop
}
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	40000c00 	.word	0x40000c00
 800397c:	20000a38 	.word	0x20000a38

08003980 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b082      	sub	sp, #8
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4a04      	ldr	r2, [pc, #16]	; (80039a0 <HAL_UART_RxCpltCallback+0x20>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d101      	bne.n	8003996 <HAL_UART_RxCpltCallback+0x16>
  {
	  UART2_Exception_Callback();
 8003992:	f7ff fc33 	bl	80031fc <UART2_Exception_Callback>
  }
}
 8003996:	bf00      	nop
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	40004400 	.word	0x40004400

080039a4 <uart_gpio_init>:

void uart_gpio_init()
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  __GPIOA_CLK_ENABLE();
 80039aa:	2300      	movs	r3, #0
 80039ac:	603b      	str	r3, [r7, #0]
 80039ae:	4b0f      	ldr	r3, [pc, #60]	; (80039ec <uart_gpio_init+0x48>)
 80039b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b2:	4a0e      	ldr	r2, [pc, #56]	; (80039ec <uart_gpio_init+0x48>)
 80039b4:	f043 0301 	orr.w	r3, r3, #1
 80039b8:	6313      	str	r3, [r2, #48]	; 0x30
 80039ba:	4b0c      	ldr	r3, [pc, #48]	; (80039ec <uart_gpio_init+0x48>)
 80039bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	683b      	ldr	r3, [r7, #0]

  /**USART2 GPIO Configuration
  PA2     ------> USART2_TX
  PA3     ------> USART2_RX
  */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 80039c6:	230c      	movs	r3, #12
 80039c8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ca:	2302      	movs	r3, #2
 80039cc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80039ce:	2301      	movs	r3, #1
 80039d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80039d2:	2300      	movs	r3, #0
 80039d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80039d6:	2307      	movs	r3, #7
 80039d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039da:	1d3b      	adds	r3, r7, #4
 80039dc:	4619      	mov	r1, r3
 80039de:	4804      	ldr	r0, [pc, #16]	; (80039f0 <uart_gpio_init+0x4c>)
 80039e0:	f001 fa80 	bl	8004ee4 <HAL_GPIO_Init>
}
 80039e4:	bf00      	nop
 80039e6:	3718      	adds	r7, #24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40023800 	.word	0x40023800
 80039f0:	40020000 	.word	0x40020000

080039f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039f4:	b480      	push	{r7}
 80039f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80039f8:	bf00      	nop
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
	...

08003a04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	607b      	str	r3, [r7, #4]
 8003a0e:	4b10      	ldr	r3, [pc, #64]	; (8003a50 <HAL_MspInit+0x4c>)
 8003a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a12:	4a0f      	ldr	r2, [pc, #60]	; (8003a50 <HAL_MspInit+0x4c>)
 8003a14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a18:	6453      	str	r3, [r2, #68]	; 0x44
 8003a1a:	4b0d      	ldr	r3, [pc, #52]	; (8003a50 <HAL_MspInit+0x4c>)
 8003a1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a22:	607b      	str	r3, [r7, #4]
 8003a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003a26:	2300      	movs	r3, #0
 8003a28:	603b      	str	r3, [r7, #0]
 8003a2a:	4b09      	ldr	r3, [pc, #36]	; (8003a50 <HAL_MspInit+0x4c>)
 8003a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2e:	4a08      	ldr	r2, [pc, #32]	; (8003a50 <HAL_MspInit+0x4c>)
 8003a30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a34:	6413      	str	r3, [r2, #64]	; 0x40
 8003a36:	4b06      	ldr	r3, [pc, #24]	; (8003a50 <HAL_MspInit+0x4c>)
 8003a38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a3e:	603b      	str	r3, [r7, #0]
 8003a40:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003a42:	2007      	movs	r0, #7
 8003a44:	f000 fbfa 	bl	800423c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a48:	bf00      	nop
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40023800 	.word	0x40023800

08003a54 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b08a      	sub	sp, #40	; 0x28
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a5c:	f107 0314 	add.w	r3, r7, #20
 8003a60:	2200      	movs	r2, #0
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	605a      	str	r2, [r3, #4]
 8003a66:	609a      	str	r2, [r3, #8]
 8003a68:	60da      	str	r2, [r3, #12]
 8003a6a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a2f      	ldr	r2, [pc, #188]	; (8003b30 <HAL_DAC_MspInit+0xdc>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d158      	bne.n	8003b28 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003a76:	2300      	movs	r3, #0
 8003a78:	613b      	str	r3, [r7, #16]
 8003a7a:	4b2e      	ldr	r3, [pc, #184]	; (8003b34 <HAL_DAC_MspInit+0xe0>)
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7e:	4a2d      	ldr	r2, [pc, #180]	; (8003b34 <HAL_DAC_MspInit+0xe0>)
 8003a80:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003a84:	6413      	str	r3, [r2, #64]	; 0x40
 8003a86:	4b2b      	ldr	r3, [pc, #172]	; (8003b34 <HAL_DAC_MspInit+0xe0>)
 8003a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a8a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003a8e:	613b      	str	r3, [r7, #16]
 8003a90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a92:	2300      	movs	r3, #0
 8003a94:	60fb      	str	r3, [r7, #12]
 8003a96:	4b27      	ldr	r3, [pc, #156]	; (8003b34 <HAL_DAC_MspInit+0xe0>)
 8003a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a9a:	4a26      	ldr	r2, [pc, #152]	; (8003b34 <HAL_DAC_MspInit+0xe0>)
 8003a9c:	f043 0301 	orr.w	r3, r3, #1
 8003aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8003aa2:	4b24      	ldr	r3, [pc, #144]	; (8003b34 <HAL_DAC_MspInit+0xe0>)
 8003aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	60fb      	str	r3, [r7, #12]
 8003aac:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003aae:	2310      	movs	r3, #16
 8003ab0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003ab2:	2303      	movs	r3, #3
 8003ab4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aba:	f107 0314 	add.w	r3, r7, #20
 8003abe:	4619      	mov	r1, r3
 8003ac0:	481d      	ldr	r0, [pc, #116]	; (8003b38 <HAL_DAC_MspInit+0xe4>)
 8003ac2:	f001 fa0f 	bl	8004ee4 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 8003ac6:	4b1d      	ldr	r3, [pc, #116]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003ac8:	4a1d      	ldr	r2, [pc, #116]	; (8003b40 <HAL_DAC_MspInit+0xec>)
 8003aca:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 8003acc:	4b1b      	ldr	r3, [pc, #108]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003ace:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8003ad2:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003ad4:	4b19      	ldr	r3, [pc, #100]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003ad6:	2240      	movs	r2, #64	; 0x40
 8003ad8:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ada:	4b18      	ldr	r3, [pc, #96]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 8003ae0:	4b16      	ldr	r3, [pc, #88]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003ae2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ae6:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003ae8:	4b14      	ldr	r3, [pc, #80]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003aea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003aee:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003af0:	4b12      	ldr	r3, [pc, #72]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003af2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003af6:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8003af8:	4b10      	ldr	r3, [pc, #64]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003afa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003afe:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 8003b00:	4b0e      	ldr	r3, [pc, #56]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b06:	4b0d      	ldr	r3, [pc, #52]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 8003b0c:	480b      	ldr	r0, [pc, #44]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003b0e:	f000 fddd 	bl	80046cc <HAL_DMA_Init>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8003b18:	f7ff ff6c 	bl	80039f4 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a07      	ldr	r2, [pc, #28]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003b20:	609a      	str	r2, [r3, #8]
 8003b22:	4a06      	ldr	r2, [pc, #24]	; (8003b3c <HAL_DAC_MspInit+0xe8>)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003b28:	bf00      	nop
 8003b2a:	3728      	adds	r7, #40	; 0x28
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	40007400 	.word	0x40007400
 8003b34:	40023800 	.word	0x40023800
 8003b38:	40020000 	.word	0x40020000
 8003b3c:	20003290 	.word	0x20003290
 8003b40:	40026088 	.word	0x40026088

08003b44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b08c      	sub	sp, #48	; 0x30
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b4c:	f107 031c 	add.w	r3, r7, #28
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]
 8003b54:	605a      	str	r2, [r3, #4]
 8003b56:	609a      	str	r2, [r3, #8]
 8003b58:	60da      	str	r2, [r3, #12]
 8003b5a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b64:	d116      	bne.n	8003b94 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b66:	2300      	movs	r3, #0
 8003b68:	61bb      	str	r3, [r7, #24]
 8003b6a:	4b45      	ldr	r3, [pc, #276]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6e:	4a44      	ldr	r2, [pc, #272]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003b70:	f043 0301 	orr.w	r3, r3, #1
 8003b74:	6413      	str	r3, [r2, #64]	; 0x40
 8003b76:	4b42      	ldr	r3, [pc, #264]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7a:	f003 0301 	and.w	r3, r3, #1
 8003b7e:	61bb      	str	r3, [r7, #24]
 8003b80:	69bb      	ldr	r3, [r7, #24]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b82:	2200      	movs	r2, #0
 8003b84:	2100      	movs	r1, #0
 8003b86:	201c      	movs	r0, #28
 8003b88:	f000 fb63 	bl	8004252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b8c:	201c      	movs	r0, #28
 8003b8e:	f000 fb7c 	bl	800428a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003b92:	e070      	b.n	8003c76 <HAL_TIM_Base_MspInit+0x132>
  else if(htim_base->Instance==TIM3)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a3a      	ldr	r2, [pc, #232]	; (8003c84 <HAL_TIM_Base_MspInit+0x140>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d116      	bne.n	8003bcc <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	617b      	str	r3, [r7, #20]
 8003ba2:	4b37      	ldr	r3, [pc, #220]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba6:	4a36      	ldr	r2, [pc, #216]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003ba8:	f043 0302 	orr.w	r3, r3, #2
 8003bac:	6413      	str	r3, [r2, #64]	; 0x40
 8003bae:	4b34      	ldr	r3, [pc, #208]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	f003 0302 	and.w	r3, r3, #2
 8003bb6:	617b      	str	r3, [r7, #20]
 8003bb8:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003bba:	2200      	movs	r2, #0
 8003bbc:	2100      	movs	r1, #0
 8003bbe:	201d      	movs	r0, #29
 8003bc0:	f000 fb47 	bl	8004252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003bc4:	201d      	movs	r0, #29
 8003bc6:	f000 fb60 	bl	800428a <HAL_NVIC_EnableIRQ>
}
 8003bca:	e054      	b.n	8003c76 <HAL_TIM_Base_MspInit+0x132>
  else if(htim_base->Instance==TIM4)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a2d      	ldr	r2, [pc, #180]	; (8003c88 <HAL_TIM_Base_MspInit+0x144>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d116      	bne.n	8003c04 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	613b      	str	r3, [r7, #16]
 8003bda:	4b29      	ldr	r3, [pc, #164]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bde:	4a28      	ldr	r2, [pc, #160]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003be0:	f043 0304 	orr.w	r3, r3, #4
 8003be4:	6413      	str	r3, [r2, #64]	; 0x40
 8003be6:	4b26      	ldr	r3, [pc, #152]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bea:	f003 0304 	and.w	r3, r3, #4
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	201e      	movs	r0, #30
 8003bf8:	f000 fb2b 	bl	8004252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003bfc:	201e      	movs	r0, #30
 8003bfe:	f000 fb44 	bl	800428a <HAL_NVIC_EnableIRQ>
}
 8003c02:	e038      	b.n	8003c76 <HAL_TIM_Base_MspInit+0x132>
  else if(htim_base->Instance==TIM5)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a20      	ldr	r2, [pc, #128]	; (8003c8c <HAL_TIM_Base_MspInit+0x148>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d133      	bne.n	8003c76 <HAL_TIM_Base_MspInit+0x132>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003c0e:	2300      	movs	r3, #0
 8003c10:	60fb      	str	r3, [r7, #12]
 8003c12:	4b1b      	ldr	r3, [pc, #108]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c16:	4a1a      	ldr	r2, [pc, #104]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003c18:	f043 0308 	orr.w	r3, r3, #8
 8003c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8003c1e:	4b18      	ldr	r3, [pc, #96]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c22:	f003 0308 	and.w	r3, r3, #8
 8003c26:	60fb      	str	r3, [r7, #12]
 8003c28:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	60bb      	str	r3, [r7, #8]
 8003c2e:	4b14      	ldr	r3, [pc, #80]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c32:	4a13      	ldr	r2, [pc, #76]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003c34:	f043 0301 	orr.w	r3, r3, #1
 8003c38:	6313      	str	r3, [r2, #48]	; 0x30
 8003c3a:	4b11      	ldr	r3, [pc, #68]	; (8003c80 <HAL_TIM_Base_MspInit+0x13c>)
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	60bb      	str	r3, [r7, #8]
 8003c44:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003c46:	2301      	movs	r3, #1
 8003c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c52:	2300      	movs	r3, #0
 8003c54:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003c56:	2302      	movs	r3, #2
 8003c58:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c5a:	f107 031c 	add.w	r3, r7, #28
 8003c5e:	4619      	mov	r1, r3
 8003c60:	480b      	ldr	r0, [pc, #44]	; (8003c90 <HAL_TIM_Base_MspInit+0x14c>)
 8003c62:	f001 f93f 	bl	8004ee4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003c66:	2200      	movs	r2, #0
 8003c68:	2100      	movs	r1, #0
 8003c6a:	2032      	movs	r0, #50	; 0x32
 8003c6c:	f000 faf1 	bl	8004252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003c70:	2032      	movs	r0, #50	; 0x32
 8003c72:	f000 fb0a 	bl	800428a <HAL_NVIC_EnableIRQ>
}
 8003c76:	bf00      	nop
 8003c78:	3730      	adds	r7, #48	; 0x30
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	40023800 	.word	0x40023800
 8003c84:	40000400 	.word	0x40000400
 8003c88:	40000800 	.word	0x40000800
 8003c8c:	40000c00 	.word	0x40000c00
 8003c90:	40020000 	.word	0x40020000

08003c94 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b088      	sub	sp, #32
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c9c:	f107 030c 	add.w	r3, r7, #12
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]
 8003ca4:	605a      	str	r2, [r3, #4]
 8003ca6:	609a      	str	r2, [r3, #8]
 8003ca8:	60da      	str	r2, [r3, #12]
 8003caa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cb4:	d11e      	bne.n	8003cf4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60bb      	str	r3, [r7, #8]
 8003cba:	4b10      	ldr	r3, [pc, #64]	; (8003cfc <HAL_TIM_MspPostInit+0x68>)
 8003cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cbe:	4a0f      	ldr	r2, [pc, #60]	; (8003cfc <HAL_TIM_MspPostInit+0x68>)
 8003cc0:	f043 0301 	orr.w	r3, r3, #1
 8003cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8003cc6:	4b0d      	ldr	r3, [pc, #52]	; (8003cfc <HAL_TIM_MspPostInit+0x68>)
 8003cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	60bb      	str	r3, [r7, #8]
 8003cd0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003cd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cd6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cd8:	2302      	movs	r3, #2
 8003cda:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003ce4:	2301      	movs	r3, #1
 8003ce6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ce8:	f107 030c 	add.w	r3, r7, #12
 8003cec:	4619      	mov	r1, r3
 8003cee:	4804      	ldr	r0, [pc, #16]	; (8003d00 <HAL_TIM_MspPostInit+0x6c>)
 8003cf0:	f001 f8f8 	bl	8004ee4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003cf4:	bf00      	nop
 8003cf6:	3720      	adds	r7, #32
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	40020000 	.word	0x40020000

08003d04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b08a      	sub	sp, #40	; 0x28
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d0c:	f107 0314 	add.w	r3, r7, #20
 8003d10:	2200      	movs	r2, #0
 8003d12:	601a      	str	r2, [r3, #0]
 8003d14:	605a      	str	r2, [r3, #4]
 8003d16:	609a      	str	r2, [r3, #8]
 8003d18:	60da      	str	r2, [r3, #12]
 8003d1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a1d      	ldr	r2, [pc, #116]	; (8003d98 <HAL_UART_MspInit+0x94>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d133      	bne.n	8003d8e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003d26:	2300      	movs	r3, #0
 8003d28:	613b      	str	r3, [r7, #16]
 8003d2a:	4b1c      	ldr	r3, [pc, #112]	; (8003d9c <HAL_UART_MspInit+0x98>)
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2e:	4a1b      	ldr	r2, [pc, #108]	; (8003d9c <HAL_UART_MspInit+0x98>)
 8003d30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d34:	6413      	str	r3, [r2, #64]	; 0x40
 8003d36:	4b19      	ldr	r3, [pc, #100]	; (8003d9c <HAL_UART_MspInit+0x98>)
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d3e:	613b      	str	r3, [r7, #16]
 8003d40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d42:	2300      	movs	r3, #0
 8003d44:	60fb      	str	r3, [r7, #12]
 8003d46:	4b15      	ldr	r3, [pc, #84]	; (8003d9c <HAL_UART_MspInit+0x98>)
 8003d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d4a:	4a14      	ldr	r2, [pc, #80]	; (8003d9c <HAL_UART_MspInit+0x98>)
 8003d4c:	f043 0301 	orr.w	r3, r3, #1
 8003d50:	6313      	str	r3, [r2, #48]	; 0x30
 8003d52:	4b12      	ldr	r3, [pc, #72]	; (8003d9c <HAL_UART_MspInit+0x98>)
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	f003 0301 	and.w	r3, r3, #1
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003d5e:	230c      	movs	r3, #12
 8003d60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d62:	2302      	movs	r3, #2
 8003d64:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d66:	2300      	movs	r3, #0
 8003d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d6a:	2303      	movs	r3, #3
 8003d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003d6e:	2307      	movs	r3, #7
 8003d70:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d72:	f107 0314 	add.w	r3, r7, #20
 8003d76:	4619      	mov	r1, r3
 8003d78:	4809      	ldr	r0, [pc, #36]	; (8003da0 <HAL_UART_MspInit+0x9c>)
 8003d7a:	f001 f8b3 	bl	8004ee4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003d7e:	2200      	movs	r2, #0
 8003d80:	2100      	movs	r1, #0
 8003d82:	2026      	movs	r0, #38	; 0x26
 8003d84:	f000 fa65 	bl	8004252 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003d88:	2026      	movs	r0, #38	; 0x26
 8003d8a:	f000 fa7e 	bl	800428a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003d8e:	bf00      	nop
 8003d90:	3728      	adds	r7, #40	; 0x28
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	40004400 	.word	0x40004400
 8003d9c:	40023800 	.word	0x40023800
 8003da0:	40020000 	.word	0x40020000

08003da4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003da4:	b480      	push	{r7}
 8003da6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003da8:	bf00      	nop
 8003daa:	46bd      	mov	sp, r7
 8003dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db0:	4770      	bx	lr

08003db2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003db2:	b480      	push	{r7}
 8003db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003db6:	e7fe      	b.n	8003db6 <HardFault_Handler+0x4>

08003db8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003db8:	b480      	push	{r7}
 8003dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003dbc:	e7fe      	b.n	8003dbc <MemManage_Handler+0x4>

08003dbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dc2:	e7fe      	b.n	8003dc2 <BusFault_Handler+0x4>

08003dc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003dc8:	e7fe      	b.n	8003dc8 <UsageFault_Handler+0x4>

08003dca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003dce:	bf00      	nop
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr

08003dd8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ddc:	bf00      	nop
 8003dde:	46bd      	mov	sp, r7
 8003de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de4:	4770      	bx	lr

08003de6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003de6:	b480      	push	{r7}
 8003de8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003dea:	bf00      	nop
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003df8:	f000 f90e 	bl	8004018 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003dfc:	bf00      	nop
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 8003e04:	4802      	ldr	r0, [pc, #8]	; (8003e10 <DMA1_Stream5_IRQHandler+0x10>)
 8003e06:	f000 fdf9 	bl	80049fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003e0a:	bf00      	nop
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	20003290 	.word	0x20003290

08003e14 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003e18:	4802      	ldr	r0, [pc, #8]	; (8003e24 <TIM2_IRQHandler+0x10>)
 8003e1a:	f002 fa3d 	bl	8006298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003e1e:	bf00      	nop
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	2000330c 	.word	0x2000330c

08003e28 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003e2c:	4802      	ldr	r0, [pc, #8]	; (8003e38 <TIM3_IRQHandler+0x10>)
 8003e2e:	f002 fa33 	bl	8006298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003e32:	bf00      	nop
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20003250 	.word	0x20003250

08003e3c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003e40:	4802      	ldr	r0, [pc, #8]	; (8003e4c <TIM4_IRQHandler+0x10>)
 8003e42:	f002 fa29 	bl	8006298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003e46:	bf00      	nop
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	20003e18 	.word	0x20003e18

08003e50 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003e54:	4802      	ldr	r0, [pc, #8]	; (8003e60 <USART2_IRQHandler+0x10>)
 8003e56:	f003 fb85 	bl	8007564 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003e5a:	bf00      	nop
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	2000334c 	.word	0x2000334c

08003e64 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003e68:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003e6c:	f001 fa00 	bl	8005270 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003e70:	bf00      	nop
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003e78:	4802      	ldr	r0, [pc, #8]	; (8003e84 <TIM5_IRQHandler+0x10>)
 8003e7a:	f002 fa0d 	bl	8006298 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8003e7e:	bf00      	nop
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	20003210 	.word	0x20003210

08003e88 <_sbrk>:
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b086      	sub	sp, #24
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	4a14      	ldr	r2, [pc, #80]	; (8003ee4 <_sbrk+0x5c>)
 8003e92:	4b15      	ldr	r3, [pc, #84]	; (8003ee8 <_sbrk+0x60>)
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	617b      	str	r3, [r7, #20]
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	613b      	str	r3, [r7, #16]
 8003e9c:	4b13      	ldr	r3, [pc, #76]	; (8003eec <_sbrk+0x64>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d102      	bne.n	8003eaa <_sbrk+0x22>
 8003ea4:	4b11      	ldr	r3, [pc, #68]	; (8003eec <_sbrk+0x64>)
 8003ea6:	4a12      	ldr	r2, [pc, #72]	; (8003ef0 <_sbrk+0x68>)
 8003ea8:	601a      	str	r2, [r3, #0]
 8003eaa:	4b10      	ldr	r3, [pc, #64]	; (8003eec <_sbrk+0x64>)
 8003eac:	681a      	ldr	r2, [r3, #0]
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4413      	add	r3, r2
 8003eb2:	693a      	ldr	r2, [r7, #16]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d207      	bcs.n	8003ec8 <_sbrk+0x40>
 8003eb8:	f004 f950 	bl	800815c <__errno>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	230c      	movs	r3, #12
 8003ec0:	6013      	str	r3, [r2, #0]
 8003ec2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ec6:	e009      	b.n	8003edc <_sbrk+0x54>
 8003ec8:	4b08      	ldr	r3, [pc, #32]	; (8003eec <_sbrk+0x64>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	60fb      	str	r3, [r7, #12]
 8003ece:	4b07      	ldr	r3, [pc, #28]	; (8003eec <_sbrk+0x64>)
 8003ed0:	681a      	ldr	r2, [r3, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	4a05      	ldr	r2, [pc, #20]	; (8003eec <_sbrk+0x64>)
 8003ed8:	6013      	str	r3, [r2, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	4618      	mov	r0, r3
 8003ede:	3718      	adds	r7, #24
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bd80      	pop	{r7, pc}
 8003ee4:	20020000 	.word	0x20020000
 8003ee8:	00000400 	.word	0x00000400
 8003eec:	20000a3c 	.word	0x20000a3c
 8003ef0:	20003e60 	.word	0x20003e60

08003ef4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ef8:	4b08      	ldr	r3, [pc, #32]	; (8003f1c <SystemInit+0x28>)
 8003efa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efe:	4a07      	ldr	r2, [pc, #28]	; (8003f1c <SystemInit+0x28>)
 8003f00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003f04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003f08:	4b04      	ldr	r3, [pc, #16]	; (8003f1c <SystemInit+0x28>)
 8003f0a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003f0e:	609a      	str	r2, [r3, #8]
#endif
}
 8003f10:	bf00      	nop
 8003f12:	46bd      	mov	sp, r7
 8003f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f18:	4770      	bx	lr
 8003f1a:	bf00      	nop
 8003f1c:	e000ed00 	.word	0xe000ed00

08003f20 <Reset_Handler>:
 8003f20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f58 <LoopFillZerobss+0x14>
 8003f24:	2100      	movs	r1, #0
 8003f26:	e003      	b.n	8003f30 <LoopCopyDataInit>

08003f28 <CopyDataInit>:
 8003f28:	4b0c      	ldr	r3, [pc, #48]	; (8003f5c <LoopFillZerobss+0x18>)
 8003f2a:	585b      	ldr	r3, [r3, r1]
 8003f2c:	5043      	str	r3, [r0, r1]
 8003f2e:	3104      	adds	r1, #4

08003f30 <LoopCopyDataInit>:
 8003f30:	480b      	ldr	r0, [pc, #44]	; (8003f60 <LoopFillZerobss+0x1c>)
 8003f32:	4b0c      	ldr	r3, [pc, #48]	; (8003f64 <LoopFillZerobss+0x20>)
 8003f34:	1842      	adds	r2, r0, r1
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d3f6      	bcc.n	8003f28 <CopyDataInit>
 8003f3a:	4a0b      	ldr	r2, [pc, #44]	; (8003f68 <LoopFillZerobss+0x24>)
 8003f3c:	e002      	b.n	8003f44 <LoopFillZerobss>

08003f3e <FillZerobss>:
 8003f3e:	2300      	movs	r3, #0
 8003f40:	f842 3b04 	str.w	r3, [r2], #4

08003f44 <LoopFillZerobss>:
 8003f44:	4b09      	ldr	r3, [pc, #36]	; (8003f6c <LoopFillZerobss+0x28>)
 8003f46:	429a      	cmp	r2, r3
 8003f48:	d3f9      	bcc.n	8003f3e <FillZerobss>
 8003f4a:	f7ff ffd3 	bl	8003ef4 <SystemInit>
 8003f4e:	f004 f90b 	bl	8008168 <__libc_init_array>
 8003f52:	f7ff f99d 	bl	8003290 <main>
 8003f56:	4770      	bx	lr
 8003f58:	20020000 	.word	0x20020000
 8003f5c:	0800a168 	.word	0x0800a168
 8003f60:	20000000 	.word	0x20000000
 8003f64:	200009e8 	.word	0x200009e8
 8003f68:	200009e8 	.word	0x200009e8
 8003f6c:	20003e60 	.word	0x20003e60

08003f70 <ADC_IRQHandler>:
 8003f70:	e7fe      	b.n	8003f70 <ADC_IRQHandler>
	...

08003f74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f78:	4b0e      	ldr	r3, [pc, #56]	; (8003fb4 <HAL_Init+0x40>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a0d      	ldr	r2, [pc, #52]	; (8003fb4 <HAL_Init+0x40>)
 8003f7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f82:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f84:	4b0b      	ldr	r3, [pc, #44]	; (8003fb4 <HAL_Init+0x40>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a0a      	ldr	r2, [pc, #40]	; (8003fb4 <HAL_Init+0x40>)
 8003f8a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f8e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f90:	4b08      	ldr	r3, [pc, #32]	; (8003fb4 <HAL_Init+0x40>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a07      	ldr	r2, [pc, #28]	; (8003fb4 <HAL_Init+0x40>)
 8003f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f9a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f9c:	2003      	movs	r0, #3
 8003f9e:	f000 f94d 	bl	800423c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	f000 f808 	bl	8003fb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fa8:	f7ff fd2c 	bl	8003a04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fac:	2300      	movs	r3, #0
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	40023c00 	.word	0x40023c00

08003fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fc0:	4b12      	ldr	r3, [pc, #72]	; (800400c <HAL_InitTick+0x54>)
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	4b12      	ldr	r3, [pc, #72]	; (8004010 <HAL_InitTick+0x58>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	4619      	mov	r1, r3
 8003fca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fce:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f000 f965 	bl	80042a6 <HAL_SYSTICK_Config>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e00e      	b.n	8004004 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2b0f      	cmp	r3, #15
 8003fea:	d80a      	bhi.n	8004002 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fec:	2200      	movs	r2, #0
 8003fee:	6879      	ldr	r1, [r7, #4]
 8003ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff4:	f000 f92d 	bl	8004252 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003ff8:	4a06      	ldr	r2, [pc, #24]	; (8004014 <HAL_InitTick+0x5c>)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ffe:	2300      	movs	r3, #0
 8004000:	e000      	b.n	8004004 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
}
 8004004:	4618      	mov	r0, r3
 8004006:	3708      	adds	r7, #8
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	20000974 	.word	0x20000974
 8004010:	2000097c 	.word	0x2000097c
 8004014:	20000978 	.word	0x20000978

08004018 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800401c:	4b06      	ldr	r3, [pc, #24]	; (8004038 <HAL_IncTick+0x20>)
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	461a      	mov	r2, r3
 8004022:	4b06      	ldr	r3, [pc, #24]	; (800403c <HAL_IncTick+0x24>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4413      	add	r3, r2
 8004028:	4a04      	ldr	r2, [pc, #16]	; (800403c <HAL_IncTick+0x24>)
 800402a:	6013      	str	r3, [r2, #0]
}
 800402c:	bf00      	nop
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr
 8004036:	bf00      	nop
 8004038:	2000097c 	.word	0x2000097c
 800403c:	20003e58 	.word	0x20003e58

08004040 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
  return uwTick;
 8004044:	4b03      	ldr	r3, [pc, #12]	; (8004054 <HAL_GetTick+0x14>)
 8004046:	681b      	ldr	r3, [r3, #0]
}
 8004048:	4618      	mov	r0, r3
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	20003e58 	.word	0x20003e58

08004058 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b084      	sub	sp, #16
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004060:	f7ff ffee 	bl	8004040 <HAL_GetTick>
 8004064:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004070:	d005      	beq.n	800407e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004072:	4b09      	ldr	r3, [pc, #36]	; (8004098 <HAL_Delay+0x40>)
 8004074:	781b      	ldrb	r3, [r3, #0]
 8004076:	461a      	mov	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4413      	add	r3, r2
 800407c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800407e:	bf00      	nop
 8004080:	f7ff ffde 	bl	8004040 <HAL_GetTick>
 8004084:	4602      	mov	r2, r0
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	1ad3      	subs	r3, r2, r3
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	429a      	cmp	r2, r3
 800408e:	d8f7      	bhi.n	8004080 <HAL_Delay+0x28>
  {
  }
}
 8004090:	bf00      	nop
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	2000097c 	.word	0x2000097c

0800409c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800409c:	b480      	push	{r7}
 800409e:	b085      	sub	sp, #20
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040ac:	4b0c      	ldr	r3, [pc, #48]	; (80040e0 <__NVIC_SetPriorityGrouping+0x44>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80040b8:	4013      	ands	r3, r2
 80040ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80040c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80040cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040ce:	4a04      	ldr	r2, [pc, #16]	; (80040e0 <__NVIC_SetPriorityGrouping+0x44>)
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	60d3      	str	r3, [r2, #12]
}
 80040d4:	bf00      	nop
 80040d6:	3714      	adds	r7, #20
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr
 80040e0:	e000ed00 	.word	0xe000ed00

080040e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80040e8:	4b04      	ldr	r3, [pc, #16]	; (80040fc <__NVIC_GetPriorityGrouping+0x18>)
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	0a1b      	lsrs	r3, r3, #8
 80040ee:	f003 0307 	and.w	r3, r3, #7
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	46bd      	mov	sp, r7
 80040f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fa:	4770      	bx	lr
 80040fc:	e000ed00 	.word	0xe000ed00

08004100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	4603      	mov	r3, r0
 8004108:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800410a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800410e:	2b00      	cmp	r3, #0
 8004110:	db0b      	blt.n	800412a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004112:	79fb      	ldrb	r3, [r7, #7]
 8004114:	f003 021f 	and.w	r2, r3, #31
 8004118:	4907      	ldr	r1, [pc, #28]	; (8004138 <__NVIC_EnableIRQ+0x38>)
 800411a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800411e:	095b      	lsrs	r3, r3, #5
 8004120:	2001      	movs	r0, #1
 8004122:	fa00 f202 	lsl.w	r2, r0, r2
 8004126:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800412a:	bf00      	nop
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
 8004136:	bf00      	nop
 8004138:	e000e100 	.word	0xe000e100

0800413c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	4603      	mov	r3, r0
 8004144:	6039      	str	r1, [r7, #0]
 8004146:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800414c:	2b00      	cmp	r3, #0
 800414e:	db0a      	blt.n	8004166 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004150:	683b      	ldr	r3, [r7, #0]
 8004152:	b2da      	uxtb	r2, r3
 8004154:	490c      	ldr	r1, [pc, #48]	; (8004188 <__NVIC_SetPriority+0x4c>)
 8004156:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415a:	0112      	lsls	r2, r2, #4
 800415c:	b2d2      	uxtb	r2, r2
 800415e:	440b      	add	r3, r1
 8004160:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004164:	e00a      	b.n	800417c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	b2da      	uxtb	r2, r3
 800416a:	4908      	ldr	r1, [pc, #32]	; (800418c <__NVIC_SetPriority+0x50>)
 800416c:	79fb      	ldrb	r3, [r7, #7]
 800416e:	f003 030f 	and.w	r3, r3, #15
 8004172:	3b04      	subs	r3, #4
 8004174:	0112      	lsls	r2, r2, #4
 8004176:	b2d2      	uxtb	r2, r2
 8004178:	440b      	add	r3, r1
 800417a:	761a      	strb	r2, [r3, #24]
}
 800417c:	bf00      	nop
 800417e:	370c      	adds	r7, #12
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr
 8004188:	e000e100 	.word	0xe000e100
 800418c:	e000ed00 	.word	0xe000ed00

08004190 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004190:	b480      	push	{r7}
 8004192:	b089      	sub	sp, #36	; 0x24
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	f1c3 0307 	rsb	r3, r3, #7
 80041aa:	2b04      	cmp	r3, #4
 80041ac:	bf28      	it	cs
 80041ae:	2304      	movcs	r3, #4
 80041b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	3304      	adds	r3, #4
 80041b6:	2b06      	cmp	r3, #6
 80041b8:	d902      	bls.n	80041c0 <NVIC_EncodePriority+0x30>
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	3b03      	subs	r3, #3
 80041be:	e000      	b.n	80041c2 <NVIC_EncodePriority+0x32>
 80041c0:	2300      	movs	r3, #0
 80041c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041c4:	f04f 32ff 	mov.w	r2, #4294967295
 80041c8:	69bb      	ldr	r3, [r7, #24]
 80041ca:	fa02 f303 	lsl.w	r3, r2, r3
 80041ce:	43da      	mvns	r2, r3
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	401a      	ands	r2, r3
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80041d8:	f04f 31ff 	mov.w	r1, #4294967295
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	fa01 f303 	lsl.w	r3, r1, r3
 80041e2:	43d9      	mvns	r1, r3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041e8:	4313      	orrs	r3, r2
         );
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	3724      	adds	r7, #36	; 0x24
 80041ee:	46bd      	mov	sp, r7
 80041f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f4:	4770      	bx	lr
	...

080041f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	b082      	sub	sp, #8
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3b01      	subs	r3, #1
 8004204:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004208:	d301      	bcc.n	800420e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800420a:	2301      	movs	r3, #1
 800420c:	e00f      	b.n	800422e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800420e:	4a0a      	ldr	r2, [pc, #40]	; (8004238 <SysTick_Config+0x40>)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	3b01      	subs	r3, #1
 8004214:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004216:	210f      	movs	r1, #15
 8004218:	f04f 30ff 	mov.w	r0, #4294967295
 800421c:	f7ff ff8e 	bl	800413c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004220:	4b05      	ldr	r3, [pc, #20]	; (8004238 <SysTick_Config+0x40>)
 8004222:	2200      	movs	r2, #0
 8004224:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004226:	4b04      	ldr	r3, [pc, #16]	; (8004238 <SysTick_Config+0x40>)
 8004228:	2207      	movs	r2, #7
 800422a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3708      	adds	r7, #8
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	e000e010 	.word	0xe000e010

0800423c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004244:	6878      	ldr	r0, [r7, #4]
 8004246:	f7ff ff29 	bl	800409c <__NVIC_SetPriorityGrouping>
}
 800424a:	bf00      	nop
 800424c:	3708      	adds	r7, #8
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}

08004252 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004252:	b580      	push	{r7, lr}
 8004254:	b086      	sub	sp, #24
 8004256:	af00      	add	r7, sp, #0
 8004258:	4603      	mov	r3, r0
 800425a:	60b9      	str	r1, [r7, #8]
 800425c:	607a      	str	r2, [r7, #4]
 800425e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004260:	2300      	movs	r3, #0
 8004262:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004264:	f7ff ff3e 	bl	80040e4 <__NVIC_GetPriorityGrouping>
 8004268:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	68b9      	ldr	r1, [r7, #8]
 800426e:	6978      	ldr	r0, [r7, #20]
 8004270:	f7ff ff8e 	bl	8004190 <NVIC_EncodePriority>
 8004274:	4602      	mov	r2, r0
 8004276:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800427a:	4611      	mov	r1, r2
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff ff5d 	bl	800413c <__NVIC_SetPriority>
}
 8004282:	bf00      	nop
 8004284:	3718      	adds	r7, #24
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800428a:	b580      	push	{r7, lr}
 800428c:	b082      	sub	sp, #8
 800428e:	af00      	add	r7, sp, #0
 8004290:	4603      	mov	r3, r0
 8004292:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff ff31 	bl	8004100 <__NVIC_EnableIRQ>
}
 800429e:	bf00      	nop
 80042a0:	3708      	adds	r7, #8
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}

080042a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042a6:	b580      	push	{r7, lr}
 80042a8:	b082      	sub	sp, #8
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7ff ffa2 	bl	80041f8 <SysTick_Config>
 80042b4:	4603      	mov	r3, r0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	3708      	adds	r7, #8
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 80042be:	b580      	push	{r7, lr}
 80042c0:	b082      	sub	sp, #8
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d101      	bne.n	80042d0 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e014      	b.n	80042fa <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	791b      	ldrb	r3, [r3, #4]
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d105      	bne.n	80042e6 <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f7ff fbb7 	bl	8003a54 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2202      	movs	r2, #2
 80042ea:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2201      	movs	r2, #1
 80042f6:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 80042f8:	2300      	movs	r3, #0
}
 80042fa:	4618      	mov	r0, r3
 80042fc:	3708      	adds	r7, #8
 80042fe:	46bd      	mov	sp, r7
 8004300:	bd80      	pop	{r7, pc}
	...

08004304 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 8004304:	b580      	push	{r7, lr}
 8004306:	b086      	sub	sp, #24
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
 8004310:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 8004312:	2300      	movs	r3, #0
 8004314:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	795b      	ldrb	r3, [r3, #5]
 800431a:	2b01      	cmp	r3, #1
 800431c:	d101      	bne.n	8004322 <HAL_DAC_Start_DMA+0x1e>
 800431e:	2302      	movs	r3, #2
 8004320:	e08e      	b.n	8004440 <HAL_DAC_Start_DMA+0x13c>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2201      	movs	r2, #1
 8004326:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2202      	movs	r2, #2
 800432c:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d12a      	bne.n	800438a <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	4a43      	ldr	r2, [pc, #268]	; (8004448 <HAL_DAC_Start_DMA+0x144>)
 800433a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	689b      	ldr	r3, [r3, #8]
 8004340:	4a42      	ldr	r2, [pc, #264]	; (800444c <HAL_DAC_Start_DMA+0x148>)
 8004342:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	4a41      	ldr	r2, [pc, #260]	; (8004450 <HAL_DAC_Start_DMA+0x14c>)
 800434a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel1 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN1;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800435a:	601a      	str	r2, [r3, #0]
    
    /* Case of use of channel 1 */
    switch(Alignment)
 800435c:	6a3b      	ldr	r3, [r7, #32]
 800435e:	2b04      	cmp	r3, #4
 8004360:	d009      	beq.n	8004376 <HAL_DAC_Start_DMA+0x72>
 8004362:	2b08      	cmp	r3, #8
 8004364:	d00c      	beq.n	8004380 <HAL_DAC_Start_DMA+0x7c>
 8004366:	2b00      	cmp	r3, #0
 8004368:	d000      	beq.n	800436c <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 800436a:	e039      	b.n	80043e0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	3308      	adds	r3, #8
 8004372:	617b      	str	r3, [r7, #20]
        break;
 8004374:	e034      	b.n	80043e0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	330c      	adds	r3, #12
 800437c:	617b      	str	r3, [r7, #20]
        break;
 800437e:	e02f      	b.n	80043e0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	3310      	adds	r3, #16
 8004386:	617b      	str	r3, [r7, #20]
        break;
 8004388:	e02a      	b.n	80043e0 <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	4a31      	ldr	r2, [pc, #196]	; (8004454 <HAL_DAC_Start_DMA+0x150>)
 8004390:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	4a30      	ldr	r2, [pc, #192]	; (8004458 <HAL_DAC_Start_DMA+0x154>)
 8004398:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	4a2f      	ldr	r2, [pc, #188]	; (800445c <HAL_DAC_Start_DMA+0x158>)
 80043a0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the selected DAC channel2 DMA request */
    hdac->Instance->CR |= DAC_CR_DMAEN2;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80043b0:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch(Alignment)
 80043b2:	6a3b      	ldr	r3, [r7, #32]
 80043b4:	2b04      	cmp	r3, #4
 80043b6:	d009      	beq.n	80043cc <HAL_DAC_Start_DMA+0xc8>
 80043b8:	2b08      	cmp	r3, #8
 80043ba:	d00c      	beq.n	80043d6 <HAL_DAC_Start_DMA+0xd2>
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d000      	beq.n	80043c2 <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80043c0:	e00e      	b.n	80043e0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	3314      	adds	r3, #20
 80043c8:	617b      	str	r3, [r7, #20]
        break;
 80043ca:	e009      	b.n	80043e0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	3318      	adds	r3, #24
 80043d2:	617b      	str	r3, [r7, #20]
        break;
 80043d4:	e004      	b.n	80043e0 <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	331c      	adds	r3, #28
 80043dc:	617b      	str	r3, [r7, #20]
        break;
 80043de:	bf00      	nop
    }
  }
  
  /* Enable the DMA Stream */
  if(Channel == DAC_CHANNEL_1)
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d10f      	bne.n	8004406 <HAL_DAC_Start_DMA+0x102>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043f4:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6898      	ldr	r0, [r3, #8]
 80043fa:	6879      	ldr	r1, [r7, #4]
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	697a      	ldr	r2, [r7, #20]
 8004400:	f000 fa12 	bl	8004828 <HAL_DMA_Start_IT>
 8004404:	e00e      	b.n	8004424 <HAL_DAC_Start_DMA+0x120>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8004414:	601a      	str	r2, [r3, #0]
    
    /* Enable the DMA Stream */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	68d8      	ldr	r0, [r3, #12]
 800441a:	6879      	ldr	r1, [r7, #4]
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	697a      	ldr	r2, [r7, #20]
 8004420:	f000 fa02 	bl	8004828 <HAL_DMA_Start_IT>
  }
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	6819      	ldr	r1, [r3, #0]
 800442a:	2201      	movs	r2, #1
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	409a      	lsls	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	430a      	orrs	r2, r1
 8004436:	601a      	str	r2, [r3, #0]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2200      	movs	r2, #0
 800443c:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800443e:	2300      	movs	r3, #0
}
 8004440:	4618      	mov	r0, r3
 8004442:	3718      	adds	r7, #24
 8004444:	46bd      	mov	sp, r7
 8004446:	bd80      	pop	{r7, pc}
 8004448:	080045b9 	.word	0x080045b9
 800444c:	080045db 	.word	0x080045db
 8004450:	080045f7 	.word	0x080045f7
 8004454:	08004661 	.word	0x08004661
 8004458:	08004683 	.word	0x08004683
 800445c:	0800469f 	.word	0x0800469f

08004460 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b084      	sub	sp, #16
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800446a:	2300      	movs	r3, #0
 800446c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6819      	ldr	r1, [r3, #0]
 8004474:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	fa02 f303 	lsl.w	r3, r2, r3
 800447e:	43da      	mvns	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	400a      	ands	r2, r1
 8004486:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6819      	ldr	r1, [r3, #0]
 800448e:	2201      	movs	r2, #1
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	fa02 f303 	lsl.w	r3, r2, r3
 8004496:	43da      	mvns	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	400a      	ands	r2, r1
 800449e:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d107      	bne.n	80044b6 <HAL_DAC_Stop_DMA+0x56>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f000 fa14 	bl	80048d8 <HAL_DMA_Abort>
 80044b0:	4603      	mov	r3, r0
 80044b2:	73fb      	strb	r3, [r7, #15]
 80044b4:	e006      	b.n	80044c4 <HAL_DAC_Stop_DMA+0x64>
  }
  else /* Channel2 is used for */
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	4618      	mov	r0, r3
 80044bc:	f000 fa0c 	bl	80048d8 <HAL_DMA_Abort>
 80044c0:	4603      	mov	r3, r0
 80044c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 80044c4:	7bfb      	ldrb	r3, [r7, #15]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d003      	beq.n	80044d2 <HAL_DAC_Stop_DMA+0x72>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2204      	movs	r2, #4
 80044ce:	711a      	strb	r2, [r3, #4]
 80044d0:	e002      	b.n	80044d8 <HAL_DAC_Stop_DMA+0x78>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	2201      	movs	r2, #1
 80044d6:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 80044d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044da:	4618      	mov	r0, r3
 80044dc:	3710      	adds	r7, #16
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80044e2:	b480      	push	{r7}
 80044e4:	b083      	sub	sp, #12
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 80044ea:	bf00      	nop
 80044ec:	370c      	adds	r7, #12
 80044ee:	46bd      	mov	sp, r7
 80044f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f4:	4770      	bx	lr

080044f6 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80044fe:	bf00      	nop
 8004500:	370c      	adds	r7, #12
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr

0800450a <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800451c:	4770      	bx	lr

0800451e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800451e:	b480      	push	{r7}
 8004520:	b087      	sub	sp, #28
 8004522:	af00      	add	r7, sp, #0
 8004524:	60f8      	str	r0, [r7, #12]
 8004526:	60b9      	str	r1, [r7, #8]
 8004528:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800452a:	2300      	movs	r3, #0
 800452c:	617b      	str	r3, [r7, #20]
 800452e:	2300      	movs	r3, #0
 8004530:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	795b      	ldrb	r3, [r3, #5]
 8004536:	2b01      	cmp	r3, #1
 8004538:	d101      	bne.n	800453e <HAL_DAC_ConfigChannel+0x20>
 800453a:	2302      	movs	r3, #2
 800453c:	e036      	b.n	80045ac <HAL_DAC_ConfigChannel+0x8e>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2201      	movs	r2, #1
 8004542:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2202      	movs	r2, #2
 8004548:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8004552:	f640 72fe 	movw	r2, #4094	; 0xffe
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	fa02 f303 	lsl.w	r3, r2, r3
 800455c:	43db      	mvns	r3, r3
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	4013      	ands	r3, r2
 8004562:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	4313      	orrs	r3, r2
 800456e:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8004570:	693a      	ldr	r2, [r7, #16]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	fa02 f303 	lsl.w	r3, r2, r3
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	4313      	orrs	r3, r2
 800457c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	697a      	ldr	r2, [r7, #20]
 8004584:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	6819      	ldr	r1, [r3, #0]
 800458c:	22c0      	movs	r2, #192	; 0xc0
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	fa02 f303 	lsl.w	r3, r2, r3
 8004594:	43da      	mvns	r2, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	400a      	ands	r2, r1
 800459c:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2201      	movs	r2, #1
 80045a2:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2200      	movs	r2, #0
 80045a8:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80045aa:	2300      	movs	r3, #0
}
 80045ac:	4618      	mov	r0, r3
 80045ae:	371c      	adds	r7, #28
 80045b0:	46bd      	mov	sp, r7
 80045b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b6:	4770      	bx	lr

080045b8 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045c4:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 80045c6:	68f8      	ldr	r0, [r7, #12]
 80045c8:	f7ff ff8b 	bl	80044e2 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2201      	movs	r2, #1
 80045d0:	711a      	strb	r2, [r3, #4]
}
 80045d2:	bf00      	nop
 80045d4:	3710      	adds	r7, #16
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b084      	sub	sp, #16
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e6:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 80045e8:	68f8      	ldr	r0, [r7, #12]
 80045ea:	f7ff ff84 	bl	80044f6 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80045ee:	bf00      	nop
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b084      	sub	sp, #16
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004602:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	f043 0204 	orr.w	r2, r3, #4
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f7ff ff7a 	bl	800450a <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2201      	movs	r2, #1
 800461a:	711a      	strb	r2, [r3, #4]
}
 800461c:	bf00      	nop
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback could be implemented in the user file
   */
}
 800462c:	bf00      	nop
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800466c:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 800466e:	68f8      	ldr	r0, [r7, #12]
 8004670:	f7ff ffd8 	bl	8004624 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  
  hdac->State= HAL_DAC_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2201      	movs	r2, #1
 8004678:	711a      	strb	r2, [r3, #4]
}
 800467a:	bf00      	nop
 800467c:	3710      	adds	r7, #16
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b084      	sub	sp, #16
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800468e:	60fb      	str	r3, [r7, #12]
    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 8004690:	68f8      	ldr	r0, [r7, #12]
 8004692:	f7ff ffd1 	bl	8004638 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004696:	bf00      	nop
 8004698:	3710      	adds	r7, #16
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}

0800469e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 800469e:	b580      	push	{r7, lr}
 80046a0:	b084      	sub	sp, #16
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046aa:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	f043 0204 	orr.w	r2, r3, #4
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 80046b8:	68f8      	ldr	r0, [r7, #12]
 80046ba:	f7ff ffc7 	bl	800464c <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    
  hdac->State= HAL_DAC_STATE_READY;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2201      	movs	r2, #1
 80046c2:	711a      	strb	r2, [r3, #4]
}
 80046c4:	bf00      	nop
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}

080046cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b086      	sub	sp, #24
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80046d4:	2300      	movs	r3, #0
 80046d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80046d8:	f7ff fcb2 	bl	8004040 <HAL_GetTick>
 80046dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d101      	bne.n	80046e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80046e4:	2301      	movs	r3, #1
 80046e6:	e099      	b.n	800481c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2200      	movs	r2, #0
 80046ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2202      	movs	r2, #2
 80046f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0201 	bic.w	r2, r2, #1
 8004706:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004708:	e00f      	b.n	800472a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800470a:	f7ff fc99 	bl	8004040 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b05      	cmp	r3, #5
 8004716:	d908      	bls.n	800472a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2220      	movs	r2, #32
 800471c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2203      	movs	r2, #3
 8004722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e078      	b.n	800481c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f003 0301 	and.w	r3, r3, #1
 8004734:	2b00      	cmp	r3, #0
 8004736:	d1e8      	bne.n	800470a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004740:	697a      	ldr	r2, [r7, #20]
 8004742:	4b38      	ldr	r3, [pc, #224]	; (8004824 <HAL_DMA_Init+0x158>)
 8004744:	4013      	ands	r3, r2
 8004746:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004756:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	691b      	ldr	r3, [r3, #16]
 800475c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004762:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800476e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a1b      	ldr	r3, [r3, #32]
 8004774:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004776:	697a      	ldr	r2, [r7, #20]
 8004778:	4313      	orrs	r3, r2
 800477a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004780:	2b04      	cmp	r3, #4
 8004782:	d107      	bne.n	8004794 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800478c:	4313      	orrs	r3, r2
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	4313      	orrs	r3, r2
 8004792:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	697a      	ldr	r2, [r7, #20]
 800479a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	f023 0307 	bic.w	r3, r3, #7
 80047aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b0:	697a      	ldr	r2, [r7, #20]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ba:	2b04      	cmp	r3, #4
 80047bc:	d117      	bne.n	80047ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c2:	697a      	ldr	r2, [r7, #20]
 80047c4:	4313      	orrs	r3, r2
 80047c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d00e      	beq.n	80047ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f000 fb0d 	bl	8004df0 <DMA_CheckFifoParam>
 80047d6:	4603      	mov	r3, r0
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d008      	beq.n	80047ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2240      	movs	r2, #64	; 0x40
 80047e0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2201      	movs	r2, #1
 80047e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80047ea:	2301      	movs	r3, #1
 80047ec:	e016      	b.n	800481c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	697a      	ldr	r2, [r7, #20]
 80047f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80047f6:	6878      	ldr	r0, [r7, #4]
 80047f8:	f000 fac4 	bl	8004d84 <DMA_CalcBaseAndBitshift>
 80047fc:	4603      	mov	r3, r0
 80047fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004804:	223f      	movs	r2, #63	; 0x3f
 8004806:	409a      	lsls	r2, r3
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2201      	movs	r2, #1
 8004816:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3718      	adds	r7, #24
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}
 8004824:	f010803f 	.word	0xf010803f

08004828 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b086      	sub	sp, #24
 800482c:	af00      	add	r7, sp, #0
 800482e:	60f8      	str	r0, [r7, #12]
 8004830:	60b9      	str	r1, [r7, #8]
 8004832:	607a      	str	r2, [r7, #4]
 8004834:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004836:	2300      	movs	r3, #0
 8004838:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800483e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004846:	2b01      	cmp	r3, #1
 8004848:	d101      	bne.n	800484e <HAL_DMA_Start_IT+0x26>
 800484a:	2302      	movs	r3, #2
 800484c:	e040      	b.n	80048d0 <HAL_DMA_Start_IT+0xa8>
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2201      	movs	r2, #1
 8004852:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800485c:	b2db      	uxtb	r3, r3
 800485e:	2b01      	cmp	r3, #1
 8004860:	d12f      	bne.n	80048c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2202      	movs	r2, #2
 8004866:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	687a      	ldr	r2, [r7, #4]
 8004874:	68b9      	ldr	r1, [r7, #8]
 8004876:	68f8      	ldr	r0, [r7, #12]
 8004878:	f000 fa56 	bl	8004d28 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004880:	223f      	movs	r2, #63	; 0x3f
 8004882:	409a      	lsls	r2, r3
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0216 	orr.w	r2, r2, #22
 8004896:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800489c:	2b00      	cmp	r3, #0
 800489e:	d007      	beq.n	80048b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f042 0208 	orr.w	r2, r2, #8
 80048ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	e005      	b.n	80048ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80048ca:	2302      	movs	r3, #2
 80048cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80048ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	3718      	adds	r7, #24
 80048d4:	46bd      	mov	sp, r7
 80048d6:	bd80      	pop	{r7, pc}

080048d8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048d8:	b580      	push	{r7, lr}
 80048da:	b084      	sub	sp, #16
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048e4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80048e6:	f7ff fbab 	bl	8004040 <HAL_GetTick>
 80048ea:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d008      	beq.n	800490a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2280      	movs	r2, #128	; 0x80
 80048fc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e052      	b.n	80049b0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f022 0216 	bic.w	r2, r2, #22
 8004918:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	695a      	ldr	r2, [r3, #20]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004928:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800492e:	2b00      	cmp	r3, #0
 8004930:	d103      	bne.n	800493a <HAL_DMA_Abort+0x62>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004936:	2b00      	cmp	r3, #0
 8004938:	d007      	beq.n	800494a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681a      	ldr	r2, [r3, #0]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f022 0208 	bic.w	r2, r2, #8
 8004948:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f022 0201 	bic.w	r2, r2, #1
 8004958:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800495a:	e013      	b.n	8004984 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800495c:	f7ff fb70 	bl	8004040 <HAL_GetTick>
 8004960:	4602      	mov	r2, r0
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	2b05      	cmp	r3, #5
 8004968:	d90c      	bls.n	8004984 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2220      	movs	r2, #32
 800496e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2203      	movs	r2, #3
 800497c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004980:	2303      	movs	r3, #3
 8004982:	e015      	b.n	80049b0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f003 0301 	and.w	r3, r3, #1
 800498e:	2b00      	cmp	r3, #0
 8004990:	d1e4      	bne.n	800495c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004996:	223f      	movs	r2, #63	; 0x3f
 8004998:	409a      	lsls	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2200      	movs	r2, #0
 80049a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d004      	beq.n	80049d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2280      	movs	r2, #128	; 0x80
 80049d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e00c      	b.n	80049f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2205      	movs	r2, #5
 80049da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681a      	ldr	r2, [r3, #0]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f022 0201 	bic.w	r2, r2, #1
 80049ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b086      	sub	sp, #24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004a04:	2300      	movs	r3, #0
 8004a06:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004a08:	4b92      	ldr	r3, [pc, #584]	; (8004c54 <HAL_DMA_IRQHandler+0x258>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a92      	ldr	r2, [pc, #584]	; (8004c58 <HAL_DMA_IRQHandler+0x25c>)
 8004a0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004a12:	0a9b      	lsrs	r3, r3, #10
 8004a14:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a1a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a26:	2208      	movs	r2, #8
 8004a28:	409a      	lsls	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	4013      	ands	r3, r2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d01a      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f003 0304 	and.w	r3, r3, #4
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d013      	beq.n	8004a68 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0204 	bic.w	r2, r2, #4
 8004a4e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a54:	2208      	movs	r2, #8
 8004a56:	409a      	lsls	r2, r3
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a60:	f043 0201 	orr.w	r2, r3, #1
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a6c:	2201      	movs	r2, #1
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4013      	ands	r3, r2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d012      	beq.n	8004a9e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d00b      	beq.n	8004a9e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	409a      	lsls	r2, r3
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a96:	f043 0202 	orr.w	r2, r3, #2
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aa2:	2204      	movs	r2, #4
 8004aa4:	409a      	lsls	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	4013      	ands	r3, r2
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d012      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00b      	beq.n	8004ad4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ac0:	2204      	movs	r2, #4
 8004ac2:	409a      	lsls	r2, r3
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004acc:	f043 0204 	orr.w	r2, r3, #4
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ad8:	2210      	movs	r2, #16
 8004ada:	409a      	lsls	r2, r3
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	4013      	ands	r3, r2
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d043      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0308 	and.w	r3, r3, #8
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d03c      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af6:	2210      	movs	r2, #16
 8004af8:	409a      	lsls	r2, r3
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d018      	beq.n	8004b3e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d108      	bne.n	8004b2c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d024      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	4798      	blx	r3
 8004b2a:	e01f      	b.n	8004b6c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d01b      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	4798      	blx	r3
 8004b3c:	e016      	b.n	8004b6c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d107      	bne.n	8004b5c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f022 0208 	bic.w	r2, r2, #8
 8004b5a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d003      	beq.n	8004b6c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b68:	6878      	ldr	r0, [r7, #4]
 8004b6a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b70:	2220      	movs	r2, #32
 8004b72:	409a      	lsls	r2, r3
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4013      	ands	r3, r2
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	f000 808e 	beq.w	8004c9a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0310 	and.w	r3, r3, #16
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	f000 8086 	beq.w	8004c9a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b92:	2220      	movs	r2, #32
 8004b94:	409a      	lsls	r2, r3
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b05      	cmp	r3, #5
 8004ba4:	d136      	bne.n	8004c14 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f022 0216 	bic.w	r2, r2, #22
 8004bb4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	695a      	ldr	r2, [r3, #20]
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bc4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d103      	bne.n	8004bd6 <HAL_DMA_IRQHandler+0x1da>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d007      	beq.n	8004be6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681a      	ldr	r2, [r3, #0]
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f022 0208 	bic.w	r2, r2, #8
 8004be4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bea:	223f      	movs	r2, #63	; 0x3f
 8004bec:	409a      	lsls	r2, r3
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d07d      	beq.n	8004d06 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	4798      	blx	r3
        }
        return;
 8004c12:	e078      	b.n	8004d06 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d01c      	beq.n	8004c5c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d108      	bne.n	8004c42 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d030      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	4798      	blx	r3
 8004c40:	e02b      	b.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d027      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4e:	6878      	ldr	r0, [r7, #4]
 8004c50:	4798      	blx	r3
 8004c52:	e022      	b.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
 8004c54:	20000974 	.word	0x20000974
 8004c58:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d10f      	bne.n	8004c8a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f022 0210 	bic.w	r2, r2, #16
 8004c78:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d003      	beq.n	8004c9a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d032      	beq.n	8004d08 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ca6:	f003 0301 	and.w	r3, r3, #1
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d022      	beq.n	8004cf4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	2205      	movs	r2, #5
 8004cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f022 0201 	bic.w	r2, r2, #1
 8004cc4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	3301      	adds	r3, #1
 8004cca:	60bb      	str	r3, [r7, #8]
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d307      	bcc.n	8004ce2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0301 	and.w	r3, r3, #1
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1f2      	bne.n	8004cc6 <HAL_DMA_IRQHandler+0x2ca>
 8004ce0:	e000      	b.n	8004ce4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004ce2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d005      	beq.n	8004d08 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	4798      	blx	r3
 8004d04:	e000      	b.n	8004d08 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004d06:	bf00      	nop
    }
  }
}
 8004d08:	3718      	adds	r7, #24
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop

08004d10 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	370c      	adds	r7, #12
 8004d20:	46bd      	mov	sp, r7
 8004d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d26:	4770      	bx	lr

08004d28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	b085      	sub	sp, #20
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	60f8      	str	r0, [r7, #12]
 8004d30:	60b9      	str	r1, [r7, #8]
 8004d32:	607a      	str	r2, [r7, #4]
 8004d34:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d44:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	683a      	ldr	r2, [r7, #0]
 8004d4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	2b40      	cmp	r3, #64	; 0x40
 8004d54:	d108      	bne.n	8004d68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68ba      	ldr	r2, [r7, #8]
 8004d64:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d66:	e007      	b.n	8004d78 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	68ba      	ldr	r2, [r7, #8]
 8004d6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	60da      	str	r2, [r3, #12]
}
 8004d78:	bf00      	nop
 8004d7a:	3714      	adds	r7, #20
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d82:	4770      	bx	lr

08004d84 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	3b10      	subs	r3, #16
 8004d94:	4a14      	ldr	r2, [pc, #80]	; (8004de8 <DMA_CalcBaseAndBitshift+0x64>)
 8004d96:	fba2 2303 	umull	r2, r3, r2, r3
 8004d9a:	091b      	lsrs	r3, r3, #4
 8004d9c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004d9e:	4a13      	ldr	r2, [pc, #76]	; (8004dec <DMA_CalcBaseAndBitshift+0x68>)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	4413      	add	r3, r2
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	461a      	mov	r2, r3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2b03      	cmp	r3, #3
 8004db0:	d909      	bls.n	8004dc6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004dba:	f023 0303 	bic.w	r3, r3, #3
 8004dbe:	1d1a      	adds	r2, r3, #4
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	659a      	str	r2, [r3, #88]	; 0x58
 8004dc4:	e007      	b.n	8004dd6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004dce:	f023 0303 	bic.w	r3, r3, #3
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	3714      	adds	r7, #20
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr
 8004de6:	bf00      	nop
 8004de8:	aaaaaaab 	.word	0xaaaaaaab
 8004dec:	0800a0d8 	.word	0x0800a0d8

08004df0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b085      	sub	sp, #20
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004df8:	2300      	movs	r3, #0
 8004dfa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d11f      	bne.n	8004e4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	2b03      	cmp	r3, #3
 8004e0e:	d855      	bhi.n	8004ebc <DMA_CheckFifoParam+0xcc>
 8004e10:	a201      	add	r2, pc, #4	; (adr r2, 8004e18 <DMA_CheckFifoParam+0x28>)
 8004e12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e16:	bf00      	nop
 8004e18:	08004e29 	.word	0x08004e29
 8004e1c:	08004e3b 	.word	0x08004e3b
 8004e20:	08004e29 	.word	0x08004e29
 8004e24:	08004ebd 	.word	0x08004ebd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d045      	beq.n	8004ec0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e38:	e042      	b.n	8004ec0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e3e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e42:	d13f      	bne.n	8004ec4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e48:	e03c      	b.n	8004ec4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e52:	d121      	bne.n	8004e98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	2b03      	cmp	r3, #3
 8004e58:	d836      	bhi.n	8004ec8 <DMA_CheckFifoParam+0xd8>
 8004e5a:	a201      	add	r2, pc, #4	; (adr r2, 8004e60 <DMA_CheckFifoParam+0x70>)
 8004e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e60:	08004e71 	.word	0x08004e71
 8004e64:	08004e77 	.word	0x08004e77
 8004e68:	08004e71 	.word	0x08004e71
 8004e6c:	08004e89 	.word	0x08004e89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	73fb      	strb	r3, [r7, #15]
      break;
 8004e74:	e02f      	b.n	8004ed6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d024      	beq.n	8004ecc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e86:	e021      	b.n	8004ecc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e8c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e90:	d11e      	bne.n	8004ed0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004e92:	2301      	movs	r3, #1
 8004e94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004e96:	e01b      	b.n	8004ed0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	2b02      	cmp	r3, #2
 8004e9c:	d902      	bls.n	8004ea4 <DMA_CheckFifoParam+0xb4>
 8004e9e:	2b03      	cmp	r3, #3
 8004ea0:	d003      	beq.n	8004eaa <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004ea2:	e018      	b.n	8004ed6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ea8:	e015      	b.n	8004ed6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00e      	beq.n	8004ed4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	73fb      	strb	r3, [r7, #15]
      break;
 8004eba:	e00b      	b.n	8004ed4 <DMA_CheckFifoParam+0xe4>
      break;
 8004ebc:	bf00      	nop
 8004ebe:	e00a      	b.n	8004ed6 <DMA_CheckFifoParam+0xe6>
      break;
 8004ec0:	bf00      	nop
 8004ec2:	e008      	b.n	8004ed6 <DMA_CheckFifoParam+0xe6>
      break;
 8004ec4:	bf00      	nop
 8004ec6:	e006      	b.n	8004ed6 <DMA_CheckFifoParam+0xe6>
      break;
 8004ec8:	bf00      	nop
 8004eca:	e004      	b.n	8004ed6 <DMA_CheckFifoParam+0xe6>
      break;
 8004ecc:	bf00      	nop
 8004ece:	e002      	b.n	8004ed6 <DMA_CheckFifoParam+0xe6>
      break;   
 8004ed0:	bf00      	nop
 8004ed2:	e000      	b.n	8004ed6 <DMA_CheckFifoParam+0xe6>
      break;
 8004ed4:	bf00      	nop
    }
  } 
  
  return status; 
 8004ed6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ed8:	4618      	mov	r0, r3
 8004eda:	3714      	adds	r7, #20
 8004edc:	46bd      	mov	sp, r7
 8004ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b089      	sub	sp, #36	; 0x24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004efa:	2300      	movs	r3, #0
 8004efc:	61fb      	str	r3, [r7, #28]
 8004efe:	e165      	b.n	80051cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004f00:	2201      	movs	r2, #1
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	fa02 f303 	lsl.w	r3, r2, r3
 8004f08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	4013      	ands	r3, r2
 8004f12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004f14:	693a      	ldr	r2, [r7, #16]
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	f040 8154 	bne.w	80051c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d00b      	beq.n	8004f3e <HAL_GPIO_Init+0x5a>
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	2b02      	cmp	r3, #2
 8004f2c:	d007      	beq.n	8004f3e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f32:	2b11      	cmp	r3, #17
 8004f34:	d003      	beq.n	8004f3e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	2b12      	cmp	r3, #18
 8004f3c:	d130      	bne.n	8004fa0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	005b      	lsls	r3, r3, #1
 8004f48:	2203      	movs	r2, #3
 8004f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4e:	43db      	mvns	r3, r3
 8004f50:	69ba      	ldr	r2, [r7, #24]
 8004f52:	4013      	ands	r3, r2
 8004f54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	68da      	ldr	r2, [r3, #12]
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	005b      	lsls	r3, r3, #1
 8004f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f62:	69ba      	ldr	r2, [r7, #24]
 8004f64:	4313      	orrs	r3, r2
 8004f66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	69ba      	ldr	r2, [r7, #24]
 8004f6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f74:	2201      	movs	r2, #1
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7c:	43db      	mvns	r3, r3
 8004f7e:	69ba      	ldr	r2, [r7, #24]
 8004f80:	4013      	ands	r3, r2
 8004f82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	091b      	lsrs	r3, r3, #4
 8004f8a:	f003 0201 	and.w	r2, r3, #1
 8004f8e:	69fb      	ldr	r3, [r7, #28]
 8004f90:	fa02 f303 	lsl.w	r3, r2, r3
 8004f94:	69ba      	ldr	r2, [r7, #24]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	69ba      	ldr	r2, [r7, #24]
 8004f9e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004fa6:	69fb      	ldr	r3, [r7, #28]
 8004fa8:	005b      	lsls	r3, r3, #1
 8004faa:	2203      	movs	r2, #3
 8004fac:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb0:	43db      	mvns	r3, r3
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	689a      	ldr	r2, [r3, #8]
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	005b      	lsls	r3, r3, #1
 8004fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc4:	69ba      	ldr	r2, [r7, #24]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	69ba      	ldr	r2, [r7, #24]
 8004fce:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	2b02      	cmp	r3, #2
 8004fd6:	d003      	beq.n	8004fe0 <HAL_GPIO_Init+0xfc>
 8004fd8:	683b      	ldr	r3, [r7, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	2b12      	cmp	r3, #18
 8004fde:	d123      	bne.n	8005028 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004fe0:	69fb      	ldr	r3, [r7, #28]
 8004fe2:	08da      	lsrs	r2, r3, #3
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	3208      	adds	r2, #8
 8004fe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	f003 0307 	and.w	r3, r3, #7
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	220f      	movs	r2, #15
 8004ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ffc:	43db      	mvns	r3, r3
 8004ffe:	69ba      	ldr	r2, [r7, #24]
 8005000:	4013      	ands	r3, r2
 8005002:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	691a      	ldr	r2, [r3, #16]
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	f003 0307 	and.w	r3, r3, #7
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	fa02 f303 	lsl.w	r3, r2, r3
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	4313      	orrs	r3, r2
 8005018:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	08da      	lsrs	r2, r3, #3
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	3208      	adds	r2, #8
 8005022:	69b9      	ldr	r1, [r7, #24]
 8005024:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	005b      	lsls	r3, r3, #1
 8005032:	2203      	movs	r2, #3
 8005034:	fa02 f303 	lsl.w	r3, r2, r3
 8005038:	43db      	mvns	r3, r3
 800503a:	69ba      	ldr	r2, [r7, #24]
 800503c:	4013      	ands	r3, r2
 800503e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f003 0203 	and.w	r2, r3, #3
 8005048:	69fb      	ldr	r3, [r7, #28]
 800504a:	005b      	lsls	r3, r3, #1
 800504c:	fa02 f303 	lsl.w	r3, r2, r3
 8005050:	69ba      	ldr	r2, [r7, #24]
 8005052:	4313      	orrs	r3, r2
 8005054:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	69ba      	ldr	r2, [r7, #24]
 800505a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	f000 80ae 	beq.w	80051c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800506a:	2300      	movs	r3, #0
 800506c:	60fb      	str	r3, [r7, #12]
 800506e:	4b5c      	ldr	r3, [pc, #368]	; (80051e0 <HAL_GPIO_Init+0x2fc>)
 8005070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005072:	4a5b      	ldr	r2, [pc, #364]	; (80051e0 <HAL_GPIO_Init+0x2fc>)
 8005074:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005078:	6453      	str	r3, [r2, #68]	; 0x44
 800507a:	4b59      	ldr	r3, [pc, #356]	; (80051e0 <HAL_GPIO_Init+0x2fc>)
 800507c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800507e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005082:	60fb      	str	r3, [r7, #12]
 8005084:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005086:	4a57      	ldr	r2, [pc, #348]	; (80051e4 <HAL_GPIO_Init+0x300>)
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	089b      	lsrs	r3, r3, #2
 800508c:	3302      	adds	r3, #2
 800508e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005092:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	f003 0303 	and.w	r3, r3, #3
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	220f      	movs	r2, #15
 800509e:	fa02 f303 	lsl.w	r3, r2, r3
 80050a2:	43db      	mvns	r3, r3
 80050a4:	69ba      	ldr	r2, [r7, #24]
 80050a6:	4013      	ands	r3, r2
 80050a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a4e      	ldr	r2, [pc, #312]	; (80051e8 <HAL_GPIO_Init+0x304>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d025      	beq.n	80050fe <HAL_GPIO_Init+0x21a>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a4d      	ldr	r2, [pc, #308]	; (80051ec <HAL_GPIO_Init+0x308>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d01f      	beq.n	80050fa <HAL_GPIO_Init+0x216>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a4c      	ldr	r2, [pc, #304]	; (80051f0 <HAL_GPIO_Init+0x30c>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d019      	beq.n	80050f6 <HAL_GPIO_Init+0x212>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a4b      	ldr	r2, [pc, #300]	; (80051f4 <HAL_GPIO_Init+0x310>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d013      	beq.n	80050f2 <HAL_GPIO_Init+0x20e>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	4a4a      	ldr	r2, [pc, #296]	; (80051f8 <HAL_GPIO_Init+0x314>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d00d      	beq.n	80050ee <HAL_GPIO_Init+0x20a>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	4a49      	ldr	r2, [pc, #292]	; (80051fc <HAL_GPIO_Init+0x318>)
 80050d6:	4293      	cmp	r3, r2
 80050d8:	d007      	beq.n	80050ea <HAL_GPIO_Init+0x206>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	4a48      	ldr	r2, [pc, #288]	; (8005200 <HAL_GPIO_Init+0x31c>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d101      	bne.n	80050e6 <HAL_GPIO_Init+0x202>
 80050e2:	2306      	movs	r3, #6
 80050e4:	e00c      	b.n	8005100 <HAL_GPIO_Init+0x21c>
 80050e6:	2307      	movs	r3, #7
 80050e8:	e00a      	b.n	8005100 <HAL_GPIO_Init+0x21c>
 80050ea:	2305      	movs	r3, #5
 80050ec:	e008      	b.n	8005100 <HAL_GPIO_Init+0x21c>
 80050ee:	2304      	movs	r3, #4
 80050f0:	e006      	b.n	8005100 <HAL_GPIO_Init+0x21c>
 80050f2:	2303      	movs	r3, #3
 80050f4:	e004      	b.n	8005100 <HAL_GPIO_Init+0x21c>
 80050f6:	2302      	movs	r3, #2
 80050f8:	e002      	b.n	8005100 <HAL_GPIO_Init+0x21c>
 80050fa:	2301      	movs	r3, #1
 80050fc:	e000      	b.n	8005100 <HAL_GPIO_Init+0x21c>
 80050fe:	2300      	movs	r3, #0
 8005100:	69fa      	ldr	r2, [r7, #28]
 8005102:	f002 0203 	and.w	r2, r2, #3
 8005106:	0092      	lsls	r2, r2, #2
 8005108:	4093      	lsls	r3, r2
 800510a:	69ba      	ldr	r2, [r7, #24]
 800510c:	4313      	orrs	r3, r2
 800510e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005110:	4934      	ldr	r1, [pc, #208]	; (80051e4 <HAL_GPIO_Init+0x300>)
 8005112:	69fb      	ldr	r3, [r7, #28]
 8005114:	089b      	lsrs	r3, r3, #2
 8005116:	3302      	adds	r3, #2
 8005118:	69ba      	ldr	r2, [r7, #24]
 800511a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800511e:	4b39      	ldr	r3, [pc, #228]	; (8005204 <HAL_GPIO_Init+0x320>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	43db      	mvns	r3, r3
 8005128:	69ba      	ldr	r2, [r7, #24]
 800512a:	4013      	ands	r3, r2
 800512c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800512e:	683b      	ldr	r3, [r7, #0]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d003      	beq.n	8005142 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800513a:	69ba      	ldr	r2, [r7, #24]
 800513c:	693b      	ldr	r3, [r7, #16]
 800513e:	4313      	orrs	r3, r2
 8005140:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005142:	4a30      	ldr	r2, [pc, #192]	; (8005204 <HAL_GPIO_Init+0x320>)
 8005144:	69bb      	ldr	r3, [r7, #24]
 8005146:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005148:	4b2e      	ldr	r3, [pc, #184]	; (8005204 <HAL_GPIO_Init+0x320>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	43db      	mvns	r3, r3
 8005152:	69ba      	ldr	r2, [r7, #24]
 8005154:	4013      	ands	r3, r2
 8005156:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005158:	683b      	ldr	r3, [r7, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005160:	2b00      	cmp	r3, #0
 8005162:	d003      	beq.n	800516c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005164:	69ba      	ldr	r2, [r7, #24]
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	4313      	orrs	r3, r2
 800516a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800516c:	4a25      	ldr	r2, [pc, #148]	; (8005204 <HAL_GPIO_Init+0x320>)
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005172:	4b24      	ldr	r3, [pc, #144]	; (8005204 <HAL_GPIO_Init+0x320>)
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	43db      	mvns	r3, r3
 800517c:	69ba      	ldr	r2, [r7, #24]
 800517e:	4013      	ands	r3, r2
 8005180:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d003      	beq.n	8005196 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800518e:	69ba      	ldr	r2, [r7, #24]
 8005190:	693b      	ldr	r3, [r7, #16]
 8005192:	4313      	orrs	r3, r2
 8005194:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005196:	4a1b      	ldr	r2, [pc, #108]	; (8005204 <HAL_GPIO_Init+0x320>)
 8005198:	69bb      	ldr	r3, [r7, #24]
 800519a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800519c:	4b19      	ldr	r3, [pc, #100]	; (8005204 <HAL_GPIO_Init+0x320>)
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	43db      	mvns	r3, r3
 80051a6:	69ba      	ldr	r2, [r7, #24]
 80051a8:	4013      	ands	r3, r2
 80051aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d003      	beq.n	80051c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80051b8:	69ba      	ldr	r2, [r7, #24]
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051c0:	4a10      	ldr	r2, [pc, #64]	; (8005204 <HAL_GPIO_Init+0x320>)
 80051c2:	69bb      	ldr	r3, [r7, #24]
 80051c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051c6:	69fb      	ldr	r3, [r7, #28]
 80051c8:	3301      	adds	r3, #1
 80051ca:	61fb      	str	r3, [r7, #28]
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	2b0f      	cmp	r3, #15
 80051d0:	f67f ae96 	bls.w	8004f00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80051d4:	bf00      	nop
 80051d6:	3724      	adds	r7, #36	; 0x24
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	40023800 	.word	0x40023800
 80051e4:	40013800 	.word	0x40013800
 80051e8:	40020000 	.word	0x40020000
 80051ec:	40020400 	.word	0x40020400
 80051f0:	40020800 	.word	0x40020800
 80051f4:	40020c00 	.word	0x40020c00
 80051f8:	40021000 	.word	0x40021000
 80051fc:	40021400 	.word	0x40021400
 8005200:	40021800 	.word	0x40021800
 8005204:	40013c00 	.word	0x40013c00

08005208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	460b      	mov	r3, r1
 8005212:	807b      	strh	r3, [r7, #2]
 8005214:	4613      	mov	r3, r2
 8005216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005218:	787b      	ldrb	r3, [r7, #1]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800521e:	887a      	ldrh	r2, [r7, #2]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005224:	e003      	b.n	800522e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005226:	887b      	ldrh	r3, [r7, #2]
 8005228:	041a      	lsls	r2, r3, #16
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	619a      	str	r2, [r3, #24]
}
 800522e:	bf00      	nop
 8005230:	370c      	adds	r7, #12
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr

0800523a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800523a:	b480      	push	{r7}
 800523c:	b083      	sub	sp, #12
 800523e:	af00      	add	r7, sp, #0
 8005240:	6078      	str	r0, [r7, #4]
 8005242:	460b      	mov	r3, r1
 8005244:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	695a      	ldr	r2, [r3, #20]
 800524a:	887b      	ldrh	r3, [r7, #2]
 800524c:	401a      	ands	r2, r3
 800524e:	887b      	ldrh	r3, [r7, #2]
 8005250:	429a      	cmp	r2, r3
 8005252:	d104      	bne.n	800525e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005254:	887b      	ldrh	r3, [r7, #2]
 8005256:	041a      	lsls	r2, r3, #16
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800525c:	e002      	b.n	8005264 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800525e:	887a      	ldrh	r2, [r7, #2]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	619a      	str	r2, [r3, #24]
}
 8005264:	bf00      	nop
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	4603      	mov	r3, r0
 8005278:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800527a:	4b08      	ldr	r3, [pc, #32]	; (800529c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800527c:	695a      	ldr	r2, [r3, #20]
 800527e:	88fb      	ldrh	r3, [r7, #6]
 8005280:	4013      	ands	r3, r2
 8005282:	2b00      	cmp	r3, #0
 8005284:	d006      	beq.n	8005294 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005286:	4a05      	ldr	r2, [pc, #20]	; (800529c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005288:	88fb      	ldrh	r3, [r7, #6]
 800528a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800528c:	88fb      	ldrh	r3, [r7, #6]
 800528e:	4618      	mov	r0, r3
 8005290:	f000 f806 	bl	80052a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005294:	bf00      	nop
 8005296:	3708      	adds	r7, #8
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	40013c00 	.word	0x40013c00

080052a0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	4603      	mov	r3, r0
 80052a8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80052aa:	bf00      	nop
 80052ac:	370c      	adds	r7, #12
 80052ae:	46bd      	mov	sp, r7
 80052b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b4:	4770      	bx	lr
	...

080052b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b084      	sub	sp, #16
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
 80052c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d101      	bne.n	80052cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	e0cc      	b.n	8005466 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80052cc:	4b68      	ldr	r3, [pc, #416]	; (8005470 <HAL_RCC_ClockConfig+0x1b8>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f003 030f 	and.w	r3, r3, #15
 80052d4:	683a      	ldr	r2, [r7, #0]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d90c      	bls.n	80052f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052da:	4b65      	ldr	r3, [pc, #404]	; (8005470 <HAL_RCC_ClockConfig+0x1b8>)
 80052dc:	683a      	ldr	r2, [r7, #0]
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052e2:	4b63      	ldr	r3, [pc, #396]	; (8005470 <HAL_RCC_ClockConfig+0x1b8>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 030f 	and.w	r3, r3, #15
 80052ea:	683a      	ldr	r2, [r7, #0]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d001      	beq.n	80052f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e0b8      	b.n	8005466 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0302 	and.w	r3, r3, #2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d020      	beq.n	8005342 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0304 	and.w	r3, r3, #4
 8005308:	2b00      	cmp	r3, #0
 800530a:	d005      	beq.n	8005318 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800530c:	4b59      	ldr	r3, [pc, #356]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	4a58      	ldr	r2, [pc, #352]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 8005312:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005316:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0308 	and.w	r3, r3, #8
 8005320:	2b00      	cmp	r3, #0
 8005322:	d005      	beq.n	8005330 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005324:	4b53      	ldr	r3, [pc, #332]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	4a52      	ldr	r2, [pc, #328]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 800532a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800532e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005330:	4b50      	ldr	r3, [pc, #320]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	494d      	ldr	r1, [pc, #308]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 800533e:	4313      	orrs	r3, r2
 8005340:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0301 	and.w	r3, r3, #1
 800534a:	2b00      	cmp	r3, #0
 800534c:	d044      	beq.n	80053d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	2b01      	cmp	r3, #1
 8005354:	d107      	bne.n	8005366 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005356:	4b47      	ldr	r3, [pc, #284]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d119      	bne.n	8005396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005362:	2301      	movs	r3, #1
 8005364:	e07f      	b.n	8005466 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	2b02      	cmp	r3, #2
 800536c:	d003      	beq.n	8005376 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005372:	2b03      	cmp	r3, #3
 8005374:	d107      	bne.n	8005386 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005376:	4b3f      	ldr	r3, [pc, #252]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d109      	bne.n	8005396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	e06f      	b.n	8005466 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005386:	4b3b      	ldr	r3, [pc, #236]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f003 0302 	and.w	r3, r3, #2
 800538e:	2b00      	cmp	r3, #0
 8005390:	d101      	bne.n	8005396 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e067      	b.n	8005466 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005396:	4b37      	ldr	r3, [pc, #220]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f023 0203 	bic.w	r2, r3, #3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	4934      	ldr	r1, [pc, #208]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053a8:	f7fe fe4a 	bl	8004040 <HAL_GetTick>
 80053ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053ae:	e00a      	b.n	80053c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053b0:	f7fe fe46 	bl	8004040 <HAL_GetTick>
 80053b4:	4602      	mov	r2, r0
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	1ad3      	subs	r3, r2, r3
 80053ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80053be:	4293      	cmp	r3, r2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e04f      	b.n	8005466 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053c6:	4b2b      	ldr	r3, [pc, #172]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 80053c8:	689b      	ldr	r3, [r3, #8]
 80053ca:	f003 020c 	and.w	r2, r3, #12
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	685b      	ldr	r3, [r3, #4]
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d1eb      	bne.n	80053b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80053d8:	4b25      	ldr	r3, [pc, #148]	; (8005470 <HAL_RCC_ClockConfig+0x1b8>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f003 030f 	and.w	r3, r3, #15
 80053e0:	683a      	ldr	r2, [r7, #0]
 80053e2:	429a      	cmp	r2, r3
 80053e4:	d20c      	bcs.n	8005400 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053e6:	4b22      	ldr	r3, [pc, #136]	; (8005470 <HAL_RCC_ClockConfig+0x1b8>)
 80053e8:	683a      	ldr	r2, [r7, #0]
 80053ea:	b2d2      	uxtb	r2, r2
 80053ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80053ee:	4b20      	ldr	r3, [pc, #128]	; (8005470 <HAL_RCC_ClockConfig+0x1b8>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 030f 	and.w	r3, r3, #15
 80053f6:	683a      	ldr	r2, [r7, #0]
 80053f8:	429a      	cmp	r2, r3
 80053fa:	d001      	beq.n	8005400 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	e032      	b.n	8005466 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0304 	and.w	r3, r3, #4
 8005408:	2b00      	cmp	r3, #0
 800540a:	d008      	beq.n	800541e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800540c:	4b19      	ldr	r3, [pc, #100]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	4916      	ldr	r1, [pc, #88]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 800541a:	4313      	orrs	r3, r2
 800541c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f003 0308 	and.w	r3, r3, #8
 8005426:	2b00      	cmp	r3, #0
 8005428:	d009      	beq.n	800543e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800542a:	4b12      	ldr	r3, [pc, #72]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	691b      	ldr	r3, [r3, #16]
 8005436:	00db      	lsls	r3, r3, #3
 8005438:	490e      	ldr	r1, [pc, #56]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 800543a:	4313      	orrs	r3, r2
 800543c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800543e:	f000 f855 	bl	80054ec <HAL_RCC_GetSysClockFreq>
 8005442:	4601      	mov	r1, r0
 8005444:	4b0b      	ldr	r3, [pc, #44]	; (8005474 <HAL_RCC_ClockConfig+0x1bc>)
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	091b      	lsrs	r3, r3, #4
 800544a:	f003 030f 	and.w	r3, r3, #15
 800544e:	4a0a      	ldr	r2, [pc, #40]	; (8005478 <HAL_RCC_ClockConfig+0x1c0>)
 8005450:	5cd3      	ldrb	r3, [r2, r3]
 8005452:	fa21 f303 	lsr.w	r3, r1, r3
 8005456:	4a09      	ldr	r2, [pc, #36]	; (800547c <HAL_RCC_ClockConfig+0x1c4>)
 8005458:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800545a:	4b09      	ldr	r3, [pc, #36]	; (8005480 <HAL_RCC_ClockConfig+0x1c8>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4618      	mov	r0, r3
 8005460:	f7fe fdaa 	bl	8003fb8 <HAL_InitTick>

  return HAL_OK;
 8005464:	2300      	movs	r3, #0
}
 8005466:	4618      	mov	r0, r3
 8005468:	3710      	adds	r7, #16
 800546a:	46bd      	mov	sp, r7
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	40023c00 	.word	0x40023c00
 8005474:	40023800 	.word	0x40023800
 8005478:	0800a0c0 	.word	0x0800a0c0
 800547c:	20000974 	.word	0x20000974
 8005480:	20000978 	.word	0x20000978

08005484 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005484:	b480      	push	{r7}
 8005486:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005488:	4b03      	ldr	r3, [pc, #12]	; (8005498 <HAL_RCC_GetHCLKFreq+0x14>)
 800548a:	681b      	ldr	r3, [r3, #0]
}
 800548c:	4618      	mov	r0, r3
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	20000974 	.word	0x20000974

0800549c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80054a0:	f7ff fff0 	bl	8005484 <HAL_RCC_GetHCLKFreq>
 80054a4:	4601      	mov	r1, r0
 80054a6:	4b05      	ldr	r3, [pc, #20]	; (80054bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	0a9b      	lsrs	r3, r3, #10
 80054ac:	f003 0307 	and.w	r3, r3, #7
 80054b0:	4a03      	ldr	r2, [pc, #12]	; (80054c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054b2:	5cd3      	ldrb	r3, [r2, r3]
 80054b4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	bd80      	pop	{r7, pc}
 80054bc:	40023800 	.word	0x40023800
 80054c0:	0800a0d0 	.word	0x0800a0d0

080054c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80054c8:	f7ff ffdc 	bl	8005484 <HAL_RCC_GetHCLKFreq>
 80054cc:	4601      	mov	r1, r0
 80054ce:	4b05      	ldr	r3, [pc, #20]	; (80054e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	0b5b      	lsrs	r3, r3, #13
 80054d4:	f003 0307 	and.w	r3, r3, #7
 80054d8:	4a03      	ldr	r2, [pc, #12]	; (80054e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80054da:	5cd3      	ldrb	r3, [r2, r3]
 80054dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	40023800 	.word	0x40023800
 80054e8:	0800a0d0 	.word	0x0800a0d0

080054ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054ee:	b087      	sub	sp, #28
 80054f0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80054f6:	2300      	movs	r3, #0
 80054f8:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80054fa:	2300      	movs	r3, #0
 80054fc:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80054fe:	2300      	movs	r3, #0
 8005500:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005502:	2300      	movs	r3, #0
 8005504:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005506:	4bc6      	ldr	r3, [pc, #792]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 8005508:	689b      	ldr	r3, [r3, #8]
 800550a:	f003 030c 	and.w	r3, r3, #12
 800550e:	2b0c      	cmp	r3, #12
 8005510:	f200 817e 	bhi.w	8005810 <HAL_RCC_GetSysClockFreq+0x324>
 8005514:	a201      	add	r2, pc, #4	; (adr r2, 800551c <HAL_RCC_GetSysClockFreq+0x30>)
 8005516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800551a:	bf00      	nop
 800551c:	08005551 	.word	0x08005551
 8005520:	08005811 	.word	0x08005811
 8005524:	08005811 	.word	0x08005811
 8005528:	08005811 	.word	0x08005811
 800552c:	08005557 	.word	0x08005557
 8005530:	08005811 	.word	0x08005811
 8005534:	08005811 	.word	0x08005811
 8005538:	08005811 	.word	0x08005811
 800553c:	0800555d 	.word	0x0800555d
 8005540:	08005811 	.word	0x08005811
 8005544:	08005811 	.word	0x08005811
 8005548:	08005811 	.word	0x08005811
 800554c:	080056b9 	.word	0x080056b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005550:	4bb4      	ldr	r3, [pc, #720]	; (8005824 <HAL_RCC_GetSysClockFreq+0x338>)
 8005552:	613b      	str	r3, [r7, #16]
       break;
 8005554:	e15f      	b.n	8005816 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005556:	4bb4      	ldr	r3, [pc, #720]	; (8005828 <HAL_RCC_GetSysClockFreq+0x33c>)
 8005558:	613b      	str	r3, [r7, #16]
      break;
 800555a:	e15c      	b.n	8005816 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800555c:	4bb0      	ldr	r3, [pc, #704]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005564:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005566:	4bae      	ldr	r3, [pc, #696]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800556e:	2b00      	cmp	r3, #0
 8005570:	d04a      	beq.n	8005608 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005572:	4bab      	ldr	r3, [pc, #684]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	099b      	lsrs	r3, r3, #6
 8005578:	f04f 0400 	mov.w	r4, #0
 800557c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005580:	f04f 0200 	mov.w	r2, #0
 8005584:	ea03 0501 	and.w	r5, r3, r1
 8005588:	ea04 0602 	and.w	r6, r4, r2
 800558c:	4629      	mov	r1, r5
 800558e:	4632      	mov	r2, r6
 8005590:	f04f 0300 	mov.w	r3, #0
 8005594:	f04f 0400 	mov.w	r4, #0
 8005598:	0154      	lsls	r4, r2, #5
 800559a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800559e:	014b      	lsls	r3, r1, #5
 80055a0:	4619      	mov	r1, r3
 80055a2:	4622      	mov	r2, r4
 80055a4:	1b49      	subs	r1, r1, r5
 80055a6:	eb62 0206 	sbc.w	r2, r2, r6
 80055aa:	f04f 0300 	mov.w	r3, #0
 80055ae:	f04f 0400 	mov.w	r4, #0
 80055b2:	0194      	lsls	r4, r2, #6
 80055b4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80055b8:	018b      	lsls	r3, r1, #6
 80055ba:	1a5b      	subs	r3, r3, r1
 80055bc:	eb64 0402 	sbc.w	r4, r4, r2
 80055c0:	f04f 0100 	mov.w	r1, #0
 80055c4:	f04f 0200 	mov.w	r2, #0
 80055c8:	00e2      	lsls	r2, r4, #3
 80055ca:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80055ce:	00d9      	lsls	r1, r3, #3
 80055d0:	460b      	mov	r3, r1
 80055d2:	4614      	mov	r4, r2
 80055d4:	195b      	adds	r3, r3, r5
 80055d6:	eb44 0406 	adc.w	r4, r4, r6
 80055da:	f04f 0100 	mov.w	r1, #0
 80055de:	f04f 0200 	mov.w	r2, #0
 80055e2:	0262      	lsls	r2, r4, #9
 80055e4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80055e8:	0259      	lsls	r1, r3, #9
 80055ea:	460b      	mov	r3, r1
 80055ec:	4614      	mov	r4, r2
 80055ee:	4618      	mov	r0, r3
 80055f0:	4621      	mov	r1, r4
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f04f 0400 	mov.w	r4, #0
 80055f8:	461a      	mov	r2, r3
 80055fa:	4623      	mov	r3, r4
 80055fc:	f7fb fb14 	bl	8000c28 <__aeabi_uldivmod>
 8005600:	4603      	mov	r3, r0
 8005602:	460c      	mov	r4, r1
 8005604:	617b      	str	r3, [r7, #20]
 8005606:	e049      	b.n	800569c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005608:	4b85      	ldr	r3, [pc, #532]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 800560a:	685b      	ldr	r3, [r3, #4]
 800560c:	099b      	lsrs	r3, r3, #6
 800560e:	f04f 0400 	mov.w	r4, #0
 8005612:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005616:	f04f 0200 	mov.w	r2, #0
 800561a:	ea03 0501 	and.w	r5, r3, r1
 800561e:	ea04 0602 	and.w	r6, r4, r2
 8005622:	4629      	mov	r1, r5
 8005624:	4632      	mov	r2, r6
 8005626:	f04f 0300 	mov.w	r3, #0
 800562a:	f04f 0400 	mov.w	r4, #0
 800562e:	0154      	lsls	r4, r2, #5
 8005630:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005634:	014b      	lsls	r3, r1, #5
 8005636:	4619      	mov	r1, r3
 8005638:	4622      	mov	r2, r4
 800563a:	1b49      	subs	r1, r1, r5
 800563c:	eb62 0206 	sbc.w	r2, r2, r6
 8005640:	f04f 0300 	mov.w	r3, #0
 8005644:	f04f 0400 	mov.w	r4, #0
 8005648:	0194      	lsls	r4, r2, #6
 800564a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800564e:	018b      	lsls	r3, r1, #6
 8005650:	1a5b      	subs	r3, r3, r1
 8005652:	eb64 0402 	sbc.w	r4, r4, r2
 8005656:	f04f 0100 	mov.w	r1, #0
 800565a:	f04f 0200 	mov.w	r2, #0
 800565e:	00e2      	lsls	r2, r4, #3
 8005660:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005664:	00d9      	lsls	r1, r3, #3
 8005666:	460b      	mov	r3, r1
 8005668:	4614      	mov	r4, r2
 800566a:	195b      	adds	r3, r3, r5
 800566c:	eb44 0406 	adc.w	r4, r4, r6
 8005670:	f04f 0100 	mov.w	r1, #0
 8005674:	f04f 0200 	mov.w	r2, #0
 8005678:	02a2      	lsls	r2, r4, #10
 800567a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800567e:	0299      	lsls	r1, r3, #10
 8005680:	460b      	mov	r3, r1
 8005682:	4614      	mov	r4, r2
 8005684:	4618      	mov	r0, r3
 8005686:	4621      	mov	r1, r4
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f04f 0400 	mov.w	r4, #0
 800568e:	461a      	mov	r2, r3
 8005690:	4623      	mov	r3, r4
 8005692:	f7fb fac9 	bl	8000c28 <__aeabi_uldivmod>
 8005696:	4603      	mov	r3, r0
 8005698:	460c      	mov	r4, r1
 800569a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800569c:	4b60      	ldr	r3, [pc, #384]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	0c1b      	lsrs	r3, r3, #16
 80056a2:	f003 0303 	and.w	r3, r3, #3
 80056a6:	3301      	adds	r3, #1
 80056a8:	005b      	lsls	r3, r3, #1
 80056aa:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 80056ac:	697a      	ldr	r2, [r7, #20]
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b4:	613b      	str	r3, [r7, #16]
      break;
 80056b6:	e0ae      	b.n	8005816 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80056b8:	4b59      	ldr	r3, [pc, #356]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056c0:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80056c2:	4b57      	ldr	r3, [pc, #348]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d04a      	beq.n	8005764 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80056ce:	4b54      	ldr	r3, [pc, #336]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	099b      	lsrs	r3, r3, #6
 80056d4:	f04f 0400 	mov.w	r4, #0
 80056d8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80056dc:	f04f 0200 	mov.w	r2, #0
 80056e0:	ea03 0501 	and.w	r5, r3, r1
 80056e4:	ea04 0602 	and.w	r6, r4, r2
 80056e8:	4629      	mov	r1, r5
 80056ea:	4632      	mov	r2, r6
 80056ec:	f04f 0300 	mov.w	r3, #0
 80056f0:	f04f 0400 	mov.w	r4, #0
 80056f4:	0154      	lsls	r4, r2, #5
 80056f6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80056fa:	014b      	lsls	r3, r1, #5
 80056fc:	4619      	mov	r1, r3
 80056fe:	4622      	mov	r2, r4
 8005700:	1b49      	subs	r1, r1, r5
 8005702:	eb62 0206 	sbc.w	r2, r2, r6
 8005706:	f04f 0300 	mov.w	r3, #0
 800570a:	f04f 0400 	mov.w	r4, #0
 800570e:	0194      	lsls	r4, r2, #6
 8005710:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005714:	018b      	lsls	r3, r1, #6
 8005716:	1a5b      	subs	r3, r3, r1
 8005718:	eb64 0402 	sbc.w	r4, r4, r2
 800571c:	f04f 0100 	mov.w	r1, #0
 8005720:	f04f 0200 	mov.w	r2, #0
 8005724:	00e2      	lsls	r2, r4, #3
 8005726:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800572a:	00d9      	lsls	r1, r3, #3
 800572c:	460b      	mov	r3, r1
 800572e:	4614      	mov	r4, r2
 8005730:	195b      	adds	r3, r3, r5
 8005732:	eb44 0406 	adc.w	r4, r4, r6
 8005736:	f04f 0100 	mov.w	r1, #0
 800573a:	f04f 0200 	mov.w	r2, #0
 800573e:	0262      	lsls	r2, r4, #9
 8005740:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005744:	0259      	lsls	r1, r3, #9
 8005746:	460b      	mov	r3, r1
 8005748:	4614      	mov	r4, r2
 800574a:	4618      	mov	r0, r3
 800574c:	4621      	mov	r1, r4
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f04f 0400 	mov.w	r4, #0
 8005754:	461a      	mov	r2, r3
 8005756:	4623      	mov	r3, r4
 8005758:	f7fb fa66 	bl	8000c28 <__aeabi_uldivmod>
 800575c:	4603      	mov	r3, r0
 800575e:	460c      	mov	r4, r1
 8005760:	617b      	str	r3, [r7, #20]
 8005762:	e049      	b.n	80057f8 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005764:	4b2e      	ldr	r3, [pc, #184]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	099b      	lsrs	r3, r3, #6
 800576a:	f04f 0400 	mov.w	r4, #0
 800576e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005772:	f04f 0200 	mov.w	r2, #0
 8005776:	ea03 0501 	and.w	r5, r3, r1
 800577a:	ea04 0602 	and.w	r6, r4, r2
 800577e:	4629      	mov	r1, r5
 8005780:	4632      	mov	r2, r6
 8005782:	f04f 0300 	mov.w	r3, #0
 8005786:	f04f 0400 	mov.w	r4, #0
 800578a:	0154      	lsls	r4, r2, #5
 800578c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005790:	014b      	lsls	r3, r1, #5
 8005792:	4619      	mov	r1, r3
 8005794:	4622      	mov	r2, r4
 8005796:	1b49      	subs	r1, r1, r5
 8005798:	eb62 0206 	sbc.w	r2, r2, r6
 800579c:	f04f 0300 	mov.w	r3, #0
 80057a0:	f04f 0400 	mov.w	r4, #0
 80057a4:	0194      	lsls	r4, r2, #6
 80057a6:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80057aa:	018b      	lsls	r3, r1, #6
 80057ac:	1a5b      	subs	r3, r3, r1
 80057ae:	eb64 0402 	sbc.w	r4, r4, r2
 80057b2:	f04f 0100 	mov.w	r1, #0
 80057b6:	f04f 0200 	mov.w	r2, #0
 80057ba:	00e2      	lsls	r2, r4, #3
 80057bc:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80057c0:	00d9      	lsls	r1, r3, #3
 80057c2:	460b      	mov	r3, r1
 80057c4:	4614      	mov	r4, r2
 80057c6:	195b      	adds	r3, r3, r5
 80057c8:	eb44 0406 	adc.w	r4, r4, r6
 80057cc:	f04f 0100 	mov.w	r1, #0
 80057d0:	f04f 0200 	mov.w	r2, #0
 80057d4:	02a2      	lsls	r2, r4, #10
 80057d6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80057da:	0299      	lsls	r1, r3, #10
 80057dc:	460b      	mov	r3, r1
 80057de:	4614      	mov	r4, r2
 80057e0:	4618      	mov	r0, r3
 80057e2:	4621      	mov	r1, r4
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f04f 0400 	mov.w	r4, #0
 80057ea:	461a      	mov	r2, r3
 80057ec:	4623      	mov	r3, r4
 80057ee:	f7fb fa1b 	bl	8000c28 <__aeabi_uldivmod>
 80057f2:	4603      	mov	r3, r0
 80057f4:	460c      	mov	r4, r1
 80057f6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80057f8:	4b09      	ldr	r3, [pc, #36]	; (8005820 <HAL_RCC_GetSysClockFreq+0x334>)
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	0f1b      	lsrs	r3, r3, #28
 80057fe:	f003 0307 	and.w	r3, r3, #7
 8005802:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	fbb2 f3f3 	udiv	r3, r2, r3
 800580c:	613b      	str	r3, [r7, #16]
      break;
 800580e:	e002      	b.n	8005816 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005810:	4b04      	ldr	r3, [pc, #16]	; (8005824 <HAL_RCC_GetSysClockFreq+0x338>)
 8005812:	613b      	str	r3, [r7, #16]
      break;
 8005814:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005816:	693b      	ldr	r3, [r7, #16]
}
 8005818:	4618      	mov	r0, r3
 800581a:	371c      	adds	r7, #28
 800581c:	46bd      	mov	sp, r7
 800581e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005820:	40023800 	.word	0x40023800
 8005824:	00f42400 	.word	0x00f42400
 8005828:	007a1200 	.word	0x007a1200

0800582c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005834:	2300      	movs	r3, #0
 8005836:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0301 	and.w	r3, r3, #1
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 8083 	beq.w	800594c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005846:	4b95      	ldr	r3, [pc, #596]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f003 030c 	and.w	r3, r3, #12
 800584e:	2b04      	cmp	r3, #4
 8005850:	d019      	beq.n	8005886 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005852:	4b92      	ldr	r3, [pc, #584]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800585a:	2b08      	cmp	r3, #8
 800585c:	d106      	bne.n	800586c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800585e:	4b8f      	ldr	r3, [pc, #572]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005866:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800586a:	d00c      	beq.n	8005886 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800586c:	4b8b      	ldr	r3, [pc, #556]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005874:	2b0c      	cmp	r3, #12
 8005876:	d112      	bne.n	800589e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005878:	4b88      	ldr	r3, [pc, #544]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005880:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005884:	d10b      	bne.n	800589e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005886:	4b85      	ldr	r3, [pc, #532]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800588e:	2b00      	cmp	r3, #0
 8005890:	d05b      	beq.n	800594a <HAL_RCC_OscConfig+0x11e>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	685b      	ldr	r3, [r3, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d157      	bne.n	800594a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e216      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058a6:	d106      	bne.n	80058b6 <HAL_RCC_OscConfig+0x8a>
 80058a8:	4b7c      	ldr	r3, [pc, #496]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a7b      	ldr	r2, [pc, #492]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058b2:	6013      	str	r3, [r2, #0]
 80058b4:	e01d      	b.n	80058f2 <HAL_RCC_OscConfig+0xc6>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058be:	d10c      	bne.n	80058da <HAL_RCC_OscConfig+0xae>
 80058c0:	4b76      	ldr	r3, [pc, #472]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a75      	ldr	r2, [pc, #468]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80058ca:	6013      	str	r3, [r2, #0]
 80058cc:	4b73      	ldr	r3, [pc, #460]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	4a72      	ldr	r2, [pc, #456]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80058d6:	6013      	str	r3, [r2, #0]
 80058d8:	e00b      	b.n	80058f2 <HAL_RCC_OscConfig+0xc6>
 80058da:	4b70      	ldr	r3, [pc, #448]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a6f      	ldr	r2, [pc, #444]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	4b6d      	ldr	r3, [pc, #436]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a6c      	ldr	r2, [pc, #432]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80058ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80058f0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d013      	beq.n	8005922 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058fa:	f7fe fba1 	bl	8004040 <HAL_GetTick>
 80058fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005900:	e008      	b.n	8005914 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005902:	f7fe fb9d 	bl	8004040 <HAL_GetTick>
 8005906:	4602      	mov	r2, r0
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	2b64      	cmp	r3, #100	; 0x64
 800590e:	d901      	bls.n	8005914 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	e1db      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005914:	4b61      	ldr	r3, [pc, #388]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d0f0      	beq.n	8005902 <HAL_RCC_OscConfig+0xd6>
 8005920:	e014      	b.n	800594c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005922:	f7fe fb8d 	bl	8004040 <HAL_GetTick>
 8005926:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005928:	e008      	b.n	800593c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800592a:	f7fe fb89 	bl	8004040 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b64      	cmp	r3, #100	; 0x64
 8005936:	d901      	bls.n	800593c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e1c7      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800593c:	4b57      	ldr	r3, [pc, #348]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1f0      	bne.n	800592a <HAL_RCC_OscConfig+0xfe>
 8005948:	e000      	b.n	800594c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800594a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0302 	and.w	r3, r3, #2
 8005954:	2b00      	cmp	r3, #0
 8005956:	d06f      	beq.n	8005a38 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005958:	4b50      	ldr	r3, [pc, #320]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	f003 030c 	and.w	r3, r3, #12
 8005960:	2b00      	cmp	r3, #0
 8005962:	d017      	beq.n	8005994 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005964:	4b4d      	ldr	r3, [pc, #308]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800596c:	2b08      	cmp	r3, #8
 800596e:	d105      	bne.n	800597c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005970:	4b4a      	ldr	r3, [pc, #296]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005972:	685b      	ldr	r3, [r3, #4]
 8005974:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005978:	2b00      	cmp	r3, #0
 800597a:	d00b      	beq.n	8005994 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800597c:	4b47      	ldr	r3, [pc, #284]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005984:	2b0c      	cmp	r3, #12
 8005986:	d11c      	bne.n	80059c2 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005988:	4b44      	ldr	r3, [pc, #272]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005990:	2b00      	cmp	r3, #0
 8005992:	d116      	bne.n	80059c2 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005994:	4b41      	ldr	r3, [pc, #260]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f003 0302 	and.w	r3, r3, #2
 800599c:	2b00      	cmp	r3, #0
 800599e:	d005      	beq.n	80059ac <HAL_RCC_OscConfig+0x180>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d001      	beq.n	80059ac <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e18f      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ac:	4b3b      	ldr	r3, [pc, #236]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	00db      	lsls	r3, r3, #3
 80059ba:	4938      	ldr	r1, [pc, #224]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80059c0:	e03a      	b.n	8005a38 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d020      	beq.n	8005a0c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059ca:	4b35      	ldr	r3, [pc, #212]	; (8005aa0 <HAL_RCC_OscConfig+0x274>)
 80059cc:	2201      	movs	r2, #1
 80059ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059d0:	f7fe fb36 	bl	8004040 <HAL_GetTick>
 80059d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059d6:	e008      	b.n	80059ea <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059d8:	f7fe fb32 	bl	8004040 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	2b02      	cmp	r3, #2
 80059e4:	d901      	bls.n	80059ea <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80059e6:	2303      	movs	r3, #3
 80059e8:	e170      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80059ea:	4b2c      	ldr	r3, [pc, #176]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0302 	and.w	r3, r3, #2
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d0f0      	beq.n	80059d8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059f6:	4b29      	ldr	r3, [pc, #164]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	00db      	lsls	r3, r3, #3
 8005a04:	4925      	ldr	r1, [pc, #148]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	600b      	str	r3, [r1, #0]
 8005a0a:	e015      	b.n	8005a38 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a0c:	4b24      	ldr	r3, [pc, #144]	; (8005aa0 <HAL_RCC_OscConfig+0x274>)
 8005a0e:	2200      	movs	r2, #0
 8005a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a12:	f7fe fb15 	bl	8004040 <HAL_GetTick>
 8005a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a18:	e008      	b.n	8005a2c <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a1a:	f7fe fb11 	bl	8004040 <HAL_GetTick>
 8005a1e:	4602      	mov	r2, r0
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	1ad3      	subs	r3, r2, r3
 8005a24:	2b02      	cmp	r3, #2
 8005a26:	d901      	bls.n	8005a2c <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8005a28:	2303      	movs	r3, #3
 8005a2a:	e14f      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005a2c:	4b1b      	ldr	r3, [pc, #108]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0302 	and.w	r3, r3, #2
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d1f0      	bne.n	8005a1a <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0308 	and.w	r3, r3, #8
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d037      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d016      	beq.n	8005a7a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a4c:	4b15      	ldr	r3, [pc, #84]	; (8005aa4 <HAL_RCC_OscConfig+0x278>)
 8005a4e:	2201      	movs	r2, #1
 8005a50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a52:	f7fe faf5 	bl	8004040 <HAL_GetTick>
 8005a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a58:	e008      	b.n	8005a6c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a5a:	f7fe faf1 	bl	8004040 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b02      	cmp	r3, #2
 8005a66:	d901      	bls.n	8005a6c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005a68:	2303      	movs	r3, #3
 8005a6a:	e12f      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a6c:	4b0b      	ldr	r3, [pc, #44]	; (8005a9c <HAL_RCC_OscConfig+0x270>)
 8005a6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a70:	f003 0302 	and.w	r3, r3, #2
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d0f0      	beq.n	8005a5a <HAL_RCC_OscConfig+0x22e>
 8005a78:	e01c      	b.n	8005ab4 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005a7a:	4b0a      	ldr	r3, [pc, #40]	; (8005aa4 <HAL_RCC_OscConfig+0x278>)
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a80:	f7fe fade 	bl	8004040 <HAL_GetTick>
 8005a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a86:	e00f      	b.n	8005aa8 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a88:	f7fe fada 	bl	8004040 <HAL_GetTick>
 8005a8c:	4602      	mov	r2, r0
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	1ad3      	subs	r3, r2, r3
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d908      	bls.n	8005aa8 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8005a96:	2303      	movs	r3, #3
 8005a98:	e118      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
 8005a9a:	bf00      	nop
 8005a9c:	40023800 	.word	0x40023800
 8005aa0:	42470000 	.word	0x42470000
 8005aa4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005aa8:	4b8a      	ldr	r3, [pc, #552]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005aaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005aac:	f003 0302 	and.w	r3, r3, #2
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d1e9      	bne.n	8005a88 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 0304 	and.w	r3, r3, #4
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f000 8097 	beq.w	8005bf0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ac6:	4b83      	ldr	r3, [pc, #524]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10f      	bne.n	8005af2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	60fb      	str	r3, [r7, #12]
 8005ad6:	4b7f      	ldr	r3, [pc, #508]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ada:	4a7e      	ldr	r2, [pc, #504]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8005ae2:	4b7c      	ldr	r3, [pc, #496]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aea:	60fb      	str	r3, [r7, #12]
 8005aec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005aee:	2301      	movs	r3, #1
 8005af0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005af2:	4b79      	ldr	r3, [pc, #484]	; (8005cd8 <HAL_RCC_OscConfig+0x4ac>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d118      	bne.n	8005b30 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005afe:	4b76      	ldr	r3, [pc, #472]	; (8005cd8 <HAL_RCC_OscConfig+0x4ac>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a75      	ldr	r2, [pc, #468]	; (8005cd8 <HAL_RCC_OscConfig+0x4ac>)
 8005b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b0a:	f7fe fa99 	bl	8004040 <HAL_GetTick>
 8005b0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b10:	e008      	b.n	8005b24 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b12:	f7fe fa95 	bl	8004040 <HAL_GetTick>
 8005b16:	4602      	mov	r2, r0
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	1ad3      	subs	r3, r2, r3
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d901      	bls.n	8005b24 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e0d3      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005b24:	4b6c      	ldr	r3, [pc, #432]	; (8005cd8 <HAL_RCC_OscConfig+0x4ac>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d0f0      	beq.n	8005b12 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d106      	bne.n	8005b46 <HAL_RCC_OscConfig+0x31a>
 8005b38:	4b66      	ldr	r3, [pc, #408]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3c:	4a65      	ldr	r2, [pc, #404]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b3e:	f043 0301 	orr.w	r3, r3, #1
 8005b42:	6713      	str	r3, [r2, #112]	; 0x70
 8005b44:	e01c      	b.n	8005b80 <HAL_RCC_OscConfig+0x354>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	2b05      	cmp	r3, #5
 8005b4c:	d10c      	bne.n	8005b68 <HAL_RCC_OscConfig+0x33c>
 8005b4e:	4b61      	ldr	r3, [pc, #388]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b52:	4a60      	ldr	r2, [pc, #384]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b54:	f043 0304 	orr.w	r3, r3, #4
 8005b58:	6713      	str	r3, [r2, #112]	; 0x70
 8005b5a:	4b5e      	ldr	r3, [pc, #376]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b5e:	4a5d      	ldr	r2, [pc, #372]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b60:	f043 0301 	orr.w	r3, r3, #1
 8005b64:	6713      	str	r3, [r2, #112]	; 0x70
 8005b66:	e00b      	b.n	8005b80 <HAL_RCC_OscConfig+0x354>
 8005b68:	4b5a      	ldr	r3, [pc, #360]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b6c:	4a59      	ldr	r2, [pc, #356]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b6e:	f023 0301 	bic.w	r3, r3, #1
 8005b72:	6713      	str	r3, [r2, #112]	; 0x70
 8005b74:	4b57      	ldr	r3, [pc, #348]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b78:	4a56      	ldr	r2, [pc, #344]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005b7a:	f023 0304 	bic.w	r3, r3, #4
 8005b7e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d015      	beq.n	8005bb4 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b88:	f7fe fa5a 	bl	8004040 <HAL_GetTick>
 8005b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b8e:	e00a      	b.n	8005ba6 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b90:	f7fe fa56 	bl	8004040 <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d901      	bls.n	8005ba6 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8005ba2:	2303      	movs	r3, #3
 8005ba4:	e092      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ba6:	4b4b      	ldr	r3, [pc, #300]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005baa:	f003 0302 	and.w	r3, r3, #2
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d0ee      	beq.n	8005b90 <HAL_RCC_OscConfig+0x364>
 8005bb2:	e014      	b.n	8005bde <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bb4:	f7fe fa44 	bl	8004040 <HAL_GetTick>
 8005bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bba:	e00a      	b.n	8005bd2 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005bbc:	f7fe fa40 	bl	8004040 <HAL_GetTick>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	1ad3      	subs	r3, r2, r3
 8005bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d901      	bls.n	8005bd2 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8005bce:	2303      	movs	r3, #3
 8005bd0:	e07c      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005bd2:	4b40      	ldr	r3, [pc, #256]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005bd6:	f003 0302 	and.w	r3, r3, #2
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d1ee      	bne.n	8005bbc <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005bde:	7dfb      	ldrb	r3, [r7, #23]
 8005be0:	2b01      	cmp	r3, #1
 8005be2:	d105      	bne.n	8005bf0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005be4:	4b3b      	ldr	r3, [pc, #236]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be8:	4a3a      	ldr	r2, [pc, #232]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005bea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d068      	beq.n	8005cca <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005bf8:	4b36      	ldr	r3, [pc, #216]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f003 030c 	and.w	r3, r3, #12
 8005c00:	2b08      	cmp	r3, #8
 8005c02:	d060      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d145      	bne.n	8005c98 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c0c:	4b33      	ldr	r3, [pc, #204]	; (8005cdc <HAL_RCC_OscConfig+0x4b0>)
 8005c0e:	2200      	movs	r2, #0
 8005c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c12:	f7fe fa15 	bl	8004040 <HAL_GetTick>
 8005c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c18:	e008      	b.n	8005c2c <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c1a:	f7fe fa11 	bl	8004040 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d901      	bls.n	8005c2c <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e04f      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c2c:	4b29      	ldr	r3, [pc, #164]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d1f0      	bne.n	8005c1a <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	69da      	ldr	r2, [r3, #28]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a1b      	ldr	r3, [r3, #32]
 8005c40:	431a      	orrs	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c46:	019b      	lsls	r3, r3, #6
 8005c48:	431a      	orrs	r2, r3
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c4e:	085b      	lsrs	r3, r3, #1
 8005c50:	3b01      	subs	r3, #1
 8005c52:	041b      	lsls	r3, r3, #16
 8005c54:	431a      	orrs	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c5a:	061b      	lsls	r3, r3, #24
 8005c5c:	431a      	orrs	r2, r3
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c62:	071b      	lsls	r3, r3, #28
 8005c64:	491b      	ldr	r1, [pc, #108]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c6a:	4b1c      	ldr	r3, [pc, #112]	; (8005cdc <HAL_RCC_OscConfig+0x4b0>)
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c70:	f7fe f9e6 	bl	8004040 <HAL_GetTick>
 8005c74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c76:	e008      	b.n	8005c8a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c78:	f7fe f9e2 	bl	8004040 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d901      	bls.n	8005c8a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e020      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c8a:	4b12      	ldr	r3, [pc, #72]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d0f0      	beq.n	8005c78 <HAL_RCC_OscConfig+0x44c>
 8005c96:	e018      	b.n	8005cca <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005c98:	4b10      	ldr	r3, [pc, #64]	; (8005cdc <HAL_RCC_OscConfig+0x4b0>)
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c9e:	f7fe f9cf 	bl	8004040 <HAL_GetTick>
 8005ca2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ca4:	e008      	b.n	8005cb8 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ca6:	f7fe f9cb 	bl	8004040 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d901      	bls.n	8005cb8 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e009      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005cb8:	4b06      	ldr	r3, [pc, #24]	; (8005cd4 <HAL_RCC_OscConfig+0x4a8>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d1f0      	bne.n	8005ca6 <HAL_RCC_OscConfig+0x47a>
 8005cc4:	e001      	b.n	8005cca <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e000      	b.n	8005ccc <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8005cca:	2300      	movs	r3, #0
}
 8005ccc:	4618      	mov	r0, r3
 8005cce:	3718      	adds	r7, #24
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	bd80      	pop	{r7, pc}
 8005cd4:	40023800 	.word	0x40023800
 8005cd8:	40007000 	.word	0x40007000
 8005cdc:	42470060 	.word	0x42470060

08005ce0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d101      	bne.n	8005cf2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e01d      	b.n	8005d2e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d106      	bne.n	8005d0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f7fd ff1c 	bl	8003b44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2202      	movs	r2, #2
 8005d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681a      	ldr	r2, [r3, #0]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	3304      	adds	r3, #4
 8005d1c:	4619      	mov	r1, r3
 8005d1e:	4610      	mov	r0, r2
 8005d20:	f000 fdce 	bl	80068c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3708      	adds	r7, #8
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8005d36:	b480      	push	{r7}
 8005d38:	b083      	sub	sp, #12
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2202      	movs	r2, #2
 8005d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	6a1a      	ldr	r2, [r3, #32]
 8005d4c:	f241 1311 	movw	r3, #4369	; 0x1111
 8005d50:	4013      	ands	r3, r2
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d10f      	bne.n	8005d76 <HAL_TIM_Base_Stop+0x40>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	6a1a      	ldr	r2, [r3, #32]
 8005d5c:	f240 4344 	movw	r3, #1092	; 0x444
 8005d60:	4013      	ands	r3, r2
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d107      	bne.n	8005d76 <HAL_TIM_Base_Stop+0x40>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f022 0201 	bic.w	r2, r2, #1
 8005d74:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2201      	movs	r2, #1
 8005d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	370c      	adds	r7, #12
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68da      	ldr	r2, [r3, #12]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	f042 0201 	orr.w	r2, r2, #1
 8005da2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	f003 0307 	and.w	r3, r3, #7
 8005dae:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	2b06      	cmp	r3, #6
 8005db4:	d007      	beq.n	8005dc6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f042 0201 	orr.w	r2, r2, #1
 8005dc4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3714      	adds	r7, #20
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd2:	4770      	bx	lr

08005dd4 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e01d      	b.n	8005e22 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d106      	bne.n	8005e00 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f000 f815 	bl	8005e2a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2202      	movs	r2, #2
 8005e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	3304      	adds	r3, #4
 8005e10:	4619      	mov	r1, r3
 8005e12:	4610      	mov	r0, r2
 8005e14:	f000 fd54 	bl	80068c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3708      	adds	r7, #8
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}

08005e2a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005e2a:	b480      	push	{r7}
 8005e2c:	b083      	sub	sp, #12
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005e32:	bf00      	nop
 8005e34:	370c      	adds	r7, #12
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
	...

08005e40 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	2b0c      	cmp	r3, #12
 8005e4e:	d841      	bhi.n	8005ed4 <HAL_TIM_OC_Start_IT+0x94>
 8005e50:	a201      	add	r2, pc, #4	; (adr r2, 8005e58 <HAL_TIM_OC_Start_IT+0x18>)
 8005e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e56:	bf00      	nop
 8005e58:	08005e8d 	.word	0x08005e8d
 8005e5c:	08005ed5 	.word	0x08005ed5
 8005e60:	08005ed5 	.word	0x08005ed5
 8005e64:	08005ed5 	.word	0x08005ed5
 8005e68:	08005e9f 	.word	0x08005e9f
 8005e6c:	08005ed5 	.word	0x08005ed5
 8005e70:	08005ed5 	.word	0x08005ed5
 8005e74:	08005ed5 	.word	0x08005ed5
 8005e78:	08005eb1 	.word	0x08005eb1
 8005e7c:	08005ed5 	.word	0x08005ed5
 8005e80:	08005ed5 	.word	0x08005ed5
 8005e84:	08005ed5 	.word	0x08005ed5
 8005e88:	08005ec3 	.word	0x08005ec3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68da      	ldr	r2, [r3, #12]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f042 0202 	orr.w	r2, r2, #2
 8005e9a:	60da      	str	r2, [r3, #12]
      break;
 8005e9c:	e01b      	b.n	8005ed6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	68da      	ldr	r2, [r3, #12]
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f042 0204 	orr.w	r2, r2, #4
 8005eac:	60da      	str	r2, [r3, #12]
      break;
 8005eae:	e012      	b.n	8005ed6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68da      	ldr	r2, [r3, #12]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f042 0208 	orr.w	r2, r2, #8
 8005ebe:	60da      	str	r2, [r3, #12]
      break;
 8005ec0:	e009      	b.n	8005ed6 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68da      	ldr	r2, [r3, #12]
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f042 0210 	orr.w	r2, r2, #16
 8005ed0:	60da      	str	r2, [r3, #12]
      break;
 8005ed2:	e000      	b.n	8005ed6 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8005ed4:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	2201      	movs	r2, #1
 8005edc:	6839      	ldr	r1, [r7, #0]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f001 f902 	bl	80070e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	4a15      	ldr	r2, [pc, #84]	; (8005f40 <HAL_TIM_OC_Start_IT+0x100>)
 8005eea:	4293      	cmp	r3, r2
 8005eec:	d004      	beq.n	8005ef8 <HAL_TIM_OC_Start_IT+0xb8>
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	4a14      	ldr	r2, [pc, #80]	; (8005f44 <HAL_TIM_OC_Start_IT+0x104>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d101      	bne.n	8005efc <HAL_TIM_OC_Start_IT+0xbc>
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e000      	b.n	8005efe <HAL_TIM_OC_Start_IT+0xbe>
 8005efc:	2300      	movs	r3, #0
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d007      	beq.n	8005f12 <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f10:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	f003 0307 	and.w	r3, r3, #7
 8005f1c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2b06      	cmp	r3, #6
 8005f22:	d007      	beq.n	8005f34 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f042 0201 	orr.w	r2, r2, #1
 8005f32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f34:	2300      	movs	r3, #0
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3710      	adds	r7, #16
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	40010000 	.word	0x40010000
 8005f44:	40010400 	.word	0x40010400

08005f48 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b082      	sub	sp, #8
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	2b0c      	cmp	r3, #12
 8005f56:	d841      	bhi.n	8005fdc <HAL_TIM_OC_Stop_IT+0x94>
 8005f58:	a201      	add	r2, pc, #4	; (adr r2, 8005f60 <HAL_TIM_OC_Stop_IT+0x18>)
 8005f5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f5e:	bf00      	nop
 8005f60:	08005f95 	.word	0x08005f95
 8005f64:	08005fdd 	.word	0x08005fdd
 8005f68:	08005fdd 	.word	0x08005fdd
 8005f6c:	08005fdd 	.word	0x08005fdd
 8005f70:	08005fa7 	.word	0x08005fa7
 8005f74:	08005fdd 	.word	0x08005fdd
 8005f78:	08005fdd 	.word	0x08005fdd
 8005f7c:	08005fdd 	.word	0x08005fdd
 8005f80:	08005fb9 	.word	0x08005fb9
 8005f84:	08005fdd 	.word	0x08005fdd
 8005f88:	08005fdd 	.word	0x08005fdd
 8005f8c:	08005fdd 	.word	0x08005fdd
 8005f90:	08005fcb 	.word	0x08005fcb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	68da      	ldr	r2, [r3, #12]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f022 0202 	bic.w	r2, r2, #2
 8005fa2:	60da      	str	r2, [r3, #12]
      break;
 8005fa4:	e01b      	b.n	8005fde <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68da      	ldr	r2, [r3, #12]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 0204 	bic.w	r2, r2, #4
 8005fb4:	60da      	str	r2, [r3, #12]
      break;
 8005fb6:	e012      	b.n	8005fde <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	68da      	ldr	r2, [r3, #12]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f022 0208 	bic.w	r2, r2, #8
 8005fc6:	60da      	str	r2, [r3, #12]
      break;
 8005fc8:	e009      	b.n	8005fde <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	68da      	ldr	r2, [r3, #12]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f022 0210 	bic.w	r2, r2, #16
 8005fd8:	60da      	str	r2, [r3, #12]
      break;
 8005fda:	e000      	b.n	8005fde <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 8005fdc:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	6839      	ldr	r1, [r7, #0]
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f001 f87e 	bl	80070e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a20      	ldr	r2, [pc, #128]	; (8006074 <HAL_TIM_OC_Stop_IT+0x12c>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d004      	beq.n	8006000 <HAL_TIM_OC_Stop_IT+0xb8>
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4a1f      	ldr	r2, [pc, #124]	; (8006078 <HAL_TIM_OC_Stop_IT+0x130>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d101      	bne.n	8006004 <HAL_TIM_OC_Stop_IT+0xbc>
 8006000:	2301      	movs	r3, #1
 8006002:	e000      	b.n	8006006 <HAL_TIM_OC_Stop_IT+0xbe>
 8006004:	2300      	movs	r3, #0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d017      	beq.n	800603a <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6a1a      	ldr	r2, [r3, #32]
 8006010:	f241 1311 	movw	r3, #4369	; 0x1111
 8006014:	4013      	ands	r3, r2
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10f      	bne.n	800603a <HAL_TIM_OC_Stop_IT+0xf2>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	6a1a      	ldr	r2, [r3, #32]
 8006020:	f240 4344 	movw	r3, #1092	; 0x444
 8006024:	4013      	ands	r3, r2
 8006026:	2b00      	cmp	r3, #0
 8006028:	d107      	bne.n	800603a <HAL_TIM_OC_Stop_IT+0xf2>
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006038:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	6a1a      	ldr	r2, [r3, #32]
 8006040:	f241 1311 	movw	r3, #4369	; 0x1111
 8006044:	4013      	ands	r3, r2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d10f      	bne.n	800606a <HAL_TIM_OC_Stop_IT+0x122>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	6a1a      	ldr	r2, [r3, #32]
 8006050:	f240 4344 	movw	r3, #1092	; 0x444
 8006054:	4013      	ands	r3, r2
 8006056:	2b00      	cmp	r3, #0
 8006058:	d107      	bne.n	800606a <HAL_TIM_OC_Stop_IT+0x122>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	681a      	ldr	r2, [r3, #0]
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f022 0201 	bic.w	r2, r2, #1
 8006068:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3708      	adds	r7, #8
 8006070:	46bd      	mov	sp, r7
 8006072:	bd80      	pop	{r7, pc}
 8006074:	40010000 	.word	0x40010000
 8006078:	40010400 	.word	0x40010400

0800607c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b082      	sub	sp, #8
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d101      	bne.n	800608e <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	e01d      	b.n	80060ca <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d106      	bne.n	80060a8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2200      	movs	r2, #0
 800609e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 f815 	bl	80060d2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2202      	movs	r2, #2
 80060ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	3304      	adds	r3, #4
 80060b8:	4619      	mov	r1, r3
 80060ba:	4610      	mov	r0, r2
 80060bc:	f000 fc00 	bl	80068c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2201      	movs	r2, #1
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3708      	adds	r7, #8
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}

080060d2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80060d2:	b480      	push	{r7}
 80060d4:	b083      	sub	sp, #12
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80060da:	bf00      	nop
 80060dc:	370c      	adds	r7, #12
 80060de:	46bd      	mov	sp, r7
 80060e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e4:	4770      	bx	lr
	...

080060e8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b084      	sub	sp, #16
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	2b0c      	cmp	r3, #12
 80060f6:	d841      	bhi.n	800617c <HAL_TIM_IC_Start_IT+0x94>
 80060f8:	a201      	add	r2, pc, #4	; (adr r2, 8006100 <HAL_TIM_IC_Start_IT+0x18>)
 80060fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060fe:	bf00      	nop
 8006100:	08006135 	.word	0x08006135
 8006104:	0800617d 	.word	0x0800617d
 8006108:	0800617d 	.word	0x0800617d
 800610c:	0800617d 	.word	0x0800617d
 8006110:	08006147 	.word	0x08006147
 8006114:	0800617d 	.word	0x0800617d
 8006118:	0800617d 	.word	0x0800617d
 800611c:	0800617d 	.word	0x0800617d
 8006120:	08006159 	.word	0x08006159
 8006124:	0800617d 	.word	0x0800617d
 8006128:	0800617d 	.word	0x0800617d
 800612c:	0800617d 	.word	0x0800617d
 8006130:	0800616b 	.word	0x0800616b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	68da      	ldr	r2, [r3, #12]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f042 0202 	orr.w	r2, r2, #2
 8006142:	60da      	str	r2, [r3, #12]
      break;
 8006144:	e01b      	b.n	800617e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68da      	ldr	r2, [r3, #12]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f042 0204 	orr.w	r2, r2, #4
 8006154:	60da      	str	r2, [r3, #12]
      break;
 8006156:	e012      	b.n	800617e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	68da      	ldr	r2, [r3, #12]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f042 0208 	orr.w	r2, r2, #8
 8006166:	60da      	str	r2, [r3, #12]
      break;
 8006168:	e009      	b.n	800617e <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68da      	ldr	r2, [r3, #12]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f042 0210 	orr.w	r2, r2, #16
 8006178:	60da      	str	r2, [r3, #12]
      break;
 800617a:	e000      	b.n	800617e <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 800617c:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2201      	movs	r2, #1
 8006184:	6839      	ldr	r1, [r7, #0]
 8006186:	4618      	mov	r0, r3
 8006188:	f000 ffae 	bl	80070e8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	f003 0307 	and.w	r3, r3, #7
 8006196:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2b06      	cmp	r3, #6
 800619c:	d007      	beq.n	80061ae <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f042 0201 	orr.w	r2, r2, #1
 80061ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061ae:	2300      	movs	r3, #0
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	3710      	adds	r7, #16
 80061b4:	46bd      	mov	sp, r7
 80061b6:	bd80      	pop	{r7, pc}

080061b8 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80061b8:	b580      	push	{r7, lr}
 80061ba:	b082      	sub	sp, #8
 80061bc:	af00      	add	r7, sp, #0
 80061be:	6078      	str	r0, [r7, #4]
 80061c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	2b0c      	cmp	r3, #12
 80061c6:	d841      	bhi.n	800624c <HAL_TIM_IC_Stop_IT+0x94>
 80061c8:	a201      	add	r2, pc, #4	; (adr r2, 80061d0 <HAL_TIM_IC_Stop_IT+0x18>)
 80061ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061ce:	bf00      	nop
 80061d0:	08006205 	.word	0x08006205
 80061d4:	0800624d 	.word	0x0800624d
 80061d8:	0800624d 	.word	0x0800624d
 80061dc:	0800624d 	.word	0x0800624d
 80061e0:	08006217 	.word	0x08006217
 80061e4:	0800624d 	.word	0x0800624d
 80061e8:	0800624d 	.word	0x0800624d
 80061ec:	0800624d 	.word	0x0800624d
 80061f0:	08006229 	.word	0x08006229
 80061f4:	0800624d 	.word	0x0800624d
 80061f8:	0800624d 	.word	0x0800624d
 80061fc:	0800624d 	.word	0x0800624d
 8006200:	0800623b 	.word	0x0800623b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68da      	ldr	r2, [r3, #12]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f022 0202 	bic.w	r2, r2, #2
 8006212:	60da      	str	r2, [r3, #12]
      break;
 8006214:	e01b      	b.n	800624e <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	68da      	ldr	r2, [r3, #12]
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	f022 0204 	bic.w	r2, r2, #4
 8006224:	60da      	str	r2, [r3, #12]
      break;
 8006226:	e012      	b.n	800624e <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	68da      	ldr	r2, [r3, #12]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f022 0208 	bic.w	r2, r2, #8
 8006236:	60da      	str	r2, [r3, #12]
      break;
 8006238:	e009      	b.n	800624e <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68da      	ldr	r2, [r3, #12]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f022 0210 	bic.w	r2, r2, #16
 8006248:	60da      	str	r2, [r3, #12]
      break;
 800624a:	e000      	b.n	800624e <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 800624c:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	2200      	movs	r2, #0
 8006254:	6839      	ldr	r1, [r7, #0]
 8006256:	4618      	mov	r0, r3
 8006258:	f000 ff46 	bl	80070e8 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	6a1a      	ldr	r2, [r3, #32]
 8006262:	f241 1311 	movw	r3, #4369	; 0x1111
 8006266:	4013      	ands	r3, r2
 8006268:	2b00      	cmp	r3, #0
 800626a:	d10f      	bne.n	800628c <HAL_TIM_IC_Stop_IT+0xd4>
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6a1a      	ldr	r2, [r3, #32]
 8006272:	f240 4344 	movw	r3, #1092	; 0x444
 8006276:	4013      	ands	r3, r2
 8006278:	2b00      	cmp	r3, #0
 800627a:	d107      	bne.n	800628c <HAL_TIM_IC_Stop_IT+0xd4>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 0201 	bic.w	r2, r2, #1
 800628a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800628c:	2300      	movs	r3, #0
}
 800628e:	4618      	mov	r0, r3
 8006290:	3708      	adds	r7, #8
 8006292:	46bd      	mov	sp, r7
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop

08006298 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	f003 0302 	and.w	r3, r3, #2
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d122      	bne.n	80062f4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	f003 0302 	and.w	r3, r3, #2
 80062b8:	2b02      	cmp	r3, #2
 80062ba:	d11b      	bne.n	80062f4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f06f 0202 	mvn.w	r2, #2
 80062c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2201      	movs	r2, #1
 80062ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	699b      	ldr	r3, [r3, #24]
 80062d2:	f003 0303 	and.w	r3, r3, #3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d003      	beq.n	80062e2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80062da:	6878      	ldr	r0, [r7, #4]
 80062dc:	f7fd fb32 	bl	8003944 <HAL_TIM_IC_CaptureCallback>
 80062e0:	e005      	b.n	80062ee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f7fd fb00 	bl	80038e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 fad5 	bl	8006898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	f003 0304 	and.w	r3, r3, #4
 80062fe:	2b04      	cmp	r3, #4
 8006300:	d122      	bne.n	8006348 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	f003 0304 	and.w	r3, r3, #4
 800630c:	2b04      	cmp	r3, #4
 800630e:	d11b      	bne.n	8006348 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f06f 0204 	mvn.w	r2, #4
 8006318:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2202      	movs	r2, #2
 800631e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	699b      	ldr	r3, [r3, #24]
 8006326:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800632a:	2b00      	cmp	r3, #0
 800632c:	d003      	beq.n	8006336 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f7fd fb08 	bl	8003944 <HAL_TIM_IC_CaptureCallback>
 8006334:	e005      	b.n	8006342 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f7fd fad6 	bl	80038e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 faab 	bl	8006898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	f003 0308 	and.w	r3, r3, #8
 8006352:	2b08      	cmp	r3, #8
 8006354:	d122      	bne.n	800639c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	68db      	ldr	r3, [r3, #12]
 800635c:	f003 0308 	and.w	r3, r3, #8
 8006360:	2b08      	cmp	r3, #8
 8006362:	d11b      	bne.n	800639c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f06f 0208 	mvn.w	r2, #8
 800636c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2204      	movs	r2, #4
 8006372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	69db      	ldr	r3, [r3, #28]
 800637a:	f003 0303 	and.w	r3, r3, #3
 800637e:	2b00      	cmp	r3, #0
 8006380:	d003      	beq.n	800638a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7fd fade 	bl	8003944 <HAL_TIM_IC_CaptureCallback>
 8006388:	e005      	b.n	8006396 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800638a:	6878      	ldr	r0, [r7, #4]
 800638c:	f7fd faac 	bl	80038e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 fa81 	bl	8006898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2200      	movs	r2, #0
 800639a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	691b      	ldr	r3, [r3, #16]
 80063a2:	f003 0310 	and.w	r3, r3, #16
 80063a6:	2b10      	cmp	r3, #16
 80063a8:	d122      	bne.n	80063f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68db      	ldr	r3, [r3, #12]
 80063b0:	f003 0310 	and.w	r3, r3, #16
 80063b4:	2b10      	cmp	r3, #16
 80063b6:	d11b      	bne.n	80063f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f06f 0210 	mvn.w	r2, #16
 80063c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2208      	movs	r2, #8
 80063c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	69db      	ldr	r3, [r3, #28]
 80063ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d003      	beq.n	80063de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f7fd fab4 	bl	8003944 <HAL_TIM_IC_CaptureCallback>
 80063dc:	e005      	b.n	80063ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f7fd fa82 	bl	80038e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063e4:	6878      	ldr	r0, [r7, #4]
 80063e6:	f000 fa57 	bl	8006898 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2200      	movs	r2, #0
 80063ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	f003 0301 	and.w	r3, r3, #1
 80063fa:	2b01      	cmp	r3, #1
 80063fc:	d10e      	bne.n	800641c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	68db      	ldr	r3, [r3, #12]
 8006404:	f003 0301 	and.w	r3, r3, #1
 8006408:	2b01      	cmp	r3, #1
 800640a:	d107      	bne.n	800641c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f06f 0201 	mvn.w	r2, #1
 8006414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f7fd fa82 	bl	8003920 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006426:	2b80      	cmp	r3, #128	; 0x80
 8006428:	d10e      	bne.n	8006448 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006434:	2b80      	cmp	r3, #128	; 0x80
 8006436:	d107      	bne.n	8006448 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006440:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f000 fefc 	bl	8007240 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	691b      	ldr	r3, [r3, #16]
 800644e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006452:	2b40      	cmp	r3, #64	; 0x40
 8006454:	d10e      	bne.n	8006474 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006460:	2b40      	cmp	r3, #64	; 0x40
 8006462:	d107      	bne.n	8006474 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800646c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	f000 fa1c 	bl	80068ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	691b      	ldr	r3, [r3, #16]
 800647a:	f003 0320 	and.w	r3, r3, #32
 800647e:	2b20      	cmp	r3, #32
 8006480:	d10e      	bne.n	80064a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	f003 0320 	and.w	r3, r3, #32
 800648c:	2b20      	cmp	r3, #32
 800648e:	d107      	bne.n	80064a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f06f 0220 	mvn.w	r2, #32
 8006498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800649a:	6878      	ldr	r0, [r7, #4]
 800649c:	f000 fec6 	bl	800722c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80064a0:	bf00      	nop
 80064a2:	3708      	adds	r7, #8
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}

080064a8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	60f8      	str	r0, [r7, #12]
 80064b0:	60b9      	str	r1, [r7, #8]
 80064b2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d101      	bne.n	80064c2 <HAL_TIM_OC_ConfigChannel+0x1a>
 80064be:	2302      	movs	r3, #2
 80064c0:	e04e      	b.n	8006560 <HAL_TIM_OC_ConfigChannel+0xb8>
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2201      	movs	r2, #1
 80064c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	2202      	movs	r2, #2
 80064ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2b0c      	cmp	r3, #12
 80064d6:	d839      	bhi.n	800654c <HAL_TIM_OC_ConfigChannel+0xa4>
 80064d8:	a201      	add	r2, pc, #4	; (adr r2, 80064e0 <HAL_TIM_OC_ConfigChannel+0x38>)
 80064da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064de:	bf00      	nop
 80064e0:	08006515 	.word	0x08006515
 80064e4:	0800654d 	.word	0x0800654d
 80064e8:	0800654d 	.word	0x0800654d
 80064ec:	0800654d 	.word	0x0800654d
 80064f0:	08006523 	.word	0x08006523
 80064f4:	0800654d 	.word	0x0800654d
 80064f8:	0800654d 	.word	0x0800654d
 80064fc:	0800654d 	.word	0x0800654d
 8006500:	08006531 	.word	0x08006531
 8006504:	0800654d 	.word	0x0800654d
 8006508:	0800654d 	.word	0x0800654d
 800650c:	0800654d 	.word	0x0800654d
 8006510:	0800653f 	.word	0x0800653f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68b9      	ldr	r1, [r7, #8]
 800651a:	4618      	mov	r0, r3
 800651c:	f000 fa70 	bl	8006a00 <TIM_OC1_SetConfig>
      break;
 8006520:	e015      	b.n	800654e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68b9      	ldr	r1, [r7, #8]
 8006528:	4618      	mov	r0, r3
 800652a:	f000 fad9 	bl	8006ae0 <TIM_OC2_SetConfig>
      break;
 800652e:	e00e      	b.n	800654e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	68b9      	ldr	r1, [r7, #8]
 8006536:	4618      	mov	r0, r3
 8006538:	f000 fb48 	bl	8006bcc <TIM_OC3_SetConfig>
      break;
 800653c:	e007      	b.n	800654e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68b9      	ldr	r1, [r7, #8]
 8006544:	4618      	mov	r0, r3
 8006546:	f000 fbb5 	bl	8006cb4 <TIM_OC4_SetConfig>
      break;
 800654a:	e000      	b.n	800654e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800654c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2201      	movs	r2, #1
 8006552:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2200      	movs	r2, #0
 800655a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	b084      	sub	sp, #16
 800656c:	af00      	add	r7, sp, #0
 800656e:	60f8      	str	r0, [r7, #12]
 8006570:	60b9      	str	r1, [r7, #8]
 8006572:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800657a:	2b01      	cmp	r3, #1
 800657c:	d101      	bne.n	8006582 <HAL_TIM_IC_ConfigChannel+0x1a>
 800657e:	2302      	movs	r3, #2
 8006580:	e08a      	b.n	8006698 <HAL_TIM_IC_ConfigChannel+0x130>
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2201      	movs	r2, #1
 8006586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2202      	movs	r2, #2
 800658e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d11b      	bne.n	80065d0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6818      	ldr	r0, [r3, #0]
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	6819      	ldr	r1, [r3, #0]
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	685a      	ldr	r2, [r3, #4]
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	f000 fbda 	bl	8006d60 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	699a      	ldr	r2, [r3, #24]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f022 020c 	bic.w	r2, r2, #12
 80065ba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6999      	ldr	r1, [r3, #24]
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	689a      	ldr	r2, [r3, #8]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	430a      	orrs	r2, r1
 80065cc:	619a      	str	r2, [r3, #24]
 80065ce:	e05a      	b.n	8006686 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b04      	cmp	r3, #4
 80065d4:	d11c      	bne.n	8006610 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6818      	ldr	r0, [r3, #0]
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	6819      	ldr	r1, [r3, #0]
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	685a      	ldr	r2, [r3, #4]
 80065e2:	68bb      	ldr	r3, [r7, #8]
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	f000 fc5e 	bl	8006ea6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	699a      	ldr	r2, [r3, #24]
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80065f8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	6999      	ldr	r1, [r3, #24]
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	021a      	lsls	r2, r3, #8
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	430a      	orrs	r2, r1
 800660c:	619a      	str	r2, [r3, #24]
 800660e:	e03a      	b.n	8006686 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2b08      	cmp	r3, #8
 8006614:	d11b      	bne.n	800664e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6818      	ldr	r0, [r3, #0]
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	6819      	ldr	r1, [r3, #0]
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	685a      	ldr	r2, [r3, #4]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	f000 fcab 	bl	8006f80 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	69da      	ldr	r2, [r3, #28]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f022 020c 	bic.w	r2, r2, #12
 8006638:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	69d9      	ldr	r1, [r3, #28]
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	689a      	ldr	r2, [r3, #8]
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	430a      	orrs	r2, r1
 800664a:	61da      	str	r2, [r3, #28]
 800664c:	e01b      	b.n	8006686 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6818      	ldr	r0, [r3, #0]
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	6819      	ldr	r1, [r3, #0]
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	685a      	ldr	r2, [r3, #4]
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	f000 fccb 	bl	8006ff8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	69da      	ldr	r2, [r3, #28]
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006670:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	69d9      	ldr	r1, [r3, #28]
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	021a      	lsls	r2, r3, #8
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	430a      	orrs	r2, r1
 8006684:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2201      	movs	r2, #1
 800668a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006696:	2300      	movs	r3, #0
}
 8006698:	4618      	mov	r0, r3
 800669a:	3710      	adds	r7, #16
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b084      	sub	sp, #16
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d101      	bne.n	80066b8 <HAL_TIM_ConfigClockSource+0x18>
 80066b4:	2302      	movs	r3, #2
 80066b6:	e0a6      	b.n	8006806 <HAL_TIM_ConfigClockSource+0x166>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80066d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066de:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	68fa      	ldr	r2, [r7, #12]
 80066e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	2b40      	cmp	r3, #64	; 0x40
 80066ee:	d067      	beq.n	80067c0 <HAL_TIM_ConfigClockSource+0x120>
 80066f0:	2b40      	cmp	r3, #64	; 0x40
 80066f2:	d80b      	bhi.n	800670c <HAL_TIM_ConfigClockSource+0x6c>
 80066f4:	2b10      	cmp	r3, #16
 80066f6:	d073      	beq.n	80067e0 <HAL_TIM_ConfigClockSource+0x140>
 80066f8:	2b10      	cmp	r3, #16
 80066fa:	d802      	bhi.n	8006702 <HAL_TIM_ConfigClockSource+0x62>
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d06f      	beq.n	80067e0 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006700:	e078      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006702:	2b20      	cmp	r3, #32
 8006704:	d06c      	beq.n	80067e0 <HAL_TIM_ConfigClockSource+0x140>
 8006706:	2b30      	cmp	r3, #48	; 0x30
 8006708:	d06a      	beq.n	80067e0 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800670a:	e073      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800670c:	2b70      	cmp	r3, #112	; 0x70
 800670e:	d00d      	beq.n	800672c <HAL_TIM_ConfigClockSource+0x8c>
 8006710:	2b70      	cmp	r3, #112	; 0x70
 8006712:	d804      	bhi.n	800671e <HAL_TIM_ConfigClockSource+0x7e>
 8006714:	2b50      	cmp	r3, #80	; 0x50
 8006716:	d033      	beq.n	8006780 <HAL_TIM_ConfigClockSource+0xe0>
 8006718:	2b60      	cmp	r3, #96	; 0x60
 800671a:	d041      	beq.n	80067a0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800671c:	e06a      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800671e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006722:	d066      	beq.n	80067f2 <HAL_TIM_ConfigClockSource+0x152>
 8006724:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006728:	d017      	beq.n	800675a <HAL_TIM_ConfigClockSource+0xba>
      break;
 800672a:	e063      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6818      	ldr	r0, [r3, #0]
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	6899      	ldr	r1, [r3, #8]
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	685a      	ldr	r2, [r3, #4]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	f000 fcb4 	bl	80070a8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800674e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	609a      	str	r2, [r3, #8]
      break;
 8006758:	e04c      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6818      	ldr	r0, [r3, #0]
 800675e:	683b      	ldr	r3, [r7, #0]
 8006760:	6899      	ldr	r1, [r3, #8]
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	685a      	ldr	r2, [r3, #4]
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	68db      	ldr	r3, [r3, #12]
 800676a:	f000 fc9d 	bl	80070a8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	689a      	ldr	r2, [r3, #8]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800677c:	609a      	str	r2, [r3, #8]
      break;
 800677e:	e039      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6818      	ldr	r0, [r3, #0]
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	6859      	ldr	r1, [r3, #4]
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	461a      	mov	r2, r3
 800678e:	f000 fb5b 	bl	8006e48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2150      	movs	r1, #80	; 0x50
 8006798:	4618      	mov	r0, r3
 800679a:	f000 fc6a 	bl	8007072 <TIM_ITRx_SetConfig>
      break;
 800679e:	e029      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6818      	ldr	r0, [r3, #0]
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	6859      	ldr	r1, [r3, #4]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	68db      	ldr	r3, [r3, #12]
 80067ac:	461a      	mov	r2, r3
 80067ae:	f000 fbb7 	bl	8006f20 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	2160      	movs	r1, #96	; 0x60
 80067b8:	4618      	mov	r0, r3
 80067ba:	f000 fc5a 	bl	8007072 <TIM_ITRx_SetConfig>
      break;
 80067be:	e019      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6818      	ldr	r0, [r3, #0]
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	6859      	ldr	r1, [r3, #4]
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	68db      	ldr	r3, [r3, #12]
 80067cc:	461a      	mov	r2, r3
 80067ce:	f000 fb3b 	bl	8006e48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2140      	movs	r1, #64	; 0x40
 80067d8:	4618      	mov	r0, r3
 80067da:	f000 fc4a 	bl	8007072 <TIM_ITRx_SetConfig>
      break;
 80067de:	e009      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681a      	ldr	r2, [r3, #0]
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4619      	mov	r1, r3
 80067ea:	4610      	mov	r0, r2
 80067ec:	f000 fc41 	bl	8007072 <TIM_ITRx_SetConfig>
      break;
 80067f0:	e000      	b.n	80067f4 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80067f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2201      	movs	r2, #1
 80067f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	2200      	movs	r2, #0
 8006800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	3710      	adds	r7, #16
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}
	...

08006810 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006810:	b480      	push	{r7}
 8006812:	b085      	sub	sp, #20
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800681a:	2300      	movs	r3, #0
 800681c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	2b0c      	cmp	r3, #12
 8006822:	d831      	bhi.n	8006888 <HAL_TIM_ReadCapturedValue+0x78>
 8006824:	a201      	add	r2, pc, #4	; (adr r2, 800682c <HAL_TIM_ReadCapturedValue+0x1c>)
 8006826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800682a:	bf00      	nop
 800682c:	08006861 	.word	0x08006861
 8006830:	08006889 	.word	0x08006889
 8006834:	08006889 	.word	0x08006889
 8006838:	08006889 	.word	0x08006889
 800683c:	0800686b 	.word	0x0800686b
 8006840:	08006889 	.word	0x08006889
 8006844:	08006889 	.word	0x08006889
 8006848:	08006889 	.word	0x08006889
 800684c:	08006875 	.word	0x08006875
 8006850:	08006889 	.word	0x08006889
 8006854:	08006889 	.word	0x08006889
 8006858:	08006889 	.word	0x08006889
 800685c:	0800687f 	.word	0x0800687f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006866:	60fb      	str	r3, [r7, #12]

      break;
 8006868:	e00f      	b.n	800688a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006870:	60fb      	str	r3, [r7, #12]

      break;
 8006872:	e00a      	b.n	800688a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800687a:	60fb      	str	r3, [r7, #12]

      break;
 800687c:	e005      	b.n	800688a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006884:	60fb      	str	r3, [r7, #12]

      break;
 8006886:	e000      	b.n	800688a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006888:	bf00      	nop
  }

  return tmpreg;
 800688a:	68fb      	ldr	r3, [r7, #12]
}
 800688c:	4618      	mov	r0, r3
 800688e:	3714      	adds	r7, #20
 8006890:	46bd      	mov	sp, r7
 8006892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006896:	4770      	bx	lr

08006898 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006898:	b480      	push	{r7}
 800689a:	b083      	sub	sp, #12
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068aa:	4770      	bx	lr

080068ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80068ac:	b480      	push	{r7}
 80068ae:	b083      	sub	sp, #12
 80068b0:	af00      	add	r7, sp, #0
 80068b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80068b4:	bf00      	nop
 80068b6:	370c      	adds	r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b085      	sub	sp, #20
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a40      	ldr	r2, [pc, #256]	; (80069d4 <TIM_Base_SetConfig+0x114>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d013      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068de:	d00f      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a3d      	ldr	r2, [pc, #244]	; (80069d8 <TIM_Base_SetConfig+0x118>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d00b      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a3c      	ldr	r2, [pc, #240]	; (80069dc <TIM_Base_SetConfig+0x11c>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d007      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a3b      	ldr	r2, [pc, #236]	; (80069e0 <TIM_Base_SetConfig+0x120>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d003      	beq.n	8006900 <TIM_Base_SetConfig+0x40>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a3a      	ldr	r2, [pc, #232]	; (80069e4 <TIM_Base_SetConfig+0x124>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d108      	bne.n	8006912 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006906:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	4313      	orrs	r3, r2
 8006910:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	4a2f      	ldr	r2, [pc, #188]	; (80069d4 <TIM_Base_SetConfig+0x114>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d02b      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006920:	d027      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	4a2c      	ldr	r2, [pc, #176]	; (80069d8 <TIM_Base_SetConfig+0x118>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d023      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	4a2b      	ldr	r2, [pc, #172]	; (80069dc <TIM_Base_SetConfig+0x11c>)
 800692e:	4293      	cmp	r3, r2
 8006930:	d01f      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4a2a      	ldr	r2, [pc, #168]	; (80069e0 <TIM_Base_SetConfig+0x120>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d01b      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a29      	ldr	r2, [pc, #164]	; (80069e4 <TIM_Base_SetConfig+0x124>)
 800693e:	4293      	cmp	r3, r2
 8006940:	d017      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	4a28      	ldr	r2, [pc, #160]	; (80069e8 <TIM_Base_SetConfig+0x128>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d013      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	4a27      	ldr	r2, [pc, #156]	; (80069ec <TIM_Base_SetConfig+0x12c>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d00f      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a26      	ldr	r2, [pc, #152]	; (80069f0 <TIM_Base_SetConfig+0x130>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d00b      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a25      	ldr	r2, [pc, #148]	; (80069f4 <TIM_Base_SetConfig+0x134>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d007      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	4a24      	ldr	r2, [pc, #144]	; (80069f8 <TIM_Base_SetConfig+0x138>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d003      	beq.n	8006972 <TIM_Base_SetConfig+0xb2>
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	4a23      	ldr	r2, [pc, #140]	; (80069fc <TIM_Base_SetConfig+0x13c>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d108      	bne.n	8006984 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006978:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	68db      	ldr	r3, [r3, #12]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	4313      	orrs	r3, r2
 8006982:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	695b      	ldr	r3, [r3, #20]
 800698e:	4313      	orrs	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	689a      	ldr	r2, [r3, #8]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4a0a      	ldr	r2, [pc, #40]	; (80069d4 <TIM_Base_SetConfig+0x114>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d003      	beq.n	80069b8 <TIM_Base_SetConfig+0xf8>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4a0c      	ldr	r2, [pc, #48]	; (80069e4 <TIM_Base_SetConfig+0x124>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d103      	bne.n	80069c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	691a      	ldr	r2, [r3, #16]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	615a      	str	r2, [r3, #20]
}
 80069c6:	bf00      	nop
 80069c8:	3714      	adds	r7, #20
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
 80069d2:	bf00      	nop
 80069d4:	40010000 	.word	0x40010000
 80069d8:	40000400 	.word	0x40000400
 80069dc:	40000800 	.word	0x40000800
 80069e0:	40000c00 	.word	0x40000c00
 80069e4:	40010400 	.word	0x40010400
 80069e8:	40014000 	.word	0x40014000
 80069ec:	40014400 	.word	0x40014400
 80069f0:	40014800 	.word	0x40014800
 80069f4:	40001800 	.word	0x40001800
 80069f8:	40001c00 	.word	0x40001c00
 80069fc:	40002000 	.word	0x40002000

08006a00 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b087      	sub	sp, #28
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	f023 0201 	bic.w	r2, r3, #1
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a1b      	ldr	r3, [r3, #32]
 8006a1a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	699b      	ldr	r3, [r3, #24]
 8006a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f023 0303 	bic.w	r3, r3, #3
 8006a36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	68fa      	ldr	r2, [r7, #12]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006a42:	697b      	ldr	r3, [r7, #20]
 8006a44:	f023 0302 	bic.w	r3, r3, #2
 8006a48:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	697a      	ldr	r2, [r7, #20]
 8006a50:	4313      	orrs	r3, r2
 8006a52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	4a20      	ldr	r2, [pc, #128]	; (8006ad8 <TIM_OC1_SetConfig+0xd8>)
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d003      	beq.n	8006a64 <TIM_OC1_SetConfig+0x64>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	4a1f      	ldr	r2, [pc, #124]	; (8006adc <TIM_OC1_SetConfig+0xdc>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d10c      	bne.n	8006a7e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	f023 0308 	bic.w	r3, r3, #8
 8006a6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	68db      	ldr	r3, [r3, #12]
 8006a70:	697a      	ldr	r2, [r7, #20]
 8006a72:	4313      	orrs	r3, r2
 8006a74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	f023 0304 	bic.w	r3, r3, #4
 8006a7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a15      	ldr	r2, [pc, #84]	; (8006ad8 <TIM_OC1_SetConfig+0xd8>)
 8006a82:	4293      	cmp	r3, r2
 8006a84:	d003      	beq.n	8006a8e <TIM_OC1_SetConfig+0x8e>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	4a14      	ldr	r2, [pc, #80]	; (8006adc <TIM_OC1_SetConfig+0xdc>)
 8006a8a:	4293      	cmp	r3, r2
 8006a8c:	d111      	bne.n	8006ab2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a96:	693b      	ldr	r3, [r7, #16]
 8006a98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006a9c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a9e:	683b      	ldr	r3, [r7, #0]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	693a      	ldr	r2, [r7, #16]
 8006aa4:	4313      	orrs	r3, r2
 8006aa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	699b      	ldr	r3, [r3, #24]
 8006aac:	693a      	ldr	r2, [r7, #16]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	693a      	ldr	r2, [r7, #16]
 8006ab6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	68fa      	ldr	r2, [r7, #12]
 8006abc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	697a      	ldr	r2, [r7, #20]
 8006aca:	621a      	str	r2, [r3, #32]
}
 8006acc:	bf00      	nop
 8006ace:	371c      	adds	r7, #28
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr
 8006ad8:	40010000 	.word	0x40010000
 8006adc:	40010400 	.word	0x40010400

08006ae0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b087      	sub	sp, #28
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6a1b      	ldr	r3, [r3, #32]
 8006aee:	f023 0210 	bic.w	r2, r3, #16
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	699b      	ldr	r3, [r3, #24]
 8006b06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	021b      	lsls	r3, r3, #8
 8006b1e:	68fa      	ldr	r2, [r7, #12]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006b24:	697b      	ldr	r3, [r7, #20]
 8006b26:	f023 0320 	bic.w	r3, r3, #32
 8006b2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	011b      	lsls	r3, r3, #4
 8006b32:	697a      	ldr	r2, [r7, #20]
 8006b34:	4313      	orrs	r3, r2
 8006b36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	4a22      	ldr	r2, [pc, #136]	; (8006bc4 <TIM_OC2_SetConfig+0xe4>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d003      	beq.n	8006b48 <TIM_OC2_SetConfig+0x68>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	4a21      	ldr	r2, [pc, #132]	; (8006bc8 <TIM_OC2_SetConfig+0xe8>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d10d      	bne.n	8006b64 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006b4e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	68db      	ldr	r3, [r3, #12]
 8006b54:	011b      	lsls	r3, r3, #4
 8006b56:	697a      	ldr	r2, [r7, #20]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b62:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a17      	ldr	r2, [pc, #92]	; (8006bc4 <TIM_OC2_SetConfig+0xe4>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d003      	beq.n	8006b74 <TIM_OC2_SetConfig+0x94>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a16      	ldr	r2, [pc, #88]	; (8006bc8 <TIM_OC2_SetConfig+0xe8>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d113      	bne.n	8006b9c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006b7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006b82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	695b      	ldr	r3, [r3, #20]
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	693a      	ldr	r2, [r7, #16]
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b90:	683b      	ldr	r3, [r7, #0]
 8006b92:	699b      	ldr	r3, [r3, #24]
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	693a      	ldr	r2, [r7, #16]
 8006b98:	4313      	orrs	r3, r2
 8006b9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	693a      	ldr	r2, [r7, #16]
 8006ba0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	685a      	ldr	r2, [r3, #4]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	621a      	str	r2, [r3, #32]
}
 8006bb6:	bf00      	nop
 8006bb8:	371c      	adds	r7, #28
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop
 8006bc4:	40010000 	.word	0x40010000
 8006bc8:	40010400 	.word	0x40010400

08006bcc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006bcc:	b480      	push	{r7}
 8006bce:	b087      	sub	sp, #28
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	6078      	str	r0, [r7, #4]
 8006bd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6a1b      	ldr	r3, [r3, #32]
 8006bda:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6a1b      	ldr	r3, [r3, #32]
 8006be6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	685b      	ldr	r3, [r3, #4]
 8006bec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	69db      	ldr	r3, [r3, #28]
 8006bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bfa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f023 0303 	bic.w	r3, r3, #3
 8006c02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68fa      	ldr	r2, [r7, #12]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006c14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	021b      	lsls	r3, r3, #8
 8006c1c:	697a      	ldr	r2, [r7, #20]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a21      	ldr	r2, [pc, #132]	; (8006cac <TIM_OC3_SetConfig+0xe0>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d003      	beq.n	8006c32 <TIM_OC3_SetConfig+0x66>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a20      	ldr	r2, [pc, #128]	; (8006cb0 <TIM_OC3_SetConfig+0xe4>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d10d      	bne.n	8006c4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	021b      	lsls	r3, r3, #8
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006c46:	697b      	ldr	r3, [r7, #20]
 8006c48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006c4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	4a16      	ldr	r2, [pc, #88]	; (8006cac <TIM_OC3_SetConfig+0xe0>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d003      	beq.n	8006c5e <TIM_OC3_SetConfig+0x92>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a15      	ldr	r2, [pc, #84]	; (8006cb0 <TIM_OC3_SetConfig+0xe4>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d113      	bne.n	8006c86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006c64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006c6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	695b      	ldr	r3, [r3, #20]
 8006c72:	011b      	lsls	r3, r3, #4
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	4313      	orrs	r3, r2
 8006c78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	699b      	ldr	r3, [r3, #24]
 8006c7e:	011b      	lsls	r3, r3, #4
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	68fa      	ldr	r2, [r7, #12]
 8006c90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	685a      	ldr	r2, [r3, #4]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	697a      	ldr	r2, [r7, #20]
 8006c9e:	621a      	str	r2, [r3, #32]
}
 8006ca0:	bf00      	nop
 8006ca2:	371c      	adds	r7, #28
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr
 8006cac:	40010000 	.word	0x40010000
 8006cb0:	40010400 	.word	0x40010400

08006cb4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b087      	sub	sp, #28
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a1b      	ldr	r3, [r3, #32]
 8006cc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
 8006cce:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	69db      	ldr	r3, [r3, #28]
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ce2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	021b      	lsls	r3, r3, #8
 8006cf2:	68fa      	ldr	r2, [r7, #12]
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006cf8:	693b      	ldr	r3, [r7, #16]
 8006cfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006cfe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	031b      	lsls	r3, r3, #12
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	4313      	orrs	r3, r2
 8006d0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a12      	ldr	r2, [pc, #72]	; (8006d58 <TIM_OC4_SetConfig+0xa4>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d003      	beq.n	8006d1c <TIM_OC4_SetConfig+0x68>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a11      	ldr	r2, [pc, #68]	; (8006d5c <TIM_OC4_SetConfig+0xa8>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d109      	bne.n	8006d30 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006d22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	695b      	ldr	r3, [r3, #20]
 8006d28:	019b      	lsls	r3, r3, #6
 8006d2a:	697a      	ldr	r2, [r7, #20]
 8006d2c:	4313      	orrs	r3, r2
 8006d2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	697a      	ldr	r2, [r7, #20]
 8006d34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	68fa      	ldr	r2, [r7, #12]
 8006d3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	685a      	ldr	r2, [r3, #4]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	693a      	ldr	r2, [r7, #16]
 8006d48:	621a      	str	r2, [r3, #32]
}
 8006d4a:	bf00      	nop
 8006d4c:	371c      	adds	r7, #28
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	40010000 	.word	0x40010000
 8006d5c:	40010400 	.word	0x40010400

08006d60 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b087      	sub	sp, #28
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
 8006d6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	6a1b      	ldr	r3, [r3, #32]
 8006d72:	f023 0201 	bic.w	r2, r3, #1
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	699b      	ldr	r3, [r3, #24]
 8006d7e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	6a1b      	ldr	r3, [r3, #32]
 8006d84:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	4a28      	ldr	r2, [pc, #160]	; (8006e2c <TIM_TI1_SetConfig+0xcc>)
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d01b      	beq.n	8006dc6 <TIM_TI1_SetConfig+0x66>
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d94:	d017      	beq.n	8006dc6 <TIM_TI1_SetConfig+0x66>
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	4a25      	ldr	r2, [pc, #148]	; (8006e30 <TIM_TI1_SetConfig+0xd0>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d013      	beq.n	8006dc6 <TIM_TI1_SetConfig+0x66>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	4a24      	ldr	r2, [pc, #144]	; (8006e34 <TIM_TI1_SetConfig+0xd4>)
 8006da2:	4293      	cmp	r3, r2
 8006da4:	d00f      	beq.n	8006dc6 <TIM_TI1_SetConfig+0x66>
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	4a23      	ldr	r2, [pc, #140]	; (8006e38 <TIM_TI1_SetConfig+0xd8>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d00b      	beq.n	8006dc6 <TIM_TI1_SetConfig+0x66>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	4a22      	ldr	r2, [pc, #136]	; (8006e3c <TIM_TI1_SetConfig+0xdc>)
 8006db2:	4293      	cmp	r3, r2
 8006db4:	d007      	beq.n	8006dc6 <TIM_TI1_SetConfig+0x66>
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	4a21      	ldr	r2, [pc, #132]	; (8006e40 <TIM_TI1_SetConfig+0xe0>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d003      	beq.n	8006dc6 <TIM_TI1_SetConfig+0x66>
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	4a20      	ldr	r2, [pc, #128]	; (8006e44 <TIM_TI1_SetConfig+0xe4>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d101      	bne.n	8006dca <TIM_TI1_SetConfig+0x6a>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	e000      	b.n	8006dcc <TIM_TI1_SetConfig+0x6c>
 8006dca:	2300      	movs	r3, #0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d008      	beq.n	8006de2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	f023 0303 	bic.w	r3, r3, #3
 8006dd6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006dd8:	697a      	ldr	r2, [r7, #20]
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	617b      	str	r3, [r7, #20]
 8006de0:	e003      	b.n	8006dea <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f043 0301 	orr.w	r3, r3, #1
 8006de8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006dea:	697b      	ldr	r3, [r7, #20]
 8006dec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006df0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	011b      	lsls	r3, r3, #4
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	697a      	ldr	r2, [r7, #20]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006dfe:	693b      	ldr	r3, [r7, #16]
 8006e00:	f023 030a 	bic.w	r3, r3, #10
 8006e04:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006e06:	68bb      	ldr	r3, [r7, #8]
 8006e08:	f003 030a 	and.w	r3, r3, #10
 8006e0c:	693a      	ldr	r2, [r7, #16]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	697a      	ldr	r2, [r7, #20]
 8006e16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	693a      	ldr	r2, [r7, #16]
 8006e1c:	621a      	str	r2, [r3, #32]
}
 8006e1e:	bf00      	nop
 8006e20:	371c      	adds	r7, #28
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	40010000 	.word	0x40010000
 8006e30:	40000400 	.word	0x40000400
 8006e34:	40000800 	.word	0x40000800
 8006e38:	40000c00 	.word	0x40000c00
 8006e3c:	40010400 	.word	0x40010400
 8006e40:	40014000 	.word	0x40014000
 8006e44:	40001800 	.word	0x40001800

08006e48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b087      	sub	sp, #28
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	f023 0201 	bic.w	r2, r3, #1
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006e72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	011b      	lsls	r3, r3, #4
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f023 030a 	bic.w	r3, r3, #10
 8006e84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	4313      	orrs	r3, r2
 8006e8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	693a      	ldr	r2, [r7, #16]
 8006e92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	697a      	ldr	r2, [r7, #20]
 8006e98:	621a      	str	r2, [r3, #32]
}
 8006e9a:	bf00      	nop
 8006e9c:	371c      	adds	r7, #28
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr

08006ea6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ea6:	b480      	push	{r7}
 8006ea8:	b087      	sub	sp, #28
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	60f8      	str	r0, [r7, #12]
 8006eae:	60b9      	str	r1, [r7, #8]
 8006eb0:	607a      	str	r2, [r7, #4]
 8006eb2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	6a1b      	ldr	r3, [r3, #32]
 8006eb8:	f023 0210 	bic.w	r2, r3, #16
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	699b      	ldr	r3, [r3, #24]
 8006ec4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6a1b      	ldr	r3, [r3, #32]
 8006eca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006ecc:	697b      	ldr	r3, [r7, #20]
 8006ece:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ed2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	021b      	lsls	r3, r3, #8
 8006ed8:	697a      	ldr	r2, [r7, #20]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ede:	697b      	ldr	r3, [r7, #20]
 8006ee0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006ee4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	031b      	lsls	r3, r3, #12
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	697a      	ldr	r2, [r7, #20]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006ef8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	011b      	lsls	r3, r3, #4
 8006efe:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006f02:	693a      	ldr	r2, [r7, #16]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	697a      	ldr	r2, [r7, #20]
 8006f0c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	693a      	ldr	r2, [r7, #16]
 8006f12:	621a      	str	r2, [r3, #32]
}
 8006f14:	bf00      	nop
 8006f16:	371c      	adds	r7, #28
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr

08006f20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	6a1b      	ldr	r3, [r3, #32]
 8006f30:	f023 0210 	bic.w	r2, r3, #16
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	699b      	ldr	r3, [r3, #24]
 8006f3c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	6a1b      	ldr	r3, [r3, #32]
 8006f42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006f4a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	031b      	lsls	r3, r3, #12
 8006f50:	697a      	ldr	r2, [r7, #20]
 8006f52:	4313      	orrs	r3, r2
 8006f54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006f5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006f5e:	68bb      	ldr	r3, [r7, #8]
 8006f60:	011b      	lsls	r3, r3, #4
 8006f62:	693a      	ldr	r2, [r7, #16]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	697a      	ldr	r2, [r7, #20]
 8006f6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	693a      	ldr	r2, [r7, #16]
 8006f72:	621a      	str	r2, [r3, #32]
}
 8006f74:	bf00      	nop
 8006f76:	371c      	adds	r7, #28
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr

08006f80 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b087      	sub	sp, #28
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
 8006f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6a1b      	ldr	r3, [r3, #32]
 8006f92:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	69db      	ldr	r3, [r3, #28]
 8006f9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6a1b      	ldr	r3, [r3, #32]
 8006fa4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006fa6:	697b      	ldr	r3, [r7, #20]
 8006fa8:	f023 0303 	bic.w	r3, r3, #3
 8006fac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006fae:	697a      	ldr	r2, [r7, #20]
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006fbc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	011b      	lsls	r3, r3, #4
 8006fc2:	b2db      	uxtb	r3, r3
 8006fc4:	697a      	ldr	r2, [r7, #20]
 8006fc6:	4313      	orrs	r3, r2
 8006fc8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006fd0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	021b      	lsls	r3, r3, #8
 8006fd6:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006fda:	693a      	ldr	r2, [r7, #16]
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	697a      	ldr	r2, [r7, #20]
 8006fe4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	621a      	str	r2, [r3, #32]
}
 8006fec:	bf00      	nop
 8006fee:	371c      	adds	r7, #28
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff6:	4770      	bx	lr

08006ff8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ff8:	b480      	push	{r7}
 8006ffa:	b087      	sub	sp, #28
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	60f8      	str	r0, [r7, #12]
 8007000:	60b9      	str	r1, [r7, #8]
 8007002:	607a      	str	r2, [r7, #4]
 8007004:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6a1b      	ldr	r3, [r3, #32]
 800700a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	69db      	ldr	r3, [r3, #28]
 8007016:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	6a1b      	ldr	r3, [r3, #32]
 800701c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007024:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	021b      	lsls	r3, r3, #8
 800702a:	697a      	ldr	r2, [r7, #20]
 800702c:	4313      	orrs	r3, r2
 800702e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007036:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	031b      	lsls	r3, r3, #12
 800703c:	b29b      	uxth	r3, r3
 800703e:	697a      	ldr	r2, [r7, #20]
 8007040:	4313      	orrs	r3, r2
 8007042:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800704a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800704c:	68bb      	ldr	r3, [r7, #8]
 800704e:	031b      	lsls	r3, r3, #12
 8007050:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007054:	693a      	ldr	r2, [r7, #16]
 8007056:	4313      	orrs	r3, r2
 8007058:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	697a      	ldr	r2, [r7, #20]
 800705e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	693a      	ldr	r2, [r7, #16]
 8007064:	621a      	str	r2, [r3, #32]
}
 8007066:	bf00      	nop
 8007068:	371c      	adds	r7, #28
 800706a:	46bd      	mov	sp, r7
 800706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007070:	4770      	bx	lr

08007072 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007072:	b480      	push	{r7}
 8007074:	b085      	sub	sp, #20
 8007076:	af00      	add	r7, sp, #0
 8007078:	6078      	str	r0, [r7, #4]
 800707a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007088:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800708a:	683a      	ldr	r2, [r7, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	4313      	orrs	r3, r2
 8007090:	f043 0307 	orr.w	r3, r3, #7
 8007094:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	68fa      	ldr	r2, [r7, #12]
 800709a:	609a      	str	r2, [r3, #8]
}
 800709c:	bf00      	nop
 800709e:	3714      	adds	r7, #20
 80070a0:	46bd      	mov	sp, r7
 80070a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a6:	4770      	bx	lr

080070a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b087      	sub	sp, #28
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	607a      	str	r2, [r7, #4]
 80070b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80070c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	021a      	lsls	r2, r3, #8
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	431a      	orrs	r2, r3
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	4313      	orrs	r3, r2
 80070d0:	697a      	ldr	r2, [r7, #20]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	609a      	str	r2, [r3, #8]
}
 80070dc:	bf00      	nop
 80070de:	371c      	adds	r7, #28
 80070e0:	46bd      	mov	sp, r7
 80070e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070e6:	4770      	bx	lr

080070e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070e8:	b480      	push	{r7}
 80070ea:	b087      	sub	sp, #28
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	60f8      	str	r0, [r7, #12]
 80070f0:	60b9      	str	r1, [r7, #8]
 80070f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070f4:	68bb      	ldr	r3, [r7, #8]
 80070f6:	f003 031f 	and.w	r3, r3, #31
 80070fa:	2201      	movs	r2, #1
 80070fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007100:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6a1a      	ldr	r2, [r3, #32]
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	43db      	mvns	r3, r3
 800710a:	401a      	ands	r2, r3
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	6a1a      	ldr	r2, [r3, #32]
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	f003 031f 	and.w	r3, r3, #31
 800711a:	6879      	ldr	r1, [r7, #4]
 800711c:	fa01 f303 	lsl.w	r3, r1, r3
 8007120:	431a      	orrs	r2, r3
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	621a      	str	r2, [r3, #32]
}
 8007126:	bf00      	nop
 8007128:	371c      	adds	r7, #28
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
	...

08007134 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007144:	2b01      	cmp	r3, #1
 8007146:	d101      	bne.n	800714c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007148:	2302      	movs	r3, #2
 800714a:	e05a      	b.n	8007202 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2202      	movs	r2, #2
 8007158:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007172:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68fa      	ldr	r2, [r7, #12]
 800717a:	4313      	orrs	r3, r2
 800717c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	68fa      	ldr	r2, [r7, #12]
 8007184:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a21      	ldr	r2, [pc, #132]	; (8007210 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800718c:	4293      	cmp	r3, r2
 800718e:	d022      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007198:	d01d      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	4a1d      	ldr	r2, [pc, #116]	; (8007214 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80071a0:	4293      	cmp	r3, r2
 80071a2:	d018      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4a1b      	ldr	r2, [pc, #108]	; (8007218 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d013      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	4a1a      	ldr	r2, [pc, #104]	; (800721c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d00e      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	4a18      	ldr	r2, [pc, #96]	; (8007220 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80071be:	4293      	cmp	r3, r2
 80071c0:	d009      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	4a17      	ldr	r2, [pc, #92]	; (8007224 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d004      	beq.n	80071d6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	4a15      	ldr	r2, [pc, #84]	; (8007228 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d10c      	bne.n	80071f0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80071dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071de:	683b      	ldr	r3, [r7, #0]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	68ba      	ldr	r2, [r7, #8]
 80071e4:	4313      	orrs	r3, r2
 80071e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	68ba      	ldr	r2, [r7, #8]
 80071ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	2201      	movs	r2, #1
 80071f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007200:	2300      	movs	r3, #0
}
 8007202:	4618      	mov	r0, r3
 8007204:	3714      	adds	r7, #20
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	40010000 	.word	0x40010000
 8007214:	40000400 	.word	0x40000400
 8007218:	40000800 	.word	0x40000800
 800721c:	40000c00 	.word	0x40000c00
 8007220:	40010400 	.word	0x40010400
 8007224:	40014000 	.word	0x40014000
 8007228:	40001800 	.word	0x40001800

0800722c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800722c:	b480      	push	{r7}
 800722e:	b083      	sub	sp, #12
 8007230:	af00      	add	r7, sp, #0
 8007232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007234:	bf00      	nop
 8007236:	370c      	adds	r7, #12
 8007238:	46bd      	mov	sp, r7
 800723a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723e:	4770      	bx	lr

08007240 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007240:	b480      	push	{r7}
 8007242:	b083      	sub	sp, #12
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007248:	bf00      	nop
 800724a:	370c      	adds	r7, #12
 800724c:	46bd      	mov	sp, r7
 800724e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007252:	4770      	bx	lr

08007254 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d101      	bne.n	8007266 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	e03f      	b.n	80072e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800726c:	b2db      	uxtb	r3, r3
 800726e:	2b00      	cmp	r3, #0
 8007270:	d106      	bne.n	8007280 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f7fc fd42 	bl	8003d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2224      	movs	r2, #36	; 0x24
 8007284:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	68da      	ldr	r2, [r3, #12]
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007296:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007298:	6878      	ldr	r0, [r7, #4]
 800729a:	f000 fbe3 	bl	8007a64 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	691a      	ldr	r2, [r3, #16]
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80072ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	695a      	ldr	r2, [r3, #20]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80072bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	68da      	ldr	r2, [r3, #12]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80072cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2220      	movs	r2, #32
 80072d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2220      	movs	r2, #32
 80072e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80072e4:	2300      	movs	r3, #0
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3708      	adds	r7, #8
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}

080072ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b088      	sub	sp, #32
 80072f2:	af02      	add	r7, sp, #8
 80072f4:	60f8      	str	r0, [r7, #12]
 80072f6:	60b9      	str	r1, [r7, #8]
 80072f8:	603b      	str	r3, [r7, #0]
 80072fa:	4613      	mov	r3, r2
 80072fc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80072fe:	2300      	movs	r3, #0
 8007300:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007308:	b2db      	uxtb	r3, r3
 800730a:	2b20      	cmp	r3, #32
 800730c:	f040 8083 	bne.w	8007416 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	2b00      	cmp	r3, #0
 8007314:	d002      	beq.n	800731c <HAL_UART_Transmit+0x2e>
 8007316:	88fb      	ldrh	r3, [r7, #6]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d101      	bne.n	8007320 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	e07b      	b.n	8007418 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007326:	2b01      	cmp	r3, #1
 8007328:	d101      	bne.n	800732e <HAL_UART_Transmit+0x40>
 800732a:	2302      	movs	r3, #2
 800732c:	e074      	b.n	8007418 <HAL_UART_Transmit+0x12a>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2200      	movs	r2, #0
 800733a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	2221      	movs	r2, #33	; 0x21
 8007340:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007344:	f7fc fe7c 	bl	8004040 <HAL_GetTick>
 8007348:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	88fa      	ldrh	r2, [r7, #6]
 800734e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	88fa      	ldrh	r2, [r7, #6]
 8007354:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2200      	movs	r2, #0
 800735a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800735e:	e042      	b.n	80073e6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007364:	b29b      	uxth	r3, r3
 8007366:	3b01      	subs	r3, #1
 8007368:	b29a      	uxth	r2, r3
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007376:	d122      	bne.n	80073be <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	9300      	str	r3, [sp, #0]
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	2200      	movs	r2, #0
 8007380:	2180      	movs	r1, #128	; 0x80
 8007382:	68f8      	ldr	r0, [r7, #12]
 8007384:	f000 fa02 	bl	800778c <UART_WaitOnFlagUntilTimeout>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d001      	beq.n	8007392 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800738e:	2303      	movs	r3, #3
 8007390:	e042      	b.n	8007418 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8007396:	693b      	ldr	r3, [r7, #16]
 8007398:	881b      	ldrh	r3, [r3, #0]
 800739a:	461a      	mov	r2, r3
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80073a4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	691b      	ldr	r3, [r3, #16]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d103      	bne.n	80073b6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80073ae:	68bb      	ldr	r3, [r7, #8]
 80073b0:	3302      	adds	r3, #2
 80073b2:	60bb      	str	r3, [r7, #8]
 80073b4:	e017      	b.n	80073e6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80073b6:	68bb      	ldr	r3, [r7, #8]
 80073b8:	3301      	adds	r3, #1
 80073ba:	60bb      	str	r3, [r7, #8]
 80073bc:	e013      	b.n	80073e6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	9300      	str	r3, [sp, #0]
 80073c2:	697b      	ldr	r3, [r7, #20]
 80073c4:	2200      	movs	r2, #0
 80073c6:	2180      	movs	r1, #128	; 0x80
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f000 f9df 	bl	800778c <UART_WaitOnFlagUntilTimeout>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d001      	beq.n	80073d8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80073d4:	2303      	movs	r3, #3
 80073d6:	e01f      	b.n	8007418 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	1c5a      	adds	r2, r3, #1
 80073dc:	60ba      	str	r2, [r7, #8]
 80073de:	781a      	ldrb	r2, [r3, #0]
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80073ea:	b29b      	uxth	r3, r3
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d1b7      	bne.n	8007360 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	9300      	str	r3, [sp, #0]
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	2200      	movs	r2, #0
 80073f8:	2140      	movs	r1, #64	; 0x40
 80073fa:	68f8      	ldr	r0, [r7, #12]
 80073fc:	f000 f9c6 	bl	800778c <UART_WaitOnFlagUntilTimeout>
 8007400:	4603      	mov	r3, r0
 8007402:	2b00      	cmp	r3, #0
 8007404:	d001      	beq.n	800740a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8007406:	2303      	movs	r3, #3
 8007408:	e006      	b.n	8007418 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	2220      	movs	r2, #32
 800740e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8007412:	2300      	movs	r3, #0
 8007414:	e000      	b.n	8007418 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007416:	2302      	movs	r3, #2
  }
}
 8007418:	4618      	mov	r0, r3
 800741a:	3718      	adds	r7, #24
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}

08007420 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007420:	b480      	push	{r7}
 8007422:	b085      	sub	sp, #20
 8007424:	af00      	add	r7, sp, #0
 8007426:	60f8      	str	r0, [r7, #12]
 8007428:	60b9      	str	r1, [r7, #8]
 800742a:	4613      	mov	r3, r2
 800742c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007434:	b2db      	uxtb	r3, r3
 8007436:	2b20      	cmp	r3, #32
 8007438:	d140      	bne.n	80074bc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800743a:	68bb      	ldr	r3, [r7, #8]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d002      	beq.n	8007446 <HAL_UART_Receive_IT+0x26>
 8007440:	88fb      	ldrh	r3, [r7, #6]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d101      	bne.n	800744a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007446:	2301      	movs	r3, #1
 8007448:	e039      	b.n	80074be <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007450:	2b01      	cmp	r3, #1
 8007452:	d101      	bne.n	8007458 <HAL_UART_Receive_IT+0x38>
 8007454:	2302      	movs	r3, #2
 8007456:	e032      	b.n	80074be <HAL_UART_Receive_IT+0x9e>
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	2201      	movs	r2, #1
 800745c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	68ba      	ldr	r2, [r7, #8]
 8007464:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	88fa      	ldrh	r2, [r7, #6]
 800746a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	88fa      	ldrh	r2, [r7, #6]
 8007470:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2200      	movs	r2, #0
 8007476:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2222      	movs	r2, #34	; 0x22
 800747c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	68da      	ldr	r2, [r3, #12]
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007496:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	695a      	ldr	r2, [r3, #20]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f042 0201 	orr.w	r2, r2, #1
 80074a6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68da      	ldr	r2, [r3, #12]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f042 0220 	orr.w	r2, r2, #32
 80074b6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80074b8:	2300      	movs	r3, #0
 80074ba:	e000      	b.n	80074be <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80074bc:	2302      	movs	r3, #2
  }
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3714      	adds	r7, #20
 80074c2:	46bd      	mov	sp, r7
 80074c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074c8:	4770      	bx	lr

080074ca <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 80074ca:	b580      	push	{r7, lr}
 80074cc:	b082      	sub	sp, #8
 80074ce:	af00      	add	r7, sp, #0
 80074d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68da      	ldr	r2, [r3, #12]
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80074e0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	695a      	ldr	r2, [r3, #20]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f022 0201 	bic.w	r2, r2, #1
 80074f0:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	695b      	ldr	r3, [r3, #20]
 80074f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074fc:	2b40      	cmp	r3, #64	; 0x40
 80074fe:	d124      	bne.n	800754a <HAL_UART_AbortReceive+0x80>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	695a      	ldr	r2, [r3, #20]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800750e:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007514:	2b00      	cmp	r3, #0
 8007516:	d018      	beq.n	800754a <HAL_UART_AbortReceive+0x80>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800751c:	2200      	movs	r2, #0
 800751e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007524:	4618      	mov	r0, r3
 8007526:	f7fd f9d7 	bl	80048d8 <HAL_DMA_Abort>
 800752a:	4603      	mov	r3, r0
 800752c:	2b00      	cmp	r3, #0
 800752e:	d00c      	beq.n	800754a <HAL_UART_AbortReceive+0x80>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007534:	4618      	mov	r0, r3
 8007536:	f7fd fbeb 	bl	8004d10 <HAL_DMA_GetError>
 800753a:	4603      	mov	r3, r0
 800753c:	2b20      	cmp	r3, #32
 800753e:	d104      	bne.n	800754a <HAL_UART_AbortReceive+0x80>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2210      	movs	r2, #16
 8007544:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 8007546:	2303      	movs	r3, #3
 8007548:	e007      	b.n	800755a <HAL_UART_AbortReceive+0x90>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2200      	movs	r2, #0
 800754e:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2220      	movs	r2, #32
 8007554:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3708      	adds	r7, #8
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
	...

08007564 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b088      	sub	sp, #32
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	68db      	ldr	r3, [r3, #12]
 800757a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	695b      	ldr	r3, [r3, #20]
 8007582:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007584:	2300      	movs	r3, #0
 8007586:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007588:	2300      	movs	r3, #0
 800758a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800758c:	69fb      	ldr	r3, [r7, #28]
 800758e:	f003 030f 	and.w	r3, r3, #15
 8007592:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	2b00      	cmp	r3, #0
 8007598:	d10d      	bne.n	80075b6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	f003 0320 	and.w	r3, r3, #32
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d008      	beq.n	80075b6 <HAL_UART_IRQHandler+0x52>
 80075a4:	69bb      	ldr	r3, [r7, #24]
 80075a6:	f003 0320 	and.w	r3, r3, #32
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d003      	beq.n	80075b6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f9d6 	bl	8007960 <UART_Receive_IT>
      return;
 80075b4:	e0d1      	b.n	800775a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80075b6:	693b      	ldr	r3, [r7, #16]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f000 80b0 	beq.w	800771e <HAL_UART_IRQHandler+0x1ba>
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	f003 0301 	and.w	r3, r3, #1
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d105      	bne.n	80075d4 <HAL_UART_IRQHandler+0x70>
 80075c8:	69bb      	ldr	r3, [r7, #24]
 80075ca:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f000 80a5 	beq.w	800771e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80075d4:	69fb      	ldr	r3, [r7, #28]
 80075d6:	f003 0301 	and.w	r3, r3, #1
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d00a      	beq.n	80075f4 <HAL_UART_IRQHandler+0x90>
 80075de:	69bb      	ldr	r3, [r7, #24]
 80075e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d005      	beq.n	80075f4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075ec:	f043 0201 	orr.w	r2, r3, #1
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	f003 0304 	and.w	r3, r3, #4
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00a      	beq.n	8007614 <HAL_UART_IRQHandler+0xb0>
 80075fe:	697b      	ldr	r3, [r7, #20]
 8007600:	f003 0301 	and.w	r3, r3, #1
 8007604:	2b00      	cmp	r3, #0
 8007606:	d005      	beq.n	8007614 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800760c:	f043 0202 	orr.w	r2, r3, #2
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	f003 0302 	and.w	r3, r3, #2
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00a      	beq.n	8007634 <HAL_UART_IRQHandler+0xd0>
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	f003 0301 	and.w	r3, r3, #1
 8007624:	2b00      	cmp	r3, #0
 8007626:	d005      	beq.n	8007634 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800762c:	f043 0204 	orr.w	r2, r3, #4
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	f003 0308 	and.w	r3, r3, #8
 800763a:	2b00      	cmp	r3, #0
 800763c:	d00f      	beq.n	800765e <HAL_UART_IRQHandler+0xfa>
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	f003 0320 	and.w	r3, r3, #32
 8007644:	2b00      	cmp	r3, #0
 8007646:	d104      	bne.n	8007652 <HAL_UART_IRQHandler+0xee>
 8007648:	697b      	ldr	r3, [r7, #20]
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b00      	cmp	r3, #0
 8007650:	d005      	beq.n	800765e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007656:	f043 0208 	orr.w	r2, r3, #8
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007662:	2b00      	cmp	r3, #0
 8007664:	d078      	beq.n	8007758 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007666:	69fb      	ldr	r3, [r7, #28]
 8007668:	f003 0320 	and.w	r3, r3, #32
 800766c:	2b00      	cmp	r3, #0
 800766e:	d007      	beq.n	8007680 <HAL_UART_IRQHandler+0x11c>
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	f003 0320 	and.w	r3, r3, #32
 8007676:	2b00      	cmp	r3, #0
 8007678:	d002      	beq.n	8007680 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 f970 	bl	8007960 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800768a:	2b40      	cmp	r3, #64	; 0x40
 800768c:	bf0c      	ite	eq
 800768e:	2301      	moveq	r3, #1
 8007690:	2300      	movne	r3, #0
 8007692:	b2db      	uxtb	r3, r3
 8007694:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800769a:	f003 0308 	and.w	r3, r3, #8
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d102      	bne.n	80076a8 <HAL_UART_IRQHandler+0x144>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d031      	beq.n	800770c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f000 f8b9 	bl	8007820 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	695b      	ldr	r3, [r3, #20]
 80076b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076b8:	2b40      	cmp	r3, #64	; 0x40
 80076ba:	d123      	bne.n	8007704 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	695a      	ldr	r2, [r3, #20]
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076ca:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076d0:	2b00      	cmp	r3, #0
 80076d2:	d013      	beq.n	80076fc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076d8:	4a21      	ldr	r2, [pc, #132]	; (8007760 <HAL_UART_IRQHandler+0x1fc>)
 80076da:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076e0:	4618      	mov	r0, r3
 80076e2:	f7fd f969 	bl	80049b8 <HAL_DMA_Abort_IT>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d016      	beq.n	800771a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80076f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076f2:	687a      	ldr	r2, [r7, #4]
 80076f4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80076f6:	4610      	mov	r0, r2
 80076f8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80076fa:	e00e      	b.n	800771a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f000 f83b 	bl	8007778 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007702:	e00a      	b.n	800771a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007704:	6878      	ldr	r0, [r7, #4]
 8007706:	f000 f837 	bl	8007778 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800770a:	e006      	b.n	800771a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800770c:	6878      	ldr	r0, [r7, #4]
 800770e:	f000 f833 	bl	8007778 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8007718:	e01e      	b.n	8007758 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800771a:	bf00      	nop
    return;
 800771c:	e01c      	b.n	8007758 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007724:	2b00      	cmp	r3, #0
 8007726:	d008      	beq.n	800773a <HAL_UART_IRQHandler+0x1d6>
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800772e:	2b00      	cmp	r3, #0
 8007730:	d003      	beq.n	800773a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 f8a6 	bl	8007884 <UART_Transmit_IT>
    return;
 8007738:	e00f      	b.n	800775a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007740:	2b00      	cmp	r3, #0
 8007742:	d00a      	beq.n	800775a <HAL_UART_IRQHandler+0x1f6>
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800774a:	2b00      	cmp	r3, #0
 800774c:	d005      	beq.n	800775a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 f8ee 	bl	8007930 <UART_EndTransmit_IT>
    return;
 8007754:	bf00      	nop
 8007756:	e000      	b.n	800775a <HAL_UART_IRQHandler+0x1f6>
    return;
 8007758:	bf00      	nop
  }
}
 800775a:	3720      	adds	r7, #32
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	0800785d 	.word	0x0800785d

08007764 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007764:	b480      	push	{r7}
 8007766:	b083      	sub	sp, #12
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800776c:	bf00      	nop
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007780:	bf00      	nop
 8007782:	370c      	adds	r7, #12
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	60f8      	str	r0, [r7, #12]
 8007794:	60b9      	str	r1, [r7, #8]
 8007796:	603b      	str	r3, [r7, #0]
 8007798:	4613      	mov	r3, r2
 800779a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800779c:	e02c      	b.n	80077f8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800779e:	69bb      	ldr	r3, [r7, #24]
 80077a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077a4:	d028      	beq.n	80077f8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80077a6:	69bb      	ldr	r3, [r7, #24]
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d007      	beq.n	80077bc <UART_WaitOnFlagUntilTimeout+0x30>
 80077ac:	f7fc fc48 	bl	8004040 <HAL_GetTick>
 80077b0:	4602      	mov	r2, r0
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	1ad3      	subs	r3, r2, r3
 80077b6:	69ba      	ldr	r2, [r7, #24]
 80077b8:	429a      	cmp	r2, r3
 80077ba:	d21d      	bcs.n	80077f8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	68da      	ldr	r2, [r3, #12]
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80077ca:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	695a      	ldr	r2, [r3, #20]
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f022 0201 	bic.w	r2, r2, #1
 80077da:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2220      	movs	r2, #32
 80077e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	2220      	movs	r2, #32
 80077e8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80077f4:	2303      	movs	r3, #3
 80077f6:	e00f      	b.n	8007818 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	681a      	ldr	r2, [r3, #0]
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	4013      	ands	r3, r2
 8007802:	68ba      	ldr	r2, [r7, #8]
 8007804:	429a      	cmp	r2, r3
 8007806:	bf0c      	ite	eq
 8007808:	2301      	moveq	r3, #1
 800780a:	2300      	movne	r3, #0
 800780c:	b2db      	uxtb	r3, r3
 800780e:	461a      	mov	r2, r3
 8007810:	79fb      	ldrb	r3, [r7, #7]
 8007812:	429a      	cmp	r2, r3
 8007814:	d0c3      	beq.n	800779e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007816:	2300      	movs	r3, #0
}
 8007818:	4618      	mov	r0, r3
 800781a:	3710      	adds	r7, #16
 800781c:	46bd      	mov	sp, r7
 800781e:	bd80      	pop	{r7, pc}

08007820 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007820:	b480      	push	{r7}
 8007822:	b083      	sub	sp, #12
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68da      	ldr	r2, [r3, #12]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007836:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	695a      	ldr	r2, [r3, #20]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f022 0201 	bic.w	r2, r2, #1
 8007846:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2220      	movs	r2, #32
 800784c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007850:	bf00      	nop
 8007852:	370c      	adds	r7, #12
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b084      	sub	sp, #16
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007868:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2200      	movs	r2, #0
 8007874:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f7ff ff7e 	bl	8007778 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800787c:	bf00      	nop
 800787e:	3710      	adds	r7, #16
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}

08007884 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007884:	b480      	push	{r7}
 8007886:	b085      	sub	sp, #20
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007892:	b2db      	uxtb	r3, r3
 8007894:	2b21      	cmp	r3, #33	; 0x21
 8007896:	d144      	bne.n	8007922 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	689b      	ldr	r3, [r3, #8]
 800789c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80078a0:	d11a      	bne.n	80078d8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6a1b      	ldr	r3, [r3, #32]
 80078a6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	881b      	ldrh	r3, [r3, #0]
 80078ac:	461a      	mov	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078b6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	691b      	ldr	r3, [r3, #16]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d105      	bne.n	80078cc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6a1b      	ldr	r3, [r3, #32]
 80078c4:	1c9a      	adds	r2, r3, #2
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	621a      	str	r2, [r3, #32]
 80078ca:	e00e      	b.n	80078ea <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	6a1b      	ldr	r3, [r3, #32]
 80078d0:	1c5a      	adds	r2, r3, #1
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	621a      	str	r2, [r3, #32]
 80078d6:	e008      	b.n	80078ea <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6a1b      	ldr	r3, [r3, #32]
 80078dc:	1c59      	adds	r1, r3, #1
 80078de:	687a      	ldr	r2, [r7, #4]
 80078e0:	6211      	str	r1, [r2, #32]
 80078e2:	781a      	ldrb	r2, [r3, #0]
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	3b01      	subs	r3, #1
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	4619      	mov	r1, r3
 80078f8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d10f      	bne.n	800791e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	68da      	ldr	r2, [r3, #12]
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800790c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68da      	ldr	r2, [r3, #12]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800791c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800791e:	2300      	movs	r3, #0
 8007920:	e000      	b.n	8007924 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007922:	2302      	movs	r3, #2
  }
}
 8007924:	4618      	mov	r0, r3
 8007926:	3714      	adds	r7, #20
 8007928:	46bd      	mov	sp, r7
 800792a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792e:	4770      	bx	lr

08007930 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b082      	sub	sp, #8
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	68da      	ldr	r2, [r3, #12]
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007946:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2220      	movs	r2, #32
 800794c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007950:	6878      	ldr	r0, [r7, #4]
 8007952:	f7ff ff07 	bl	8007764 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007956:	2300      	movs	r3, #0
}
 8007958:	4618      	mov	r0, r3
 800795a:	3708      	adds	r7, #8
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800796e:	b2db      	uxtb	r3, r3
 8007970:	2b22      	cmp	r3, #34	; 0x22
 8007972:	d171      	bne.n	8007a58 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	689b      	ldr	r3, [r3, #8]
 8007978:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800797c:	d123      	bne.n	80079c6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007982:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	2b00      	cmp	r3, #0
 800798a:	d10e      	bne.n	80079aa <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	b29b      	uxth	r3, r3
 8007994:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007998:	b29a      	uxth	r2, r3
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079a2:	1c9a      	adds	r2, r3, #2
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	629a      	str	r2, [r3, #40]	; 0x28
 80079a8:	e029      	b.n	80079fe <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	b29a      	uxth	r2, r3
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079be:	1c5a      	adds	r2, r3, #1
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	629a      	str	r2, [r3, #40]	; 0x28
 80079c4:	e01b      	b.n	80079fe <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d10a      	bne.n	80079e4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	6858      	ldr	r0, [r3, #4]
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079d8:	1c59      	adds	r1, r3, #1
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	6291      	str	r1, [r2, #40]	; 0x28
 80079de:	b2c2      	uxtb	r2, r0
 80079e0:	701a      	strb	r2, [r3, #0]
 80079e2:	e00c      	b.n	80079fe <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	b2da      	uxtb	r2, r3
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079f0:	1c58      	adds	r0, r3, #1
 80079f2:	6879      	ldr	r1, [r7, #4]
 80079f4:	6288      	str	r0, [r1, #40]	; 0x28
 80079f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80079fa:	b2d2      	uxtb	r2, r2
 80079fc:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	3b01      	subs	r3, #1
 8007a06:	b29b      	uxth	r3, r3
 8007a08:	687a      	ldr	r2, [r7, #4]
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d120      	bne.n	8007a54 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68da      	ldr	r2, [r3, #12]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f022 0220 	bic.w	r2, r2, #32
 8007a20:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	68da      	ldr	r2, [r3, #12]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	695a      	ldr	r2, [r3, #20]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f022 0201 	bic.w	r2, r2, #1
 8007a40:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2220      	movs	r2, #32
 8007a46:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f7fb ff98 	bl	8003980 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007a50:	2300      	movs	r3, #0
 8007a52:	e002      	b.n	8007a5a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007a54:	2300      	movs	r3, #0
 8007a56:	e000      	b.n	8007a5a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007a58:	2302      	movs	r3, #2
  }
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
	...

08007a64 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a68:	b085      	sub	sp, #20
 8007a6a:	af00      	add	r7, sp, #0
 8007a6c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	691b      	ldr	r3, [r3, #16]
 8007a74:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	68da      	ldr	r2, [r3, #12]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	430a      	orrs	r2, r1
 8007a82:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	689a      	ldr	r2, [r3, #8]
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	691b      	ldr	r3, [r3, #16]
 8007a8c:	431a      	orrs	r2, r3
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	695b      	ldr	r3, [r3, #20]
 8007a92:	431a      	orrs	r2, r3
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	69db      	ldr	r3, [r3, #28]
 8007a98:	4313      	orrs	r3, r2
 8007a9a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68db      	ldr	r3, [r3, #12]
 8007aa2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007aa6:	f023 030c 	bic.w	r3, r3, #12
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	6812      	ldr	r2, [r2, #0]
 8007aae:	68f9      	ldr	r1, [r7, #12]
 8007ab0:	430b      	orrs	r3, r1
 8007ab2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	695b      	ldr	r3, [r3, #20]
 8007aba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	699a      	ldr	r2, [r3, #24]
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	430a      	orrs	r2, r1
 8007ac8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	69db      	ldr	r3, [r3, #28]
 8007ace:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ad2:	f040 818b 	bne.w	8007dec <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4ac1      	ldr	r2, [pc, #772]	; (8007de0 <UART_SetConfig+0x37c>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d005      	beq.n	8007aec <UART_SetConfig+0x88>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4abf      	ldr	r2, [pc, #764]	; (8007de4 <UART_SetConfig+0x380>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	f040 80bd 	bne.w	8007c66 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007aec:	f7fd fcea 	bl	80054c4 <HAL_RCC_GetPCLK2Freq>
 8007af0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	461d      	mov	r5, r3
 8007af6:	f04f 0600 	mov.w	r6, #0
 8007afa:	46a8      	mov	r8, r5
 8007afc:	46b1      	mov	r9, r6
 8007afe:	eb18 0308 	adds.w	r3, r8, r8
 8007b02:	eb49 0409 	adc.w	r4, r9, r9
 8007b06:	4698      	mov	r8, r3
 8007b08:	46a1      	mov	r9, r4
 8007b0a:	eb18 0805 	adds.w	r8, r8, r5
 8007b0e:	eb49 0906 	adc.w	r9, r9, r6
 8007b12:	f04f 0100 	mov.w	r1, #0
 8007b16:	f04f 0200 	mov.w	r2, #0
 8007b1a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007b1e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007b22:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007b26:	4688      	mov	r8, r1
 8007b28:	4691      	mov	r9, r2
 8007b2a:	eb18 0005 	adds.w	r0, r8, r5
 8007b2e:	eb49 0106 	adc.w	r1, r9, r6
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	461d      	mov	r5, r3
 8007b38:	f04f 0600 	mov.w	r6, #0
 8007b3c:	196b      	adds	r3, r5, r5
 8007b3e:	eb46 0406 	adc.w	r4, r6, r6
 8007b42:	461a      	mov	r2, r3
 8007b44:	4623      	mov	r3, r4
 8007b46:	f7f9 f86f 	bl	8000c28 <__aeabi_uldivmod>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	460c      	mov	r4, r1
 8007b4e:	461a      	mov	r2, r3
 8007b50:	4ba5      	ldr	r3, [pc, #660]	; (8007de8 <UART_SetConfig+0x384>)
 8007b52:	fba3 2302 	umull	r2, r3, r3, r2
 8007b56:	095b      	lsrs	r3, r3, #5
 8007b58:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	461d      	mov	r5, r3
 8007b60:	f04f 0600 	mov.w	r6, #0
 8007b64:	46a9      	mov	r9, r5
 8007b66:	46b2      	mov	sl, r6
 8007b68:	eb19 0309 	adds.w	r3, r9, r9
 8007b6c:	eb4a 040a 	adc.w	r4, sl, sl
 8007b70:	4699      	mov	r9, r3
 8007b72:	46a2      	mov	sl, r4
 8007b74:	eb19 0905 	adds.w	r9, r9, r5
 8007b78:	eb4a 0a06 	adc.w	sl, sl, r6
 8007b7c:	f04f 0100 	mov.w	r1, #0
 8007b80:	f04f 0200 	mov.w	r2, #0
 8007b84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b88:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007b8c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007b90:	4689      	mov	r9, r1
 8007b92:	4692      	mov	sl, r2
 8007b94:	eb19 0005 	adds.w	r0, r9, r5
 8007b98:	eb4a 0106 	adc.w	r1, sl, r6
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	461d      	mov	r5, r3
 8007ba2:	f04f 0600 	mov.w	r6, #0
 8007ba6:	196b      	adds	r3, r5, r5
 8007ba8:	eb46 0406 	adc.w	r4, r6, r6
 8007bac:	461a      	mov	r2, r3
 8007bae:	4623      	mov	r3, r4
 8007bb0:	f7f9 f83a 	bl	8000c28 <__aeabi_uldivmod>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	460c      	mov	r4, r1
 8007bb8:	461a      	mov	r2, r3
 8007bba:	4b8b      	ldr	r3, [pc, #556]	; (8007de8 <UART_SetConfig+0x384>)
 8007bbc:	fba3 1302 	umull	r1, r3, r3, r2
 8007bc0:	095b      	lsrs	r3, r3, #5
 8007bc2:	2164      	movs	r1, #100	; 0x64
 8007bc4:	fb01 f303 	mul.w	r3, r1, r3
 8007bc8:	1ad3      	subs	r3, r2, r3
 8007bca:	00db      	lsls	r3, r3, #3
 8007bcc:	3332      	adds	r3, #50	; 0x32
 8007bce:	4a86      	ldr	r2, [pc, #536]	; (8007de8 <UART_SetConfig+0x384>)
 8007bd0:	fba2 2303 	umull	r2, r3, r2, r3
 8007bd4:	095b      	lsrs	r3, r3, #5
 8007bd6:	005b      	lsls	r3, r3, #1
 8007bd8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007bdc:	4498      	add	r8, r3
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	461d      	mov	r5, r3
 8007be2:	f04f 0600 	mov.w	r6, #0
 8007be6:	46a9      	mov	r9, r5
 8007be8:	46b2      	mov	sl, r6
 8007bea:	eb19 0309 	adds.w	r3, r9, r9
 8007bee:	eb4a 040a 	adc.w	r4, sl, sl
 8007bf2:	4699      	mov	r9, r3
 8007bf4:	46a2      	mov	sl, r4
 8007bf6:	eb19 0905 	adds.w	r9, r9, r5
 8007bfa:	eb4a 0a06 	adc.w	sl, sl, r6
 8007bfe:	f04f 0100 	mov.w	r1, #0
 8007c02:	f04f 0200 	mov.w	r2, #0
 8007c06:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c0a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007c0e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007c12:	4689      	mov	r9, r1
 8007c14:	4692      	mov	sl, r2
 8007c16:	eb19 0005 	adds.w	r0, r9, r5
 8007c1a:	eb4a 0106 	adc.w	r1, sl, r6
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	461d      	mov	r5, r3
 8007c24:	f04f 0600 	mov.w	r6, #0
 8007c28:	196b      	adds	r3, r5, r5
 8007c2a:	eb46 0406 	adc.w	r4, r6, r6
 8007c2e:	461a      	mov	r2, r3
 8007c30:	4623      	mov	r3, r4
 8007c32:	f7f8 fff9 	bl	8000c28 <__aeabi_uldivmod>
 8007c36:	4603      	mov	r3, r0
 8007c38:	460c      	mov	r4, r1
 8007c3a:	461a      	mov	r2, r3
 8007c3c:	4b6a      	ldr	r3, [pc, #424]	; (8007de8 <UART_SetConfig+0x384>)
 8007c3e:	fba3 1302 	umull	r1, r3, r3, r2
 8007c42:	095b      	lsrs	r3, r3, #5
 8007c44:	2164      	movs	r1, #100	; 0x64
 8007c46:	fb01 f303 	mul.w	r3, r1, r3
 8007c4a:	1ad3      	subs	r3, r2, r3
 8007c4c:	00db      	lsls	r3, r3, #3
 8007c4e:	3332      	adds	r3, #50	; 0x32
 8007c50:	4a65      	ldr	r2, [pc, #404]	; (8007de8 <UART_SetConfig+0x384>)
 8007c52:	fba2 2303 	umull	r2, r3, r2, r3
 8007c56:	095b      	lsrs	r3, r3, #5
 8007c58:	f003 0207 	and.w	r2, r3, #7
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4442      	add	r2, r8
 8007c62:	609a      	str	r2, [r3, #8]
 8007c64:	e26f      	b.n	8008146 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c66:	f7fd fc19 	bl	800549c <HAL_RCC_GetPCLK1Freq>
 8007c6a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c6c:	68bb      	ldr	r3, [r7, #8]
 8007c6e:	461d      	mov	r5, r3
 8007c70:	f04f 0600 	mov.w	r6, #0
 8007c74:	46a8      	mov	r8, r5
 8007c76:	46b1      	mov	r9, r6
 8007c78:	eb18 0308 	adds.w	r3, r8, r8
 8007c7c:	eb49 0409 	adc.w	r4, r9, r9
 8007c80:	4698      	mov	r8, r3
 8007c82:	46a1      	mov	r9, r4
 8007c84:	eb18 0805 	adds.w	r8, r8, r5
 8007c88:	eb49 0906 	adc.w	r9, r9, r6
 8007c8c:	f04f 0100 	mov.w	r1, #0
 8007c90:	f04f 0200 	mov.w	r2, #0
 8007c94:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007c98:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007c9c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007ca0:	4688      	mov	r8, r1
 8007ca2:	4691      	mov	r9, r2
 8007ca4:	eb18 0005 	adds.w	r0, r8, r5
 8007ca8:	eb49 0106 	adc.w	r1, r9, r6
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	461d      	mov	r5, r3
 8007cb2:	f04f 0600 	mov.w	r6, #0
 8007cb6:	196b      	adds	r3, r5, r5
 8007cb8:	eb46 0406 	adc.w	r4, r6, r6
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	4623      	mov	r3, r4
 8007cc0:	f7f8 ffb2 	bl	8000c28 <__aeabi_uldivmod>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	460c      	mov	r4, r1
 8007cc8:	461a      	mov	r2, r3
 8007cca:	4b47      	ldr	r3, [pc, #284]	; (8007de8 <UART_SetConfig+0x384>)
 8007ccc:	fba3 2302 	umull	r2, r3, r3, r2
 8007cd0:	095b      	lsrs	r3, r3, #5
 8007cd2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	461d      	mov	r5, r3
 8007cda:	f04f 0600 	mov.w	r6, #0
 8007cde:	46a9      	mov	r9, r5
 8007ce0:	46b2      	mov	sl, r6
 8007ce2:	eb19 0309 	adds.w	r3, r9, r9
 8007ce6:	eb4a 040a 	adc.w	r4, sl, sl
 8007cea:	4699      	mov	r9, r3
 8007cec:	46a2      	mov	sl, r4
 8007cee:	eb19 0905 	adds.w	r9, r9, r5
 8007cf2:	eb4a 0a06 	adc.w	sl, sl, r6
 8007cf6:	f04f 0100 	mov.w	r1, #0
 8007cfa:	f04f 0200 	mov.w	r2, #0
 8007cfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007d06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007d0a:	4689      	mov	r9, r1
 8007d0c:	4692      	mov	sl, r2
 8007d0e:	eb19 0005 	adds.w	r0, r9, r5
 8007d12:	eb4a 0106 	adc.w	r1, sl, r6
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	461d      	mov	r5, r3
 8007d1c:	f04f 0600 	mov.w	r6, #0
 8007d20:	196b      	adds	r3, r5, r5
 8007d22:	eb46 0406 	adc.w	r4, r6, r6
 8007d26:	461a      	mov	r2, r3
 8007d28:	4623      	mov	r3, r4
 8007d2a:	f7f8 ff7d 	bl	8000c28 <__aeabi_uldivmod>
 8007d2e:	4603      	mov	r3, r0
 8007d30:	460c      	mov	r4, r1
 8007d32:	461a      	mov	r2, r3
 8007d34:	4b2c      	ldr	r3, [pc, #176]	; (8007de8 <UART_SetConfig+0x384>)
 8007d36:	fba3 1302 	umull	r1, r3, r3, r2
 8007d3a:	095b      	lsrs	r3, r3, #5
 8007d3c:	2164      	movs	r1, #100	; 0x64
 8007d3e:	fb01 f303 	mul.w	r3, r1, r3
 8007d42:	1ad3      	subs	r3, r2, r3
 8007d44:	00db      	lsls	r3, r3, #3
 8007d46:	3332      	adds	r3, #50	; 0x32
 8007d48:	4a27      	ldr	r2, [pc, #156]	; (8007de8 <UART_SetConfig+0x384>)
 8007d4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007d4e:	095b      	lsrs	r3, r3, #5
 8007d50:	005b      	lsls	r3, r3, #1
 8007d52:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007d56:	4498      	add	r8, r3
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	461d      	mov	r5, r3
 8007d5c:	f04f 0600 	mov.w	r6, #0
 8007d60:	46a9      	mov	r9, r5
 8007d62:	46b2      	mov	sl, r6
 8007d64:	eb19 0309 	adds.w	r3, r9, r9
 8007d68:	eb4a 040a 	adc.w	r4, sl, sl
 8007d6c:	4699      	mov	r9, r3
 8007d6e:	46a2      	mov	sl, r4
 8007d70:	eb19 0905 	adds.w	r9, r9, r5
 8007d74:	eb4a 0a06 	adc.w	sl, sl, r6
 8007d78:	f04f 0100 	mov.w	r1, #0
 8007d7c:	f04f 0200 	mov.w	r2, #0
 8007d80:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d84:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007d88:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007d8c:	4689      	mov	r9, r1
 8007d8e:	4692      	mov	sl, r2
 8007d90:	eb19 0005 	adds.w	r0, r9, r5
 8007d94:	eb4a 0106 	adc.w	r1, sl, r6
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	461d      	mov	r5, r3
 8007d9e:	f04f 0600 	mov.w	r6, #0
 8007da2:	196b      	adds	r3, r5, r5
 8007da4:	eb46 0406 	adc.w	r4, r6, r6
 8007da8:	461a      	mov	r2, r3
 8007daa:	4623      	mov	r3, r4
 8007dac:	f7f8 ff3c 	bl	8000c28 <__aeabi_uldivmod>
 8007db0:	4603      	mov	r3, r0
 8007db2:	460c      	mov	r4, r1
 8007db4:	461a      	mov	r2, r3
 8007db6:	4b0c      	ldr	r3, [pc, #48]	; (8007de8 <UART_SetConfig+0x384>)
 8007db8:	fba3 1302 	umull	r1, r3, r3, r2
 8007dbc:	095b      	lsrs	r3, r3, #5
 8007dbe:	2164      	movs	r1, #100	; 0x64
 8007dc0:	fb01 f303 	mul.w	r3, r1, r3
 8007dc4:	1ad3      	subs	r3, r2, r3
 8007dc6:	00db      	lsls	r3, r3, #3
 8007dc8:	3332      	adds	r3, #50	; 0x32
 8007dca:	4a07      	ldr	r2, [pc, #28]	; (8007de8 <UART_SetConfig+0x384>)
 8007dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8007dd0:	095b      	lsrs	r3, r3, #5
 8007dd2:	f003 0207 	and.w	r2, r3, #7
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4442      	add	r2, r8
 8007ddc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007dde:	e1b2      	b.n	8008146 <UART_SetConfig+0x6e2>
 8007de0:	40011000 	.word	0x40011000
 8007de4:	40011400 	.word	0x40011400
 8007de8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	4ad7      	ldr	r2, [pc, #860]	; (8008150 <UART_SetConfig+0x6ec>)
 8007df2:	4293      	cmp	r3, r2
 8007df4:	d005      	beq.n	8007e02 <UART_SetConfig+0x39e>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	4ad6      	ldr	r2, [pc, #856]	; (8008154 <UART_SetConfig+0x6f0>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	f040 80d1 	bne.w	8007fa4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007e02:	f7fd fb5f 	bl	80054c4 <HAL_RCC_GetPCLK2Freq>
 8007e06:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	469a      	mov	sl, r3
 8007e0c:	f04f 0b00 	mov.w	fp, #0
 8007e10:	46d0      	mov	r8, sl
 8007e12:	46d9      	mov	r9, fp
 8007e14:	eb18 0308 	adds.w	r3, r8, r8
 8007e18:	eb49 0409 	adc.w	r4, r9, r9
 8007e1c:	4698      	mov	r8, r3
 8007e1e:	46a1      	mov	r9, r4
 8007e20:	eb18 080a 	adds.w	r8, r8, sl
 8007e24:	eb49 090b 	adc.w	r9, r9, fp
 8007e28:	f04f 0100 	mov.w	r1, #0
 8007e2c:	f04f 0200 	mov.w	r2, #0
 8007e30:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007e34:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007e38:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007e3c:	4688      	mov	r8, r1
 8007e3e:	4691      	mov	r9, r2
 8007e40:	eb1a 0508 	adds.w	r5, sl, r8
 8007e44:	eb4b 0609 	adc.w	r6, fp, r9
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	4619      	mov	r1, r3
 8007e4e:	f04f 0200 	mov.w	r2, #0
 8007e52:	f04f 0300 	mov.w	r3, #0
 8007e56:	f04f 0400 	mov.w	r4, #0
 8007e5a:	0094      	lsls	r4, r2, #2
 8007e5c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007e60:	008b      	lsls	r3, r1, #2
 8007e62:	461a      	mov	r2, r3
 8007e64:	4623      	mov	r3, r4
 8007e66:	4628      	mov	r0, r5
 8007e68:	4631      	mov	r1, r6
 8007e6a:	f7f8 fedd 	bl	8000c28 <__aeabi_uldivmod>
 8007e6e:	4603      	mov	r3, r0
 8007e70:	460c      	mov	r4, r1
 8007e72:	461a      	mov	r2, r3
 8007e74:	4bb8      	ldr	r3, [pc, #736]	; (8008158 <UART_SetConfig+0x6f4>)
 8007e76:	fba3 2302 	umull	r2, r3, r3, r2
 8007e7a:	095b      	lsrs	r3, r3, #5
 8007e7c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	469b      	mov	fp, r3
 8007e84:	f04f 0c00 	mov.w	ip, #0
 8007e88:	46d9      	mov	r9, fp
 8007e8a:	46e2      	mov	sl, ip
 8007e8c:	eb19 0309 	adds.w	r3, r9, r9
 8007e90:	eb4a 040a 	adc.w	r4, sl, sl
 8007e94:	4699      	mov	r9, r3
 8007e96:	46a2      	mov	sl, r4
 8007e98:	eb19 090b 	adds.w	r9, r9, fp
 8007e9c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007ea0:	f04f 0100 	mov.w	r1, #0
 8007ea4:	f04f 0200 	mov.w	r2, #0
 8007ea8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007eac:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007eb0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007eb4:	4689      	mov	r9, r1
 8007eb6:	4692      	mov	sl, r2
 8007eb8:	eb1b 0509 	adds.w	r5, fp, r9
 8007ebc:	eb4c 060a 	adc.w	r6, ip, sl
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	685b      	ldr	r3, [r3, #4]
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	f04f 0200 	mov.w	r2, #0
 8007eca:	f04f 0300 	mov.w	r3, #0
 8007ece:	f04f 0400 	mov.w	r4, #0
 8007ed2:	0094      	lsls	r4, r2, #2
 8007ed4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007ed8:	008b      	lsls	r3, r1, #2
 8007eda:	461a      	mov	r2, r3
 8007edc:	4623      	mov	r3, r4
 8007ede:	4628      	mov	r0, r5
 8007ee0:	4631      	mov	r1, r6
 8007ee2:	f7f8 fea1 	bl	8000c28 <__aeabi_uldivmod>
 8007ee6:	4603      	mov	r3, r0
 8007ee8:	460c      	mov	r4, r1
 8007eea:	461a      	mov	r2, r3
 8007eec:	4b9a      	ldr	r3, [pc, #616]	; (8008158 <UART_SetConfig+0x6f4>)
 8007eee:	fba3 1302 	umull	r1, r3, r3, r2
 8007ef2:	095b      	lsrs	r3, r3, #5
 8007ef4:	2164      	movs	r1, #100	; 0x64
 8007ef6:	fb01 f303 	mul.w	r3, r1, r3
 8007efa:	1ad3      	subs	r3, r2, r3
 8007efc:	011b      	lsls	r3, r3, #4
 8007efe:	3332      	adds	r3, #50	; 0x32
 8007f00:	4a95      	ldr	r2, [pc, #596]	; (8008158 <UART_SetConfig+0x6f4>)
 8007f02:	fba2 2303 	umull	r2, r3, r2, r3
 8007f06:	095b      	lsrs	r3, r3, #5
 8007f08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f0c:	4498      	add	r8, r3
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	469b      	mov	fp, r3
 8007f12:	f04f 0c00 	mov.w	ip, #0
 8007f16:	46d9      	mov	r9, fp
 8007f18:	46e2      	mov	sl, ip
 8007f1a:	eb19 0309 	adds.w	r3, r9, r9
 8007f1e:	eb4a 040a 	adc.w	r4, sl, sl
 8007f22:	4699      	mov	r9, r3
 8007f24:	46a2      	mov	sl, r4
 8007f26:	eb19 090b 	adds.w	r9, r9, fp
 8007f2a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007f2e:	f04f 0100 	mov.w	r1, #0
 8007f32:	f04f 0200 	mov.w	r2, #0
 8007f36:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007f3a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007f3e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007f42:	4689      	mov	r9, r1
 8007f44:	4692      	mov	sl, r2
 8007f46:	eb1b 0509 	adds.w	r5, fp, r9
 8007f4a:	eb4c 060a 	adc.w	r6, ip, sl
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	4619      	mov	r1, r3
 8007f54:	f04f 0200 	mov.w	r2, #0
 8007f58:	f04f 0300 	mov.w	r3, #0
 8007f5c:	f04f 0400 	mov.w	r4, #0
 8007f60:	0094      	lsls	r4, r2, #2
 8007f62:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007f66:	008b      	lsls	r3, r1, #2
 8007f68:	461a      	mov	r2, r3
 8007f6a:	4623      	mov	r3, r4
 8007f6c:	4628      	mov	r0, r5
 8007f6e:	4631      	mov	r1, r6
 8007f70:	f7f8 fe5a 	bl	8000c28 <__aeabi_uldivmod>
 8007f74:	4603      	mov	r3, r0
 8007f76:	460c      	mov	r4, r1
 8007f78:	461a      	mov	r2, r3
 8007f7a:	4b77      	ldr	r3, [pc, #476]	; (8008158 <UART_SetConfig+0x6f4>)
 8007f7c:	fba3 1302 	umull	r1, r3, r3, r2
 8007f80:	095b      	lsrs	r3, r3, #5
 8007f82:	2164      	movs	r1, #100	; 0x64
 8007f84:	fb01 f303 	mul.w	r3, r1, r3
 8007f88:	1ad3      	subs	r3, r2, r3
 8007f8a:	011b      	lsls	r3, r3, #4
 8007f8c:	3332      	adds	r3, #50	; 0x32
 8007f8e:	4a72      	ldr	r2, [pc, #456]	; (8008158 <UART_SetConfig+0x6f4>)
 8007f90:	fba2 2303 	umull	r2, r3, r2, r3
 8007f94:	095b      	lsrs	r3, r3, #5
 8007f96:	f003 020f 	and.w	r2, r3, #15
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4442      	add	r2, r8
 8007fa0:	609a      	str	r2, [r3, #8]
 8007fa2:	e0d0      	b.n	8008146 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007fa4:	f7fd fa7a 	bl	800549c <HAL_RCC_GetPCLK1Freq>
 8007fa8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007faa:	68bb      	ldr	r3, [r7, #8]
 8007fac:	469a      	mov	sl, r3
 8007fae:	f04f 0b00 	mov.w	fp, #0
 8007fb2:	46d0      	mov	r8, sl
 8007fb4:	46d9      	mov	r9, fp
 8007fb6:	eb18 0308 	adds.w	r3, r8, r8
 8007fba:	eb49 0409 	adc.w	r4, r9, r9
 8007fbe:	4698      	mov	r8, r3
 8007fc0:	46a1      	mov	r9, r4
 8007fc2:	eb18 080a 	adds.w	r8, r8, sl
 8007fc6:	eb49 090b 	adc.w	r9, r9, fp
 8007fca:	f04f 0100 	mov.w	r1, #0
 8007fce:	f04f 0200 	mov.w	r2, #0
 8007fd2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007fd6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007fda:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007fde:	4688      	mov	r8, r1
 8007fe0:	4691      	mov	r9, r2
 8007fe2:	eb1a 0508 	adds.w	r5, sl, r8
 8007fe6:	eb4b 0609 	adc.w	r6, fp, r9
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	4619      	mov	r1, r3
 8007ff0:	f04f 0200 	mov.w	r2, #0
 8007ff4:	f04f 0300 	mov.w	r3, #0
 8007ff8:	f04f 0400 	mov.w	r4, #0
 8007ffc:	0094      	lsls	r4, r2, #2
 8007ffe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008002:	008b      	lsls	r3, r1, #2
 8008004:	461a      	mov	r2, r3
 8008006:	4623      	mov	r3, r4
 8008008:	4628      	mov	r0, r5
 800800a:	4631      	mov	r1, r6
 800800c:	f7f8 fe0c 	bl	8000c28 <__aeabi_uldivmod>
 8008010:	4603      	mov	r3, r0
 8008012:	460c      	mov	r4, r1
 8008014:	461a      	mov	r2, r3
 8008016:	4b50      	ldr	r3, [pc, #320]	; (8008158 <UART_SetConfig+0x6f4>)
 8008018:	fba3 2302 	umull	r2, r3, r3, r2
 800801c:	095b      	lsrs	r3, r3, #5
 800801e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	469b      	mov	fp, r3
 8008026:	f04f 0c00 	mov.w	ip, #0
 800802a:	46d9      	mov	r9, fp
 800802c:	46e2      	mov	sl, ip
 800802e:	eb19 0309 	adds.w	r3, r9, r9
 8008032:	eb4a 040a 	adc.w	r4, sl, sl
 8008036:	4699      	mov	r9, r3
 8008038:	46a2      	mov	sl, r4
 800803a:	eb19 090b 	adds.w	r9, r9, fp
 800803e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008042:	f04f 0100 	mov.w	r1, #0
 8008046:	f04f 0200 	mov.w	r2, #0
 800804a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800804e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008052:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008056:	4689      	mov	r9, r1
 8008058:	4692      	mov	sl, r2
 800805a:	eb1b 0509 	adds.w	r5, fp, r9
 800805e:	eb4c 060a 	adc.w	r6, ip, sl
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	4619      	mov	r1, r3
 8008068:	f04f 0200 	mov.w	r2, #0
 800806c:	f04f 0300 	mov.w	r3, #0
 8008070:	f04f 0400 	mov.w	r4, #0
 8008074:	0094      	lsls	r4, r2, #2
 8008076:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800807a:	008b      	lsls	r3, r1, #2
 800807c:	461a      	mov	r2, r3
 800807e:	4623      	mov	r3, r4
 8008080:	4628      	mov	r0, r5
 8008082:	4631      	mov	r1, r6
 8008084:	f7f8 fdd0 	bl	8000c28 <__aeabi_uldivmod>
 8008088:	4603      	mov	r3, r0
 800808a:	460c      	mov	r4, r1
 800808c:	461a      	mov	r2, r3
 800808e:	4b32      	ldr	r3, [pc, #200]	; (8008158 <UART_SetConfig+0x6f4>)
 8008090:	fba3 1302 	umull	r1, r3, r3, r2
 8008094:	095b      	lsrs	r3, r3, #5
 8008096:	2164      	movs	r1, #100	; 0x64
 8008098:	fb01 f303 	mul.w	r3, r1, r3
 800809c:	1ad3      	subs	r3, r2, r3
 800809e:	011b      	lsls	r3, r3, #4
 80080a0:	3332      	adds	r3, #50	; 0x32
 80080a2:	4a2d      	ldr	r2, [pc, #180]	; (8008158 <UART_SetConfig+0x6f4>)
 80080a4:	fba2 2303 	umull	r2, r3, r2, r3
 80080a8:	095b      	lsrs	r3, r3, #5
 80080aa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80080ae:	4498      	add	r8, r3
 80080b0:	68bb      	ldr	r3, [r7, #8]
 80080b2:	469b      	mov	fp, r3
 80080b4:	f04f 0c00 	mov.w	ip, #0
 80080b8:	46d9      	mov	r9, fp
 80080ba:	46e2      	mov	sl, ip
 80080bc:	eb19 0309 	adds.w	r3, r9, r9
 80080c0:	eb4a 040a 	adc.w	r4, sl, sl
 80080c4:	4699      	mov	r9, r3
 80080c6:	46a2      	mov	sl, r4
 80080c8:	eb19 090b 	adds.w	r9, r9, fp
 80080cc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80080d0:	f04f 0100 	mov.w	r1, #0
 80080d4:	f04f 0200 	mov.w	r2, #0
 80080d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80080dc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80080e0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80080e4:	4689      	mov	r9, r1
 80080e6:	4692      	mov	sl, r2
 80080e8:	eb1b 0509 	adds.w	r5, fp, r9
 80080ec:	eb4c 060a 	adc.w	r6, ip, sl
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	4619      	mov	r1, r3
 80080f6:	f04f 0200 	mov.w	r2, #0
 80080fa:	f04f 0300 	mov.w	r3, #0
 80080fe:	f04f 0400 	mov.w	r4, #0
 8008102:	0094      	lsls	r4, r2, #2
 8008104:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008108:	008b      	lsls	r3, r1, #2
 800810a:	461a      	mov	r2, r3
 800810c:	4623      	mov	r3, r4
 800810e:	4628      	mov	r0, r5
 8008110:	4631      	mov	r1, r6
 8008112:	f7f8 fd89 	bl	8000c28 <__aeabi_uldivmod>
 8008116:	4603      	mov	r3, r0
 8008118:	460c      	mov	r4, r1
 800811a:	461a      	mov	r2, r3
 800811c:	4b0e      	ldr	r3, [pc, #56]	; (8008158 <UART_SetConfig+0x6f4>)
 800811e:	fba3 1302 	umull	r1, r3, r3, r2
 8008122:	095b      	lsrs	r3, r3, #5
 8008124:	2164      	movs	r1, #100	; 0x64
 8008126:	fb01 f303 	mul.w	r3, r1, r3
 800812a:	1ad3      	subs	r3, r2, r3
 800812c:	011b      	lsls	r3, r3, #4
 800812e:	3332      	adds	r3, #50	; 0x32
 8008130:	4a09      	ldr	r2, [pc, #36]	; (8008158 <UART_SetConfig+0x6f4>)
 8008132:	fba2 2303 	umull	r2, r3, r2, r3
 8008136:	095b      	lsrs	r3, r3, #5
 8008138:	f003 020f 	and.w	r2, r3, #15
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4442      	add	r2, r8
 8008142:	609a      	str	r2, [r3, #8]
}
 8008144:	e7ff      	b.n	8008146 <UART_SetConfig+0x6e2>
 8008146:	bf00      	nop
 8008148:	3714      	adds	r7, #20
 800814a:	46bd      	mov	sp, r7
 800814c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008150:	40011000 	.word	0x40011000
 8008154:	40011400 	.word	0x40011400
 8008158:	51eb851f 	.word	0x51eb851f

0800815c <__errno>:
 800815c:	4b01      	ldr	r3, [pc, #4]	; (8008164 <__errno+0x8>)
 800815e:	6818      	ldr	r0, [r3, #0]
 8008160:	4770      	bx	lr
 8008162:	bf00      	nop
 8008164:	20000980 	.word	0x20000980

08008168 <__libc_init_array>:
 8008168:	b570      	push	{r4, r5, r6, lr}
 800816a:	4e0d      	ldr	r6, [pc, #52]	; (80081a0 <__libc_init_array+0x38>)
 800816c:	4c0d      	ldr	r4, [pc, #52]	; (80081a4 <__libc_init_array+0x3c>)
 800816e:	1ba4      	subs	r4, r4, r6
 8008170:	10a4      	asrs	r4, r4, #2
 8008172:	2500      	movs	r5, #0
 8008174:	42a5      	cmp	r5, r4
 8008176:	d109      	bne.n	800818c <__libc_init_array+0x24>
 8008178:	4e0b      	ldr	r6, [pc, #44]	; (80081a8 <__libc_init_array+0x40>)
 800817a:	4c0c      	ldr	r4, [pc, #48]	; (80081ac <__libc_init_array+0x44>)
 800817c:	f001 fc7e 	bl	8009a7c <_init>
 8008180:	1ba4      	subs	r4, r4, r6
 8008182:	10a4      	asrs	r4, r4, #2
 8008184:	2500      	movs	r5, #0
 8008186:	42a5      	cmp	r5, r4
 8008188:	d105      	bne.n	8008196 <__libc_init_array+0x2e>
 800818a:	bd70      	pop	{r4, r5, r6, pc}
 800818c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008190:	4798      	blx	r3
 8008192:	3501      	adds	r5, #1
 8008194:	e7ee      	b.n	8008174 <__libc_init_array+0xc>
 8008196:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800819a:	4798      	blx	r3
 800819c:	3501      	adds	r5, #1
 800819e:	e7f2      	b.n	8008186 <__libc_init_array+0x1e>
 80081a0:	0800a160 	.word	0x0800a160
 80081a4:	0800a160 	.word	0x0800a160
 80081a8:	0800a160 	.word	0x0800a160
 80081ac:	0800a164 	.word	0x0800a164

080081b0 <memcpy>:
 80081b0:	b510      	push	{r4, lr}
 80081b2:	1e43      	subs	r3, r0, #1
 80081b4:	440a      	add	r2, r1
 80081b6:	4291      	cmp	r1, r2
 80081b8:	d100      	bne.n	80081bc <memcpy+0xc>
 80081ba:	bd10      	pop	{r4, pc}
 80081bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081c0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081c4:	e7f7      	b.n	80081b6 <memcpy+0x6>

080081c6 <memmove>:
 80081c6:	4288      	cmp	r0, r1
 80081c8:	b510      	push	{r4, lr}
 80081ca:	eb01 0302 	add.w	r3, r1, r2
 80081ce:	d807      	bhi.n	80081e0 <memmove+0x1a>
 80081d0:	1e42      	subs	r2, r0, #1
 80081d2:	4299      	cmp	r1, r3
 80081d4:	d00a      	beq.n	80081ec <memmove+0x26>
 80081d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081da:	f802 4f01 	strb.w	r4, [r2, #1]!
 80081de:	e7f8      	b.n	80081d2 <memmove+0xc>
 80081e0:	4283      	cmp	r3, r0
 80081e2:	d9f5      	bls.n	80081d0 <memmove+0xa>
 80081e4:	1881      	adds	r1, r0, r2
 80081e6:	1ad2      	subs	r2, r2, r3
 80081e8:	42d3      	cmn	r3, r2
 80081ea:	d100      	bne.n	80081ee <memmove+0x28>
 80081ec:	bd10      	pop	{r4, pc}
 80081ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80081f2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80081f6:	e7f7      	b.n	80081e8 <memmove+0x22>

080081f8 <memset>:
 80081f8:	4402      	add	r2, r0
 80081fa:	4603      	mov	r3, r0
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d100      	bne.n	8008202 <memset+0xa>
 8008200:	4770      	bx	lr
 8008202:	f803 1b01 	strb.w	r1, [r3], #1
 8008206:	e7f9      	b.n	80081fc <memset+0x4>

08008208 <siprintf>:
 8008208:	b40e      	push	{r1, r2, r3}
 800820a:	b500      	push	{lr}
 800820c:	b09c      	sub	sp, #112	; 0x70
 800820e:	ab1d      	add	r3, sp, #116	; 0x74
 8008210:	9002      	str	r0, [sp, #8]
 8008212:	9006      	str	r0, [sp, #24]
 8008214:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008218:	4809      	ldr	r0, [pc, #36]	; (8008240 <siprintf+0x38>)
 800821a:	9107      	str	r1, [sp, #28]
 800821c:	9104      	str	r1, [sp, #16]
 800821e:	4909      	ldr	r1, [pc, #36]	; (8008244 <siprintf+0x3c>)
 8008220:	f853 2b04 	ldr.w	r2, [r3], #4
 8008224:	9105      	str	r1, [sp, #20]
 8008226:	6800      	ldr	r0, [r0, #0]
 8008228:	9301      	str	r3, [sp, #4]
 800822a:	a902      	add	r1, sp, #8
 800822c:	f000 f866 	bl	80082fc <_svfiprintf_r>
 8008230:	9b02      	ldr	r3, [sp, #8]
 8008232:	2200      	movs	r2, #0
 8008234:	701a      	strb	r2, [r3, #0]
 8008236:	b01c      	add	sp, #112	; 0x70
 8008238:	f85d eb04 	ldr.w	lr, [sp], #4
 800823c:	b003      	add	sp, #12
 800823e:	4770      	bx	lr
 8008240:	20000980 	.word	0x20000980
 8008244:	ffff0208 	.word	0xffff0208

08008248 <__ssputs_r>:
 8008248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800824c:	688e      	ldr	r6, [r1, #8]
 800824e:	429e      	cmp	r6, r3
 8008250:	4682      	mov	sl, r0
 8008252:	460c      	mov	r4, r1
 8008254:	4690      	mov	r8, r2
 8008256:	4699      	mov	r9, r3
 8008258:	d837      	bhi.n	80082ca <__ssputs_r+0x82>
 800825a:	898a      	ldrh	r2, [r1, #12]
 800825c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008260:	d031      	beq.n	80082c6 <__ssputs_r+0x7e>
 8008262:	6825      	ldr	r5, [r4, #0]
 8008264:	6909      	ldr	r1, [r1, #16]
 8008266:	1a6f      	subs	r7, r5, r1
 8008268:	6965      	ldr	r5, [r4, #20]
 800826a:	2302      	movs	r3, #2
 800826c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008270:	fb95 f5f3 	sdiv	r5, r5, r3
 8008274:	f109 0301 	add.w	r3, r9, #1
 8008278:	443b      	add	r3, r7
 800827a:	429d      	cmp	r5, r3
 800827c:	bf38      	it	cc
 800827e:	461d      	movcc	r5, r3
 8008280:	0553      	lsls	r3, r2, #21
 8008282:	d530      	bpl.n	80082e6 <__ssputs_r+0x9e>
 8008284:	4629      	mov	r1, r5
 8008286:	f000 fb07 	bl	8008898 <_malloc_r>
 800828a:	4606      	mov	r6, r0
 800828c:	b950      	cbnz	r0, 80082a4 <__ssputs_r+0x5c>
 800828e:	230c      	movs	r3, #12
 8008290:	f8ca 3000 	str.w	r3, [sl]
 8008294:	89a3      	ldrh	r3, [r4, #12]
 8008296:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800829a:	81a3      	strh	r3, [r4, #12]
 800829c:	f04f 30ff 	mov.w	r0, #4294967295
 80082a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082a4:	463a      	mov	r2, r7
 80082a6:	6921      	ldr	r1, [r4, #16]
 80082a8:	f7ff ff82 	bl	80081b0 <memcpy>
 80082ac:	89a3      	ldrh	r3, [r4, #12]
 80082ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80082b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082b6:	81a3      	strh	r3, [r4, #12]
 80082b8:	6126      	str	r6, [r4, #16]
 80082ba:	6165      	str	r5, [r4, #20]
 80082bc:	443e      	add	r6, r7
 80082be:	1bed      	subs	r5, r5, r7
 80082c0:	6026      	str	r6, [r4, #0]
 80082c2:	60a5      	str	r5, [r4, #8]
 80082c4:	464e      	mov	r6, r9
 80082c6:	454e      	cmp	r6, r9
 80082c8:	d900      	bls.n	80082cc <__ssputs_r+0x84>
 80082ca:	464e      	mov	r6, r9
 80082cc:	4632      	mov	r2, r6
 80082ce:	4641      	mov	r1, r8
 80082d0:	6820      	ldr	r0, [r4, #0]
 80082d2:	f7ff ff78 	bl	80081c6 <memmove>
 80082d6:	68a3      	ldr	r3, [r4, #8]
 80082d8:	1b9b      	subs	r3, r3, r6
 80082da:	60a3      	str	r3, [r4, #8]
 80082dc:	6823      	ldr	r3, [r4, #0]
 80082de:	441e      	add	r6, r3
 80082e0:	6026      	str	r6, [r4, #0]
 80082e2:	2000      	movs	r0, #0
 80082e4:	e7dc      	b.n	80082a0 <__ssputs_r+0x58>
 80082e6:	462a      	mov	r2, r5
 80082e8:	f000 fb30 	bl	800894c <_realloc_r>
 80082ec:	4606      	mov	r6, r0
 80082ee:	2800      	cmp	r0, #0
 80082f0:	d1e2      	bne.n	80082b8 <__ssputs_r+0x70>
 80082f2:	6921      	ldr	r1, [r4, #16]
 80082f4:	4650      	mov	r0, sl
 80082f6:	f000 fa81 	bl	80087fc <_free_r>
 80082fa:	e7c8      	b.n	800828e <__ssputs_r+0x46>

080082fc <_svfiprintf_r>:
 80082fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008300:	461d      	mov	r5, r3
 8008302:	898b      	ldrh	r3, [r1, #12]
 8008304:	061f      	lsls	r7, r3, #24
 8008306:	b09d      	sub	sp, #116	; 0x74
 8008308:	4680      	mov	r8, r0
 800830a:	460c      	mov	r4, r1
 800830c:	4616      	mov	r6, r2
 800830e:	d50f      	bpl.n	8008330 <_svfiprintf_r+0x34>
 8008310:	690b      	ldr	r3, [r1, #16]
 8008312:	b96b      	cbnz	r3, 8008330 <_svfiprintf_r+0x34>
 8008314:	2140      	movs	r1, #64	; 0x40
 8008316:	f000 fabf 	bl	8008898 <_malloc_r>
 800831a:	6020      	str	r0, [r4, #0]
 800831c:	6120      	str	r0, [r4, #16]
 800831e:	b928      	cbnz	r0, 800832c <_svfiprintf_r+0x30>
 8008320:	230c      	movs	r3, #12
 8008322:	f8c8 3000 	str.w	r3, [r8]
 8008326:	f04f 30ff 	mov.w	r0, #4294967295
 800832a:	e0c8      	b.n	80084be <_svfiprintf_r+0x1c2>
 800832c:	2340      	movs	r3, #64	; 0x40
 800832e:	6163      	str	r3, [r4, #20]
 8008330:	2300      	movs	r3, #0
 8008332:	9309      	str	r3, [sp, #36]	; 0x24
 8008334:	2320      	movs	r3, #32
 8008336:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800833a:	2330      	movs	r3, #48	; 0x30
 800833c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008340:	9503      	str	r5, [sp, #12]
 8008342:	f04f 0b01 	mov.w	fp, #1
 8008346:	4637      	mov	r7, r6
 8008348:	463d      	mov	r5, r7
 800834a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800834e:	b10b      	cbz	r3, 8008354 <_svfiprintf_r+0x58>
 8008350:	2b25      	cmp	r3, #37	; 0x25
 8008352:	d13e      	bne.n	80083d2 <_svfiprintf_r+0xd6>
 8008354:	ebb7 0a06 	subs.w	sl, r7, r6
 8008358:	d00b      	beq.n	8008372 <_svfiprintf_r+0x76>
 800835a:	4653      	mov	r3, sl
 800835c:	4632      	mov	r2, r6
 800835e:	4621      	mov	r1, r4
 8008360:	4640      	mov	r0, r8
 8008362:	f7ff ff71 	bl	8008248 <__ssputs_r>
 8008366:	3001      	adds	r0, #1
 8008368:	f000 80a4 	beq.w	80084b4 <_svfiprintf_r+0x1b8>
 800836c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800836e:	4453      	add	r3, sl
 8008370:	9309      	str	r3, [sp, #36]	; 0x24
 8008372:	783b      	ldrb	r3, [r7, #0]
 8008374:	2b00      	cmp	r3, #0
 8008376:	f000 809d 	beq.w	80084b4 <_svfiprintf_r+0x1b8>
 800837a:	2300      	movs	r3, #0
 800837c:	f04f 32ff 	mov.w	r2, #4294967295
 8008380:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008384:	9304      	str	r3, [sp, #16]
 8008386:	9307      	str	r3, [sp, #28]
 8008388:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800838c:	931a      	str	r3, [sp, #104]	; 0x68
 800838e:	462f      	mov	r7, r5
 8008390:	2205      	movs	r2, #5
 8008392:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008396:	4850      	ldr	r0, [pc, #320]	; (80084d8 <_svfiprintf_r+0x1dc>)
 8008398:	f7f7 ff42 	bl	8000220 <memchr>
 800839c:	9b04      	ldr	r3, [sp, #16]
 800839e:	b9d0      	cbnz	r0, 80083d6 <_svfiprintf_r+0xda>
 80083a0:	06d9      	lsls	r1, r3, #27
 80083a2:	bf44      	itt	mi
 80083a4:	2220      	movmi	r2, #32
 80083a6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80083aa:	071a      	lsls	r2, r3, #28
 80083ac:	bf44      	itt	mi
 80083ae:	222b      	movmi	r2, #43	; 0x2b
 80083b0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80083b4:	782a      	ldrb	r2, [r5, #0]
 80083b6:	2a2a      	cmp	r2, #42	; 0x2a
 80083b8:	d015      	beq.n	80083e6 <_svfiprintf_r+0xea>
 80083ba:	9a07      	ldr	r2, [sp, #28]
 80083bc:	462f      	mov	r7, r5
 80083be:	2000      	movs	r0, #0
 80083c0:	250a      	movs	r5, #10
 80083c2:	4639      	mov	r1, r7
 80083c4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80083c8:	3b30      	subs	r3, #48	; 0x30
 80083ca:	2b09      	cmp	r3, #9
 80083cc:	d94d      	bls.n	800846a <_svfiprintf_r+0x16e>
 80083ce:	b1b8      	cbz	r0, 8008400 <_svfiprintf_r+0x104>
 80083d0:	e00f      	b.n	80083f2 <_svfiprintf_r+0xf6>
 80083d2:	462f      	mov	r7, r5
 80083d4:	e7b8      	b.n	8008348 <_svfiprintf_r+0x4c>
 80083d6:	4a40      	ldr	r2, [pc, #256]	; (80084d8 <_svfiprintf_r+0x1dc>)
 80083d8:	1a80      	subs	r0, r0, r2
 80083da:	fa0b f000 	lsl.w	r0, fp, r0
 80083de:	4318      	orrs	r0, r3
 80083e0:	9004      	str	r0, [sp, #16]
 80083e2:	463d      	mov	r5, r7
 80083e4:	e7d3      	b.n	800838e <_svfiprintf_r+0x92>
 80083e6:	9a03      	ldr	r2, [sp, #12]
 80083e8:	1d11      	adds	r1, r2, #4
 80083ea:	6812      	ldr	r2, [r2, #0]
 80083ec:	9103      	str	r1, [sp, #12]
 80083ee:	2a00      	cmp	r2, #0
 80083f0:	db01      	blt.n	80083f6 <_svfiprintf_r+0xfa>
 80083f2:	9207      	str	r2, [sp, #28]
 80083f4:	e004      	b.n	8008400 <_svfiprintf_r+0x104>
 80083f6:	4252      	negs	r2, r2
 80083f8:	f043 0302 	orr.w	r3, r3, #2
 80083fc:	9207      	str	r2, [sp, #28]
 80083fe:	9304      	str	r3, [sp, #16]
 8008400:	783b      	ldrb	r3, [r7, #0]
 8008402:	2b2e      	cmp	r3, #46	; 0x2e
 8008404:	d10c      	bne.n	8008420 <_svfiprintf_r+0x124>
 8008406:	787b      	ldrb	r3, [r7, #1]
 8008408:	2b2a      	cmp	r3, #42	; 0x2a
 800840a:	d133      	bne.n	8008474 <_svfiprintf_r+0x178>
 800840c:	9b03      	ldr	r3, [sp, #12]
 800840e:	1d1a      	adds	r2, r3, #4
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	9203      	str	r2, [sp, #12]
 8008414:	2b00      	cmp	r3, #0
 8008416:	bfb8      	it	lt
 8008418:	f04f 33ff 	movlt.w	r3, #4294967295
 800841c:	3702      	adds	r7, #2
 800841e:	9305      	str	r3, [sp, #20]
 8008420:	4d2e      	ldr	r5, [pc, #184]	; (80084dc <_svfiprintf_r+0x1e0>)
 8008422:	7839      	ldrb	r1, [r7, #0]
 8008424:	2203      	movs	r2, #3
 8008426:	4628      	mov	r0, r5
 8008428:	f7f7 fefa 	bl	8000220 <memchr>
 800842c:	b138      	cbz	r0, 800843e <_svfiprintf_r+0x142>
 800842e:	2340      	movs	r3, #64	; 0x40
 8008430:	1b40      	subs	r0, r0, r5
 8008432:	fa03 f000 	lsl.w	r0, r3, r0
 8008436:	9b04      	ldr	r3, [sp, #16]
 8008438:	4303      	orrs	r3, r0
 800843a:	3701      	adds	r7, #1
 800843c:	9304      	str	r3, [sp, #16]
 800843e:	7839      	ldrb	r1, [r7, #0]
 8008440:	4827      	ldr	r0, [pc, #156]	; (80084e0 <_svfiprintf_r+0x1e4>)
 8008442:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008446:	2206      	movs	r2, #6
 8008448:	1c7e      	adds	r6, r7, #1
 800844a:	f7f7 fee9 	bl	8000220 <memchr>
 800844e:	2800      	cmp	r0, #0
 8008450:	d038      	beq.n	80084c4 <_svfiprintf_r+0x1c8>
 8008452:	4b24      	ldr	r3, [pc, #144]	; (80084e4 <_svfiprintf_r+0x1e8>)
 8008454:	bb13      	cbnz	r3, 800849c <_svfiprintf_r+0x1a0>
 8008456:	9b03      	ldr	r3, [sp, #12]
 8008458:	3307      	adds	r3, #7
 800845a:	f023 0307 	bic.w	r3, r3, #7
 800845e:	3308      	adds	r3, #8
 8008460:	9303      	str	r3, [sp, #12]
 8008462:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008464:	444b      	add	r3, r9
 8008466:	9309      	str	r3, [sp, #36]	; 0x24
 8008468:	e76d      	b.n	8008346 <_svfiprintf_r+0x4a>
 800846a:	fb05 3202 	mla	r2, r5, r2, r3
 800846e:	2001      	movs	r0, #1
 8008470:	460f      	mov	r7, r1
 8008472:	e7a6      	b.n	80083c2 <_svfiprintf_r+0xc6>
 8008474:	2300      	movs	r3, #0
 8008476:	3701      	adds	r7, #1
 8008478:	9305      	str	r3, [sp, #20]
 800847a:	4619      	mov	r1, r3
 800847c:	250a      	movs	r5, #10
 800847e:	4638      	mov	r0, r7
 8008480:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008484:	3a30      	subs	r2, #48	; 0x30
 8008486:	2a09      	cmp	r2, #9
 8008488:	d903      	bls.n	8008492 <_svfiprintf_r+0x196>
 800848a:	2b00      	cmp	r3, #0
 800848c:	d0c8      	beq.n	8008420 <_svfiprintf_r+0x124>
 800848e:	9105      	str	r1, [sp, #20]
 8008490:	e7c6      	b.n	8008420 <_svfiprintf_r+0x124>
 8008492:	fb05 2101 	mla	r1, r5, r1, r2
 8008496:	2301      	movs	r3, #1
 8008498:	4607      	mov	r7, r0
 800849a:	e7f0      	b.n	800847e <_svfiprintf_r+0x182>
 800849c:	ab03      	add	r3, sp, #12
 800849e:	9300      	str	r3, [sp, #0]
 80084a0:	4622      	mov	r2, r4
 80084a2:	4b11      	ldr	r3, [pc, #68]	; (80084e8 <_svfiprintf_r+0x1ec>)
 80084a4:	a904      	add	r1, sp, #16
 80084a6:	4640      	mov	r0, r8
 80084a8:	f3af 8000 	nop.w
 80084ac:	f1b0 3fff 	cmp.w	r0, #4294967295
 80084b0:	4681      	mov	r9, r0
 80084b2:	d1d6      	bne.n	8008462 <_svfiprintf_r+0x166>
 80084b4:	89a3      	ldrh	r3, [r4, #12]
 80084b6:	065b      	lsls	r3, r3, #25
 80084b8:	f53f af35 	bmi.w	8008326 <_svfiprintf_r+0x2a>
 80084bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80084be:	b01d      	add	sp, #116	; 0x74
 80084c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084c4:	ab03      	add	r3, sp, #12
 80084c6:	9300      	str	r3, [sp, #0]
 80084c8:	4622      	mov	r2, r4
 80084ca:	4b07      	ldr	r3, [pc, #28]	; (80084e8 <_svfiprintf_r+0x1ec>)
 80084cc:	a904      	add	r1, sp, #16
 80084ce:	4640      	mov	r0, r8
 80084d0:	f000 f882 	bl	80085d8 <_printf_i>
 80084d4:	e7ea      	b.n	80084ac <_svfiprintf_r+0x1b0>
 80084d6:	bf00      	nop
 80084d8:	0800a0e0 	.word	0x0800a0e0
 80084dc:	0800a0e6 	.word	0x0800a0e6
 80084e0:	0800a0ea 	.word	0x0800a0ea
 80084e4:	00000000 	.word	0x00000000
 80084e8:	08008249 	.word	0x08008249

080084ec <_printf_common>:
 80084ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084f0:	4691      	mov	r9, r2
 80084f2:	461f      	mov	r7, r3
 80084f4:	688a      	ldr	r2, [r1, #8]
 80084f6:	690b      	ldr	r3, [r1, #16]
 80084f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80084fc:	4293      	cmp	r3, r2
 80084fe:	bfb8      	it	lt
 8008500:	4613      	movlt	r3, r2
 8008502:	f8c9 3000 	str.w	r3, [r9]
 8008506:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800850a:	4606      	mov	r6, r0
 800850c:	460c      	mov	r4, r1
 800850e:	b112      	cbz	r2, 8008516 <_printf_common+0x2a>
 8008510:	3301      	adds	r3, #1
 8008512:	f8c9 3000 	str.w	r3, [r9]
 8008516:	6823      	ldr	r3, [r4, #0]
 8008518:	0699      	lsls	r1, r3, #26
 800851a:	bf42      	ittt	mi
 800851c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008520:	3302      	addmi	r3, #2
 8008522:	f8c9 3000 	strmi.w	r3, [r9]
 8008526:	6825      	ldr	r5, [r4, #0]
 8008528:	f015 0506 	ands.w	r5, r5, #6
 800852c:	d107      	bne.n	800853e <_printf_common+0x52>
 800852e:	f104 0a19 	add.w	sl, r4, #25
 8008532:	68e3      	ldr	r3, [r4, #12]
 8008534:	f8d9 2000 	ldr.w	r2, [r9]
 8008538:	1a9b      	subs	r3, r3, r2
 800853a:	42ab      	cmp	r3, r5
 800853c:	dc28      	bgt.n	8008590 <_printf_common+0xa4>
 800853e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008542:	6822      	ldr	r2, [r4, #0]
 8008544:	3300      	adds	r3, #0
 8008546:	bf18      	it	ne
 8008548:	2301      	movne	r3, #1
 800854a:	0692      	lsls	r2, r2, #26
 800854c:	d42d      	bmi.n	80085aa <_printf_common+0xbe>
 800854e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008552:	4639      	mov	r1, r7
 8008554:	4630      	mov	r0, r6
 8008556:	47c0      	blx	r8
 8008558:	3001      	adds	r0, #1
 800855a:	d020      	beq.n	800859e <_printf_common+0xb2>
 800855c:	6823      	ldr	r3, [r4, #0]
 800855e:	68e5      	ldr	r5, [r4, #12]
 8008560:	f8d9 2000 	ldr.w	r2, [r9]
 8008564:	f003 0306 	and.w	r3, r3, #6
 8008568:	2b04      	cmp	r3, #4
 800856a:	bf08      	it	eq
 800856c:	1aad      	subeq	r5, r5, r2
 800856e:	68a3      	ldr	r3, [r4, #8]
 8008570:	6922      	ldr	r2, [r4, #16]
 8008572:	bf0c      	ite	eq
 8008574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008578:	2500      	movne	r5, #0
 800857a:	4293      	cmp	r3, r2
 800857c:	bfc4      	itt	gt
 800857e:	1a9b      	subgt	r3, r3, r2
 8008580:	18ed      	addgt	r5, r5, r3
 8008582:	f04f 0900 	mov.w	r9, #0
 8008586:	341a      	adds	r4, #26
 8008588:	454d      	cmp	r5, r9
 800858a:	d11a      	bne.n	80085c2 <_printf_common+0xd6>
 800858c:	2000      	movs	r0, #0
 800858e:	e008      	b.n	80085a2 <_printf_common+0xb6>
 8008590:	2301      	movs	r3, #1
 8008592:	4652      	mov	r2, sl
 8008594:	4639      	mov	r1, r7
 8008596:	4630      	mov	r0, r6
 8008598:	47c0      	blx	r8
 800859a:	3001      	adds	r0, #1
 800859c:	d103      	bne.n	80085a6 <_printf_common+0xba>
 800859e:	f04f 30ff 	mov.w	r0, #4294967295
 80085a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085a6:	3501      	adds	r5, #1
 80085a8:	e7c3      	b.n	8008532 <_printf_common+0x46>
 80085aa:	18e1      	adds	r1, r4, r3
 80085ac:	1c5a      	adds	r2, r3, #1
 80085ae:	2030      	movs	r0, #48	; 0x30
 80085b0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085b4:	4422      	add	r2, r4
 80085b6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085be:	3302      	adds	r3, #2
 80085c0:	e7c5      	b.n	800854e <_printf_common+0x62>
 80085c2:	2301      	movs	r3, #1
 80085c4:	4622      	mov	r2, r4
 80085c6:	4639      	mov	r1, r7
 80085c8:	4630      	mov	r0, r6
 80085ca:	47c0      	blx	r8
 80085cc:	3001      	adds	r0, #1
 80085ce:	d0e6      	beq.n	800859e <_printf_common+0xb2>
 80085d0:	f109 0901 	add.w	r9, r9, #1
 80085d4:	e7d8      	b.n	8008588 <_printf_common+0x9c>
	...

080085d8 <_printf_i>:
 80085d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80085dc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80085e0:	460c      	mov	r4, r1
 80085e2:	7e09      	ldrb	r1, [r1, #24]
 80085e4:	b085      	sub	sp, #20
 80085e6:	296e      	cmp	r1, #110	; 0x6e
 80085e8:	4617      	mov	r7, r2
 80085ea:	4606      	mov	r6, r0
 80085ec:	4698      	mov	r8, r3
 80085ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80085f0:	f000 80b3 	beq.w	800875a <_printf_i+0x182>
 80085f4:	d822      	bhi.n	800863c <_printf_i+0x64>
 80085f6:	2963      	cmp	r1, #99	; 0x63
 80085f8:	d036      	beq.n	8008668 <_printf_i+0x90>
 80085fa:	d80a      	bhi.n	8008612 <_printf_i+0x3a>
 80085fc:	2900      	cmp	r1, #0
 80085fe:	f000 80b9 	beq.w	8008774 <_printf_i+0x19c>
 8008602:	2958      	cmp	r1, #88	; 0x58
 8008604:	f000 8083 	beq.w	800870e <_printf_i+0x136>
 8008608:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800860c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8008610:	e032      	b.n	8008678 <_printf_i+0xa0>
 8008612:	2964      	cmp	r1, #100	; 0x64
 8008614:	d001      	beq.n	800861a <_printf_i+0x42>
 8008616:	2969      	cmp	r1, #105	; 0x69
 8008618:	d1f6      	bne.n	8008608 <_printf_i+0x30>
 800861a:	6820      	ldr	r0, [r4, #0]
 800861c:	6813      	ldr	r3, [r2, #0]
 800861e:	0605      	lsls	r5, r0, #24
 8008620:	f103 0104 	add.w	r1, r3, #4
 8008624:	d52a      	bpl.n	800867c <_printf_i+0xa4>
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	6011      	str	r1, [r2, #0]
 800862a:	2b00      	cmp	r3, #0
 800862c:	da03      	bge.n	8008636 <_printf_i+0x5e>
 800862e:	222d      	movs	r2, #45	; 0x2d
 8008630:	425b      	negs	r3, r3
 8008632:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008636:	486f      	ldr	r0, [pc, #444]	; (80087f4 <_printf_i+0x21c>)
 8008638:	220a      	movs	r2, #10
 800863a:	e039      	b.n	80086b0 <_printf_i+0xd8>
 800863c:	2973      	cmp	r1, #115	; 0x73
 800863e:	f000 809d 	beq.w	800877c <_printf_i+0x1a4>
 8008642:	d808      	bhi.n	8008656 <_printf_i+0x7e>
 8008644:	296f      	cmp	r1, #111	; 0x6f
 8008646:	d020      	beq.n	800868a <_printf_i+0xb2>
 8008648:	2970      	cmp	r1, #112	; 0x70
 800864a:	d1dd      	bne.n	8008608 <_printf_i+0x30>
 800864c:	6823      	ldr	r3, [r4, #0]
 800864e:	f043 0320 	orr.w	r3, r3, #32
 8008652:	6023      	str	r3, [r4, #0]
 8008654:	e003      	b.n	800865e <_printf_i+0x86>
 8008656:	2975      	cmp	r1, #117	; 0x75
 8008658:	d017      	beq.n	800868a <_printf_i+0xb2>
 800865a:	2978      	cmp	r1, #120	; 0x78
 800865c:	d1d4      	bne.n	8008608 <_printf_i+0x30>
 800865e:	2378      	movs	r3, #120	; 0x78
 8008660:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008664:	4864      	ldr	r0, [pc, #400]	; (80087f8 <_printf_i+0x220>)
 8008666:	e055      	b.n	8008714 <_printf_i+0x13c>
 8008668:	6813      	ldr	r3, [r2, #0]
 800866a:	1d19      	adds	r1, r3, #4
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	6011      	str	r1, [r2, #0]
 8008670:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008674:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008678:	2301      	movs	r3, #1
 800867a:	e08c      	b.n	8008796 <_printf_i+0x1be>
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	6011      	str	r1, [r2, #0]
 8008680:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008684:	bf18      	it	ne
 8008686:	b21b      	sxthne	r3, r3
 8008688:	e7cf      	b.n	800862a <_printf_i+0x52>
 800868a:	6813      	ldr	r3, [r2, #0]
 800868c:	6825      	ldr	r5, [r4, #0]
 800868e:	1d18      	adds	r0, r3, #4
 8008690:	6010      	str	r0, [r2, #0]
 8008692:	0628      	lsls	r0, r5, #24
 8008694:	d501      	bpl.n	800869a <_printf_i+0xc2>
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	e002      	b.n	80086a0 <_printf_i+0xc8>
 800869a:	0668      	lsls	r0, r5, #25
 800869c:	d5fb      	bpl.n	8008696 <_printf_i+0xbe>
 800869e:	881b      	ldrh	r3, [r3, #0]
 80086a0:	4854      	ldr	r0, [pc, #336]	; (80087f4 <_printf_i+0x21c>)
 80086a2:	296f      	cmp	r1, #111	; 0x6f
 80086a4:	bf14      	ite	ne
 80086a6:	220a      	movne	r2, #10
 80086a8:	2208      	moveq	r2, #8
 80086aa:	2100      	movs	r1, #0
 80086ac:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80086b0:	6865      	ldr	r5, [r4, #4]
 80086b2:	60a5      	str	r5, [r4, #8]
 80086b4:	2d00      	cmp	r5, #0
 80086b6:	f2c0 8095 	blt.w	80087e4 <_printf_i+0x20c>
 80086ba:	6821      	ldr	r1, [r4, #0]
 80086bc:	f021 0104 	bic.w	r1, r1, #4
 80086c0:	6021      	str	r1, [r4, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d13d      	bne.n	8008742 <_printf_i+0x16a>
 80086c6:	2d00      	cmp	r5, #0
 80086c8:	f040 808e 	bne.w	80087e8 <_printf_i+0x210>
 80086cc:	4665      	mov	r5, ip
 80086ce:	2a08      	cmp	r2, #8
 80086d0:	d10b      	bne.n	80086ea <_printf_i+0x112>
 80086d2:	6823      	ldr	r3, [r4, #0]
 80086d4:	07db      	lsls	r3, r3, #31
 80086d6:	d508      	bpl.n	80086ea <_printf_i+0x112>
 80086d8:	6923      	ldr	r3, [r4, #16]
 80086da:	6862      	ldr	r2, [r4, #4]
 80086dc:	429a      	cmp	r2, r3
 80086de:	bfde      	ittt	le
 80086e0:	2330      	movle	r3, #48	; 0x30
 80086e2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80086e6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80086ea:	ebac 0305 	sub.w	r3, ip, r5
 80086ee:	6123      	str	r3, [r4, #16]
 80086f0:	f8cd 8000 	str.w	r8, [sp]
 80086f4:	463b      	mov	r3, r7
 80086f6:	aa03      	add	r2, sp, #12
 80086f8:	4621      	mov	r1, r4
 80086fa:	4630      	mov	r0, r6
 80086fc:	f7ff fef6 	bl	80084ec <_printf_common>
 8008700:	3001      	adds	r0, #1
 8008702:	d14d      	bne.n	80087a0 <_printf_i+0x1c8>
 8008704:	f04f 30ff 	mov.w	r0, #4294967295
 8008708:	b005      	add	sp, #20
 800870a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800870e:	4839      	ldr	r0, [pc, #228]	; (80087f4 <_printf_i+0x21c>)
 8008710:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8008714:	6813      	ldr	r3, [r2, #0]
 8008716:	6821      	ldr	r1, [r4, #0]
 8008718:	1d1d      	adds	r5, r3, #4
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	6015      	str	r5, [r2, #0]
 800871e:	060a      	lsls	r2, r1, #24
 8008720:	d50b      	bpl.n	800873a <_printf_i+0x162>
 8008722:	07ca      	lsls	r2, r1, #31
 8008724:	bf44      	itt	mi
 8008726:	f041 0120 	orrmi.w	r1, r1, #32
 800872a:	6021      	strmi	r1, [r4, #0]
 800872c:	b91b      	cbnz	r3, 8008736 <_printf_i+0x15e>
 800872e:	6822      	ldr	r2, [r4, #0]
 8008730:	f022 0220 	bic.w	r2, r2, #32
 8008734:	6022      	str	r2, [r4, #0]
 8008736:	2210      	movs	r2, #16
 8008738:	e7b7      	b.n	80086aa <_printf_i+0xd2>
 800873a:	064d      	lsls	r5, r1, #25
 800873c:	bf48      	it	mi
 800873e:	b29b      	uxthmi	r3, r3
 8008740:	e7ef      	b.n	8008722 <_printf_i+0x14a>
 8008742:	4665      	mov	r5, ip
 8008744:	fbb3 f1f2 	udiv	r1, r3, r2
 8008748:	fb02 3311 	mls	r3, r2, r1, r3
 800874c:	5cc3      	ldrb	r3, [r0, r3]
 800874e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008752:	460b      	mov	r3, r1
 8008754:	2900      	cmp	r1, #0
 8008756:	d1f5      	bne.n	8008744 <_printf_i+0x16c>
 8008758:	e7b9      	b.n	80086ce <_printf_i+0xf6>
 800875a:	6813      	ldr	r3, [r2, #0]
 800875c:	6825      	ldr	r5, [r4, #0]
 800875e:	6961      	ldr	r1, [r4, #20]
 8008760:	1d18      	adds	r0, r3, #4
 8008762:	6010      	str	r0, [r2, #0]
 8008764:	0628      	lsls	r0, r5, #24
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	d501      	bpl.n	800876e <_printf_i+0x196>
 800876a:	6019      	str	r1, [r3, #0]
 800876c:	e002      	b.n	8008774 <_printf_i+0x19c>
 800876e:	066a      	lsls	r2, r5, #25
 8008770:	d5fb      	bpl.n	800876a <_printf_i+0x192>
 8008772:	8019      	strh	r1, [r3, #0]
 8008774:	2300      	movs	r3, #0
 8008776:	6123      	str	r3, [r4, #16]
 8008778:	4665      	mov	r5, ip
 800877a:	e7b9      	b.n	80086f0 <_printf_i+0x118>
 800877c:	6813      	ldr	r3, [r2, #0]
 800877e:	1d19      	adds	r1, r3, #4
 8008780:	6011      	str	r1, [r2, #0]
 8008782:	681d      	ldr	r5, [r3, #0]
 8008784:	6862      	ldr	r2, [r4, #4]
 8008786:	2100      	movs	r1, #0
 8008788:	4628      	mov	r0, r5
 800878a:	f7f7 fd49 	bl	8000220 <memchr>
 800878e:	b108      	cbz	r0, 8008794 <_printf_i+0x1bc>
 8008790:	1b40      	subs	r0, r0, r5
 8008792:	6060      	str	r0, [r4, #4]
 8008794:	6863      	ldr	r3, [r4, #4]
 8008796:	6123      	str	r3, [r4, #16]
 8008798:	2300      	movs	r3, #0
 800879a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800879e:	e7a7      	b.n	80086f0 <_printf_i+0x118>
 80087a0:	6923      	ldr	r3, [r4, #16]
 80087a2:	462a      	mov	r2, r5
 80087a4:	4639      	mov	r1, r7
 80087a6:	4630      	mov	r0, r6
 80087a8:	47c0      	blx	r8
 80087aa:	3001      	adds	r0, #1
 80087ac:	d0aa      	beq.n	8008704 <_printf_i+0x12c>
 80087ae:	6823      	ldr	r3, [r4, #0]
 80087b0:	079b      	lsls	r3, r3, #30
 80087b2:	d413      	bmi.n	80087dc <_printf_i+0x204>
 80087b4:	68e0      	ldr	r0, [r4, #12]
 80087b6:	9b03      	ldr	r3, [sp, #12]
 80087b8:	4298      	cmp	r0, r3
 80087ba:	bfb8      	it	lt
 80087bc:	4618      	movlt	r0, r3
 80087be:	e7a3      	b.n	8008708 <_printf_i+0x130>
 80087c0:	2301      	movs	r3, #1
 80087c2:	464a      	mov	r2, r9
 80087c4:	4639      	mov	r1, r7
 80087c6:	4630      	mov	r0, r6
 80087c8:	47c0      	blx	r8
 80087ca:	3001      	adds	r0, #1
 80087cc:	d09a      	beq.n	8008704 <_printf_i+0x12c>
 80087ce:	3501      	adds	r5, #1
 80087d0:	68e3      	ldr	r3, [r4, #12]
 80087d2:	9a03      	ldr	r2, [sp, #12]
 80087d4:	1a9b      	subs	r3, r3, r2
 80087d6:	42ab      	cmp	r3, r5
 80087d8:	dcf2      	bgt.n	80087c0 <_printf_i+0x1e8>
 80087da:	e7eb      	b.n	80087b4 <_printf_i+0x1dc>
 80087dc:	2500      	movs	r5, #0
 80087de:	f104 0919 	add.w	r9, r4, #25
 80087e2:	e7f5      	b.n	80087d0 <_printf_i+0x1f8>
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d1ac      	bne.n	8008742 <_printf_i+0x16a>
 80087e8:	7803      	ldrb	r3, [r0, #0]
 80087ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087ee:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087f2:	e76c      	b.n	80086ce <_printf_i+0xf6>
 80087f4:	0800a0f1 	.word	0x0800a0f1
 80087f8:	0800a102 	.word	0x0800a102

080087fc <_free_r>:
 80087fc:	b538      	push	{r3, r4, r5, lr}
 80087fe:	4605      	mov	r5, r0
 8008800:	2900      	cmp	r1, #0
 8008802:	d045      	beq.n	8008890 <_free_r+0x94>
 8008804:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008808:	1f0c      	subs	r4, r1, #4
 800880a:	2b00      	cmp	r3, #0
 800880c:	bfb8      	it	lt
 800880e:	18e4      	addlt	r4, r4, r3
 8008810:	f000 f8d2 	bl	80089b8 <__malloc_lock>
 8008814:	4a1f      	ldr	r2, [pc, #124]	; (8008894 <_free_r+0x98>)
 8008816:	6813      	ldr	r3, [r2, #0]
 8008818:	4610      	mov	r0, r2
 800881a:	b933      	cbnz	r3, 800882a <_free_r+0x2e>
 800881c:	6063      	str	r3, [r4, #4]
 800881e:	6014      	str	r4, [r2, #0]
 8008820:	4628      	mov	r0, r5
 8008822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008826:	f000 b8c8 	b.w	80089ba <__malloc_unlock>
 800882a:	42a3      	cmp	r3, r4
 800882c:	d90c      	bls.n	8008848 <_free_r+0x4c>
 800882e:	6821      	ldr	r1, [r4, #0]
 8008830:	1862      	adds	r2, r4, r1
 8008832:	4293      	cmp	r3, r2
 8008834:	bf04      	itt	eq
 8008836:	681a      	ldreq	r2, [r3, #0]
 8008838:	685b      	ldreq	r3, [r3, #4]
 800883a:	6063      	str	r3, [r4, #4]
 800883c:	bf04      	itt	eq
 800883e:	1852      	addeq	r2, r2, r1
 8008840:	6022      	streq	r2, [r4, #0]
 8008842:	6004      	str	r4, [r0, #0]
 8008844:	e7ec      	b.n	8008820 <_free_r+0x24>
 8008846:	4613      	mov	r3, r2
 8008848:	685a      	ldr	r2, [r3, #4]
 800884a:	b10a      	cbz	r2, 8008850 <_free_r+0x54>
 800884c:	42a2      	cmp	r2, r4
 800884e:	d9fa      	bls.n	8008846 <_free_r+0x4a>
 8008850:	6819      	ldr	r1, [r3, #0]
 8008852:	1858      	adds	r0, r3, r1
 8008854:	42a0      	cmp	r0, r4
 8008856:	d10b      	bne.n	8008870 <_free_r+0x74>
 8008858:	6820      	ldr	r0, [r4, #0]
 800885a:	4401      	add	r1, r0
 800885c:	1858      	adds	r0, r3, r1
 800885e:	4282      	cmp	r2, r0
 8008860:	6019      	str	r1, [r3, #0]
 8008862:	d1dd      	bne.n	8008820 <_free_r+0x24>
 8008864:	6810      	ldr	r0, [r2, #0]
 8008866:	6852      	ldr	r2, [r2, #4]
 8008868:	605a      	str	r2, [r3, #4]
 800886a:	4401      	add	r1, r0
 800886c:	6019      	str	r1, [r3, #0]
 800886e:	e7d7      	b.n	8008820 <_free_r+0x24>
 8008870:	d902      	bls.n	8008878 <_free_r+0x7c>
 8008872:	230c      	movs	r3, #12
 8008874:	602b      	str	r3, [r5, #0]
 8008876:	e7d3      	b.n	8008820 <_free_r+0x24>
 8008878:	6820      	ldr	r0, [r4, #0]
 800887a:	1821      	adds	r1, r4, r0
 800887c:	428a      	cmp	r2, r1
 800887e:	bf04      	itt	eq
 8008880:	6811      	ldreq	r1, [r2, #0]
 8008882:	6852      	ldreq	r2, [r2, #4]
 8008884:	6062      	str	r2, [r4, #4]
 8008886:	bf04      	itt	eq
 8008888:	1809      	addeq	r1, r1, r0
 800888a:	6021      	streq	r1, [r4, #0]
 800888c:	605c      	str	r4, [r3, #4]
 800888e:	e7c7      	b.n	8008820 <_free_r+0x24>
 8008890:	bd38      	pop	{r3, r4, r5, pc}
 8008892:	bf00      	nop
 8008894:	20000a40 	.word	0x20000a40

08008898 <_malloc_r>:
 8008898:	b570      	push	{r4, r5, r6, lr}
 800889a:	1ccd      	adds	r5, r1, #3
 800889c:	f025 0503 	bic.w	r5, r5, #3
 80088a0:	3508      	adds	r5, #8
 80088a2:	2d0c      	cmp	r5, #12
 80088a4:	bf38      	it	cc
 80088a6:	250c      	movcc	r5, #12
 80088a8:	2d00      	cmp	r5, #0
 80088aa:	4606      	mov	r6, r0
 80088ac:	db01      	blt.n	80088b2 <_malloc_r+0x1a>
 80088ae:	42a9      	cmp	r1, r5
 80088b0:	d903      	bls.n	80088ba <_malloc_r+0x22>
 80088b2:	230c      	movs	r3, #12
 80088b4:	6033      	str	r3, [r6, #0]
 80088b6:	2000      	movs	r0, #0
 80088b8:	bd70      	pop	{r4, r5, r6, pc}
 80088ba:	f000 f87d 	bl	80089b8 <__malloc_lock>
 80088be:	4a21      	ldr	r2, [pc, #132]	; (8008944 <_malloc_r+0xac>)
 80088c0:	6814      	ldr	r4, [r2, #0]
 80088c2:	4621      	mov	r1, r4
 80088c4:	b991      	cbnz	r1, 80088ec <_malloc_r+0x54>
 80088c6:	4c20      	ldr	r4, [pc, #128]	; (8008948 <_malloc_r+0xb0>)
 80088c8:	6823      	ldr	r3, [r4, #0]
 80088ca:	b91b      	cbnz	r3, 80088d4 <_malloc_r+0x3c>
 80088cc:	4630      	mov	r0, r6
 80088ce:	f000 f863 	bl	8008998 <_sbrk_r>
 80088d2:	6020      	str	r0, [r4, #0]
 80088d4:	4629      	mov	r1, r5
 80088d6:	4630      	mov	r0, r6
 80088d8:	f000 f85e 	bl	8008998 <_sbrk_r>
 80088dc:	1c43      	adds	r3, r0, #1
 80088de:	d124      	bne.n	800892a <_malloc_r+0x92>
 80088e0:	230c      	movs	r3, #12
 80088e2:	6033      	str	r3, [r6, #0]
 80088e4:	4630      	mov	r0, r6
 80088e6:	f000 f868 	bl	80089ba <__malloc_unlock>
 80088ea:	e7e4      	b.n	80088b6 <_malloc_r+0x1e>
 80088ec:	680b      	ldr	r3, [r1, #0]
 80088ee:	1b5b      	subs	r3, r3, r5
 80088f0:	d418      	bmi.n	8008924 <_malloc_r+0x8c>
 80088f2:	2b0b      	cmp	r3, #11
 80088f4:	d90f      	bls.n	8008916 <_malloc_r+0x7e>
 80088f6:	600b      	str	r3, [r1, #0]
 80088f8:	50cd      	str	r5, [r1, r3]
 80088fa:	18cc      	adds	r4, r1, r3
 80088fc:	4630      	mov	r0, r6
 80088fe:	f000 f85c 	bl	80089ba <__malloc_unlock>
 8008902:	f104 000b 	add.w	r0, r4, #11
 8008906:	1d23      	adds	r3, r4, #4
 8008908:	f020 0007 	bic.w	r0, r0, #7
 800890c:	1ac3      	subs	r3, r0, r3
 800890e:	d0d3      	beq.n	80088b8 <_malloc_r+0x20>
 8008910:	425a      	negs	r2, r3
 8008912:	50e2      	str	r2, [r4, r3]
 8008914:	e7d0      	b.n	80088b8 <_malloc_r+0x20>
 8008916:	428c      	cmp	r4, r1
 8008918:	684b      	ldr	r3, [r1, #4]
 800891a:	bf16      	itet	ne
 800891c:	6063      	strne	r3, [r4, #4]
 800891e:	6013      	streq	r3, [r2, #0]
 8008920:	460c      	movne	r4, r1
 8008922:	e7eb      	b.n	80088fc <_malloc_r+0x64>
 8008924:	460c      	mov	r4, r1
 8008926:	6849      	ldr	r1, [r1, #4]
 8008928:	e7cc      	b.n	80088c4 <_malloc_r+0x2c>
 800892a:	1cc4      	adds	r4, r0, #3
 800892c:	f024 0403 	bic.w	r4, r4, #3
 8008930:	42a0      	cmp	r0, r4
 8008932:	d005      	beq.n	8008940 <_malloc_r+0xa8>
 8008934:	1a21      	subs	r1, r4, r0
 8008936:	4630      	mov	r0, r6
 8008938:	f000 f82e 	bl	8008998 <_sbrk_r>
 800893c:	3001      	adds	r0, #1
 800893e:	d0cf      	beq.n	80088e0 <_malloc_r+0x48>
 8008940:	6025      	str	r5, [r4, #0]
 8008942:	e7db      	b.n	80088fc <_malloc_r+0x64>
 8008944:	20000a40 	.word	0x20000a40
 8008948:	20000a44 	.word	0x20000a44

0800894c <_realloc_r>:
 800894c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800894e:	4607      	mov	r7, r0
 8008950:	4614      	mov	r4, r2
 8008952:	460e      	mov	r6, r1
 8008954:	b921      	cbnz	r1, 8008960 <_realloc_r+0x14>
 8008956:	4611      	mov	r1, r2
 8008958:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800895c:	f7ff bf9c 	b.w	8008898 <_malloc_r>
 8008960:	b922      	cbnz	r2, 800896c <_realloc_r+0x20>
 8008962:	f7ff ff4b 	bl	80087fc <_free_r>
 8008966:	4625      	mov	r5, r4
 8008968:	4628      	mov	r0, r5
 800896a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800896c:	f000 f826 	bl	80089bc <_malloc_usable_size_r>
 8008970:	42a0      	cmp	r0, r4
 8008972:	d20f      	bcs.n	8008994 <_realloc_r+0x48>
 8008974:	4621      	mov	r1, r4
 8008976:	4638      	mov	r0, r7
 8008978:	f7ff ff8e 	bl	8008898 <_malloc_r>
 800897c:	4605      	mov	r5, r0
 800897e:	2800      	cmp	r0, #0
 8008980:	d0f2      	beq.n	8008968 <_realloc_r+0x1c>
 8008982:	4631      	mov	r1, r6
 8008984:	4622      	mov	r2, r4
 8008986:	f7ff fc13 	bl	80081b0 <memcpy>
 800898a:	4631      	mov	r1, r6
 800898c:	4638      	mov	r0, r7
 800898e:	f7ff ff35 	bl	80087fc <_free_r>
 8008992:	e7e9      	b.n	8008968 <_realloc_r+0x1c>
 8008994:	4635      	mov	r5, r6
 8008996:	e7e7      	b.n	8008968 <_realloc_r+0x1c>

08008998 <_sbrk_r>:
 8008998:	b538      	push	{r3, r4, r5, lr}
 800899a:	4c06      	ldr	r4, [pc, #24]	; (80089b4 <_sbrk_r+0x1c>)
 800899c:	2300      	movs	r3, #0
 800899e:	4605      	mov	r5, r0
 80089a0:	4608      	mov	r0, r1
 80089a2:	6023      	str	r3, [r4, #0]
 80089a4:	f7fb fa70 	bl	8003e88 <_sbrk>
 80089a8:	1c43      	adds	r3, r0, #1
 80089aa:	d102      	bne.n	80089b2 <_sbrk_r+0x1a>
 80089ac:	6823      	ldr	r3, [r4, #0]
 80089ae:	b103      	cbz	r3, 80089b2 <_sbrk_r+0x1a>
 80089b0:	602b      	str	r3, [r5, #0]
 80089b2:	bd38      	pop	{r3, r4, r5, pc}
 80089b4:	20003e5c 	.word	0x20003e5c

080089b8 <__malloc_lock>:
 80089b8:	4770      	bx	lr

080089ba <__malloc_unlock>:
 80089ba:	4770      	bx	lr

080089bc <_malloc_usable_size_r>:
 80089bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80089c0:	1f18      	subs	r0, r3, #4
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	bfbc      	itt	lt
 80089c6:	580b      	ldrlt	r3, [r1, r0]
 80089c8:	18c0      	addlt	r0, r0, r3
 80089ca:	4770      	bx	lr

080089cc <pow>:
 80089cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089d0:	ed2d 8b04 	vpush	{d8-d9}
 80089d4:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8008ca8 <pow+0x2dc>
 80089d8:	b08d      	sub	sp, #52	; 0x34
 80089da:	ec57 6b10 	vmov	r6, r7, d0
 80089de:	ec55 4b11 	vmov	r4, r5, d1
 80089e2:	f000 f965 	bl	8008cb0 <__ieee754_pow>
 80089e6:	f999 3000 	ldrsb.w	r3, [r9]
 80089ea:	9300      	str	r3, [sp, #0]
 80089ec:	3301      	adds	r3, #1
 80089ee:	eeb0 8a40 	vmov.f32	s16, s0
 80089f2:	eef0 8a60 	vmov.f32	s17, s1
 80089f6:	46c8      	mov	r8, r9
 80089f8:	d05f      	beq.n	8008aba <pow+0xee>
 80089fa:	4622      	mov	r2, r4
 80089fc:	462b      	mov	r3, r5
 80089fe:	4620      	mov	r0, r4
 8008a00:	4629      	mov	r1, r5
 8008a02:	f7f8 f8b3 	bl	8000b6c <__aeabi_dcmpun>
 8008a06:	4683      	mov	fp, r0
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	d156      	bne.n	8008aba <pow+0xee>
 8008a0c:	4632      	mov	r2, r6
 8008a0e:	463b      	mov	r3, r7
 8008a10:	4630      	mov	r0, r6
 8008a12:	4639      	mov	r1, r7
 8008a14:	f7f8 f8aa 	bl	8000b6c <__aeabi_dcmpun>
 8008a18:	9001      	str	r0, [sp, #4]
 8008a1a:	b1e8      	cbz	r0, 8008a58 <pow+0x8c>
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	2300      	movs	r3, #0
 8008a20:	4620      	mov	r0, r4
 8008a22:	4629      	mov	r1, r5
 8008a24:	f7f8 f870 	bl	8000b08 <__aeabi_dcmpeq>
 8008a28:	2800      	cmp	r0, #0
 8008a2a:	d046      	beq.n	8008aba <pow+0xee>
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	9302      	str	r3, [sp, #8]
 8008a30:	4b96      	ldr	r3, [pc, #600]	; (8008c8c <pow+0x2c0>)
 8008a32:	9303      	str	r3, [sp, #12]
 8008a34:	4b96      	ldr	r3, [pc, #600]	; (8008c90 <pow+0x2c4>)
 8008a36:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008a40:	9b00      	ldr	r3, [sp, #0]
 8008a42:	2b02      	cmp	r3, #2
 8008a44:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008a48:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008a4c:	d033      	beq.n	8008ab6 <pow+0xea>
 8008a4e:	a802      	add	r0, sp, #8
 8008a50:	f000 fefd 	bl	800984e <matherr>
 8008a54:	bb48      	cbnz	r0, 8008aaa <pow+0xde>
 8008a56:	e05d      	b.n	8008b14 <pow+0x148>
 8008a58:	f04f 0a00 	mov.w	sl, #0
 8008a5c:	f04f 0b00 	mov.w	fp, #0
 8008a60:	4652      	mov	r2, sl
 8008a62:	465b      	mov	r3, fp
 8008a64:	4630      	mov	r0, r6
 8008a66:	4639      	mov	r1, r7
 8008a68:	f7f8 f84e 	bl	8000b08 <__aeabi_dcmpeq>
 8008a6c:	ec4b ab19 	vmov	d9, sl, fp
 8008a70:	2800      	cmp	r0, #0
 8008a72:	d054      	beq.n	8008b1e <pow+0x152>
 8008a74:	4652      	mov	r2, sl
 8008a76:	465b      	mov	r3, fp
 8008a78:	4620      	mov	r0, r4
 8008a7a:	4629      	mov	r1, r5
 8008a7c:	f7f8 f844 	bl	8000b08 <__aeabi_dcmpeq>
 8008a80:	4680      	mov	r8, r0
 8008a82:	b318      	cbz	r0, 8008acc <pow+0x100>
 8008a84:	2301      	movs	r3, #1
 8008a86:	9302      	str	r3, [sp, #8]
 8008a88:	4b80      	ldr	r3, [pc, #512]	; (8008c8c <pow+0x2c0>)
 8008a8a:	9303      	str	r3, [sp, #12]
 8008a8c:	9b01      	ldr	r3, [sp, #4]
 8008a8e:	930a      	str	r3, [sp, #40]	; 0x28
 8008a90:	9b00      	ldr	r3, [sp, #0]
 8008a92:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008a96:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008a9a:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d0d5      	beq.n	8008a4e <pow+0x82>
 8008aa2:	4b7b      	ldr	r3, [pc, #492]	; (8008c90 <pow+0x2c4>)
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008aaa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008aac:	b11b      	cbz	r3, 8008ab6 <pow+0xea>
 8008aae:	f7ff fb55 	bl	800815c <__errno>
 8008ab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ab4:	6003      	str	r3, [r0, #0]
 8008ab6:	ed9d 8b08 	vldr	d8, [sp, #32]
 8008aba:	eeb0 0a48 	vmov.f32	s0, s16
 8008abe:	eef0 0a68 	vmov.f32	s1, s17
 8008ac2:	b00d      	add	sp, #52	; 0x34
 8008ac4:	ecbd 8b04 	vpop	{d8-d9}
 8008ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008acc:	ec45 4b10 	vmov	d0, r4, r5
 8008ad0:	f000 feb5 	bl	800983e <finite>
 8008ad4:	2800      	cmp	r0, #0
 8008ad6:	d0f0      	beq.n	8008aba <pow+0xee>
 8008ad8:	4652      	mov	r2, sl
 8008ada:	465b      	mov	r3, fp
 8008adc:	4620      	mov	r0, r4
 8008ade:	4629      	mov	r1, r5
 8008ae0:	f7f8 f81c 	bl	8000b1c <__aeabi_dcmplt>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	d0e8      	beq.n	8008aba <pow+0xee>
 8008ae8:	2301      	movs	r3, #1
 8008aea:	9302      	str	r3, [sp, #8]
 8008aec:	4b67      	ldr	r3, [pc, #412]	; (8008c8c <pow+0x2c0>)
 8008aee:	9303      	str	r3, [sp, #12]
 8008af0:	f999 3000 	ldrsb.w	r3, [r9]
 8008af4:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8008af8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008afc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008b00:	b913      	cbnz	r3, 8008b08 <pow+0x13c>
 8008b02:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008b06:	e7a2      	b.n	8008a4e <pow+0x82>
 8008b08:	4962      	ldr	r1, [pc, #392]	; (8008c94 <pow+0x2c8>)
 8008b0a:	2000      	movs	r0, #0
 8008b0c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008b10:	2b02      	cmp	r3, #2
 8008b12:	d19c      	bne.n	8008a4e <pow+0x82>
 8008b14:	f7ff fb22 	bl	800815c <__errno>
 8008b18:	2321      	movs	r3, #33	; 0x21
 8008b1a:	6003      	str	r3, [r0, #0]
 8008b1c:	e7c5      	b.n	8008aaa <pow+0xde>
 8008b1e:	eeb0 0a48 	vmov.f32	s0, s16
 8008b22:	eef0 0a68 	vmov.f32	s1, s17
 8008b26:	f000 fe8a 	bl	800983e <finite>
 8008b2a:	9000      	str	r0, [sp, #0]
 8008b2c:	2800      	cmp	r0, #0
 8008b2e:	f040 8081 	bne.w	8008c34 <pow+0x268>
 8008b32:	ec47 6b10 	vmov	d0, r6, r7
 8008b36:	f000 fe82 	bl	800983e <finite>
 8008b3a:	2800      	cmp	r0, #0
 8008b3c:	d07a      	beq.n	8008c34 <pow+0x268>
 8008b3e:	ec45 4b10 	vmov	d0, r4, r5
 8008b42:	f000 fe7c 	bl	800983e <finite>
 8008b46:	2800      	cmp	r0, #0
 8008b48:	d074      	beq.n	8008c34 <pow+0x268>
 8008b4a:	ec53 2b18 	vmov	r2, r3, d8
 8008b4e:	ee18 0a10 	vmov	r0, s16
 8008b52:	4619      	mov	r1, r3
 8008b54:	f7f8 f80a 	bl	8000b6c <__aeabi_dcmpun>
 8008b58:	f999 9000 	ldrsb.w	r9, [r9]
 8008b5c:	4b4b      	ldr	r3, [pc, #300]	; (8008c8c <pow+0x2c0>)
 8008b5e:	b1b0      	cbz	r0, 8008b8e <pow+0x1c2>
 8008b60:	2201      	movs	r2, #1
 8008b62:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b66:	9b00      	ldr	r3, [sp, #0]
 8008b68:	930a      	str	r3, [sp, #40]	; 0x28
 8008b6a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008b6e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008b72:	f1b9 0f00 	cmp.w	r9, #0
 8008b76:	d0c4      	beq.n	8008b02 <pow+0x136>
 8008b78:	4652      	mov	r2, sl
 8008b7a:	465b      	mov	r3, fp
 8008b7c:	4650      	mov	r0, sl
 8008b7e:	4659      	mov	r1, fp
 8008b80:	f7f7 fe84 	bl	800088c <__aeabi_ddiv>
 8008b84:	f1b9 0f02 	cmp.w	r9, #2
 8008b88:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008b8c:	e7c1      	b.n	8008b12 <pow+0x146>
 8008b8e:	2203      	movs	r2, #3
 8008b90:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008b94:	900a      	str	r0, [sp, #40]	; 0x28
 8008b96:	4629      	mov	r1, r5
 8008b98:	4620      	mov	r0, r4
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	4b3e      	ldr	r3, [pc, #248]	; (8008c98 <pow+0x2cc>)
 8008b9e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008ba2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008ba6:	f7f7 fd47 	bl	8000638 <__aeabi_dmul>
 8008baa:	4604      	mov	r4, r0
 8008bac:	460d      	mov	r5, r1
 8008bae:	f1b9 0f00 	cmp.w	r9, #0
 8008bb2:	d124      	bne.n	8008bfe <pow+0x232>
 8008bb4:	4b39      	ldr	r3, [pc, #228]	; (8008c9c <pow+0x2d0>)
 8008bb6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008bba:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	4652      	mov	r2, sl
 8008bc2:	465b      	mov	r3, fp
 8008bc4:	4639      	mov	r1, r7
 8008bc6:	f7f7 ffa9 	bl	8000b1c <__aeabi_dcmplt>
 8008bca:	2800      	cmp	r0, #0
 8008bcc:	d056      	beq.n	8008c7c <pow+0x2b0>
 8008bce:	ec45 4b10 	vmov	d0, r4, r5
 8008bd2:	f000 fe49 	bl	8009868 <rint>
 8008bd6:	4622      	mov	r2, r4
 8008bd8:	462b      	mov	r3, r5
 8008bda:	ec51 0b10 	vmov	r0, r1, d0
 8008bde:	f7f7 ff93 	bl	8000b08 <__aeabi_dcmpeq>
 8008be2:	b920      	cbnz	r0, 8008bee <pow+0x222>
 8008be4:	4b2e      	ldr	r3, [pc, #184]	; (8008ca0 <pow+0x2d4>)
 8008be6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008bea:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008bee:	f998 3000 	ldrsb.w	r3, [r8]
 8008bf2:	2b02      	cmp	r3, #2
 8008bf4:	d142      	bne.n	8008c7c <pow+0x2b0>
 8008bf6:	f7ff fab1 	bl	800815c <__errno>
 8008bfa:	2322      	movs	r3, #34	; 0x22
 8008bfc:	e78d      	b.n	8008b1a <pow+0x14e>
 8008bfe:	4b29      	ldr	r3, [pc, #164]	; (8008ca4 <pow+0x2d8>)
 8008c00:	2200      	movs	r2, #0
 8008c02:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008c06:	4630      	mov	r0, r6
 8008c08:	4652      	mov	r2, sl
 8008c0a:	465b      	mov	r3, fp
 8008c0c:	4639      	mov	r1, r7
 8008c0e:	f7f7 ff85 	bl	8000b1c <__aeabi_dcmplt>
 8008c12:	2800      	cmp	r0, #0
 8008c14:	d0eb      	beq.n	8008bee <pow+0x222>
 8008c16:	ec45 4b10 	vmov	d0, r4, r5
 8008c1a:	f000 fe25 	bl	8009868 <rint>
 8008c1e:	4622      	mov	r2, r4
 8008c20:	462b      	mov	r3, r5
 8008c22:	ec51 0b10 	vmov	r0, r1, d0
 8008c26:	f7f7 ff6f 	bl	8000b08 <__aeabi_dcmpeq>
 8008c2a:	2800      	cmp	r0, #0
 8008c2c:	d1df      	bne.n	8008bee <pow+0x222>
 8008c2e:	2200      	movs	r2, #0
 8008c30:	4b18      	ldr	r3, [pc, #96]	; (8008c94 <pow+0x2c8>)
 8008c32:	e7da      	b.n	8008bea <pow+0x21e>
 8008c34:	2200      	movs	r2, #0
 8008c36:	2300      	movs	r3, #0
 8008c38:	ec51 0b18 	vmov	r0, r1, d8
 8008c3c:	f7f7 ff64 	bl	8000b08 <__aeabi_dcmpeq>
 8008c40:	2800      	cmp	r0, #0
 8008c42:	f43f af3a 	beq.w	8008aba <pow+0xee>
 8008c46:	ec47 6b10 	vmov	d0, r6, r7
 8008c4a:	f000 fdf8 	bl	800983e <finite>
 8008c4e:	2800      	cmp	r0, #0
 8008c50:	f43f af33 	beq.w	8008aba <pow+0xee>
 8008c54:	ec45 4b10 	vmov	d0, r4, r5
 8008c58:	f000 fdf1 	bl	800983e <finite>
 8008c5c:	2800      	cmp	r0, #0
 8008c5e:	f43f af2c 	beq.w	8008aba <pow+0xee>
 8008c62:	2304      	movs	r3, #4
 8008c64:	9302      	str	r3, [sp, #8]
 8008c66:	4b09      	ldr	r3, [pc, #36]	; (8008c8c <pow+0x2c0>)
 8008c68:	9303      	str	r3, [sp, #12]
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	930a      	str	r3, [sp, #40]	; 0x28
 8008c6e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008c72:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008c76:	ed8d 9b08 	vstr	d9, [sp, #32]
 8008c7a:	e7b8      	b.n	8008bee <pow+0x222>
 8008c7c:	a802      	add	r0, sp, #8
 8008c7e:	f000 fde6 	bl	800984e <matherr>
 8008c82:	2800      	cmp	r0, #0
 8008c84:	f47f af11 	bne.w	8008aaa <pow+0xde>
 8008c88:	e7b5      	b.n	8008bf6 <pow+0x22a>
 8008c8a:	bf00      	nop
 8008c8c:	0800a113 	.word	0x0800a113
 8008c90:	3ff00000 	.word	0x3ff00000
 8008c94:	fff00000 	.word	0xfff00000
 8008c98:	3fe00000 	.word	0x3fe00000
 8008c9c:	47efffff 	.word	0x47efffff
 8008ca0:	c7efffff 	.word	0xc7efffff
 8008ca4:	7ff00000 	.word	0x7ff00000
 8008ca8:	200009e4 	.word	0x200009e4
 8008cac:	00000000 	.word	0x00000000

08008cb0 <__ieee754_pow>:
 8008cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb4:	b091      	sub	sp, #68	; 0x44
 8008cb6:	ed8d 1b00 	vstr	d1, [sp]
 8008cba:	e9dd 2900 	ldrd	r2, r9, [sp]
 8008cbe:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8008cc2:	ea58 0302 	orrs.w	r3, r8, r2
 8008cc6:	ec57 6b10 	vmov	r6, r7, d0
 8008cca:	f000 84be 	beq.w	800964a <__ieee754_pow+0x99a>
 8008cce:	4b7a      	ldr	r3, [pc, #488]	; (8008eb8 <__ieee754_pow+0x208>)
 8008cd0:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8008cd4:	429c      	cmp	r4, r3
 8008cd6:	463d      	mov	r5, r7
 8008cd8:	ee10 aa10 	vmov	sl, s0
 8008cdc:	dc09      	bgt.n	8008cf2 <__ieee754_pow+0x42>
 8008cde:	d103      	bne.n	8008ce8 <__ieee754_pow+0x38>
 8008ce0:	b93e      	cbnz	r6, 8008cf2 <__ieee754_pow+0x42>
 8008ce2:	45a0      	cmp	r8, r4
 8008ce4:	dc0d      	bgt.n	8008d02 <__ieee754_pow+0x52>
 8008ce6:	e001      	b.n	8008cec <__ieee754_pow+0x3c>
 8008ce8:	4598      	cmp	r8, r3
 8008cea:	dc02      	bgt.n	8008cf2 <__ieee754_pow+0x42>
 8008cec:	4598      	cmp	r8, r3
 8008cee:	d10e      	bne.n	8008d0e <__ieee754_pow+0x5e>
 8008cf0:	b16a      	cbz	r2, 8008d0e <__ieee754_pow+0x5e>
 8008cf2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008cf6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008cfa:	ea54 030a 	orrs.w	r3, r4, sl
 8008cfe:	f000 84a4 	beq.w	800964a <__ieee754_pow+0x99a>
 8008d02:	486e      	ldr	r0, [pc, #440]	; (8008ebc <__ieee754_pow+0x20c>)
 8008d04:	b011      	add	sp, #68	; 0x44
 8008d06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d0a:	f000 bda5 	b.w	8009858 <nan>
 8008d0e:	2d00      	cmp	r5, #0
 8008d10:	da53      	bge.n	8008dba <__ieee754_pow+0x10a>
 8008d12:	4b6b      	ldr	r3, [pc, #428]	; (8008ec0 <__ieee754_pow+0x210>)
 8008d14:	4598      	cmp	r8, r3
 8008d16:	dc4d      	bgt.n	8008db4 <__ieee754_pow+0x104>
 8008d18:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8008d1c:	4598      	cmp	r8, r3
 8008d1e:	dd4c      	ble.n	8008dba <__ieee754_pow+0x10a>
 8008d20:	ea4f 5328 	mov.w	r3, r8, asr #20
 8008d24:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008d28:	2b14      	cmp	r3, #20
 8008d2a:	dd26      	ble.n	8008d7a <__ieee754_pow+0xca>
 8008d2c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8008d30:	fa22 f103 	lsr.w	r1, r2, r3
 8008d34:	fa01 f303 	lsl.w	r3, r1, r3
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d13e      	bne.n	8008dba <__ieee754_pow+0x10a>
 8008d3c:	f001 0101 	and.w	r1, r1, #1
 8008d40:	f1c1 0b02 	rsb	fp, r1, #2
 8008d44:	2a00      	cmp	r2, #0
 8008d46:	d15b      	bne.n	8008e00 <__ieee754_pow+0x150>
 8008d48:	4b5b      	ldr	r3, [pc, #364]	; (8008eb8 <__ieee754_pow+0x208>)
 8008d4a:	4598      	cmp	r8, r3
 8008d4c:	d124      	bne.n	8008d98 <__ieee754_pow+0xe8>
 8008d4e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8008d52:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8008d56:	ea53 030a 	orrs.w	r3, r3, sl
 8008d5a:	f000 8476 	beq.w	800964a <__ieee754_pow+0x99a>
 8008d5e:	4b59      	ldr	r3, [pc, #356]	; (8008ec4 <__ieee754_pow+0x214>)
 8008d60:	429c      	cmp	r4, r3
 8008d62:	dd2d      	ble.n	8008dc0 <__ieee754_pow+0x110>
 8008d64:	f1b9 0f00 	cmp.w	r9, #0
 8008d68:	f280 8473 	bge.w	8009652 <__ieee754_pow+0x9a2>
 8008d6c:	2000      	movs	r0, #0
 8008d6e:	2100      	movs	r1, #0
 8008d70:	ec41 0b10 	vmov	d0, r0, r1
 8008d74:	b011      	add	sp, #68	; 0x44
 8008d76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d7a:	2a00      	cmp	r2, #0
 8008d7c:	d13e      	bne.n	8008dfc <__ieee754_pow+0x14c>
 8008d7e:	f1c3 0314 	rsb	r3, r3, #20
 8008d82:	fa48 f103 	asr.w	r1, r8, r3
 8008d86:	fa01 f303 	lsl.w	r3, r1, r3
 8008d8a:	4543      	cmp	r3, r8
 8008d8c:	f040 8469 	bne.w	8009662 <__ieee754_pow+0x9b2>
 8008d90:	f001 0101 	and.w	r1, r1, #1
 8008d94:	f1c1 0b02 	rsb	fp, r1, #2
 8008d98:	4b4b      	ldr	r3, [pc, #300]	; (8008ec8 <__ieee754_pow+0x218>)
 8008d9a:	4598      	cmp	r8, r3
 8008d9c:	d118      	bne.n	8008dd0 <__ieee754_pow+0x120>
 8008d9e:	f1b9 0f00 	cmp.w	r9, #0
 8008da2:	f280 845a 	bge.w	800965a <__ieee754_pow+0x9aa>
 8008da6:	4948      	ldr	r1, [pc, #288]	; (8008ec8 <__ieee754_pow+0x218>)
 8008da8:	4632      	mov	r2, r6
 8008daa:	463b      	mov	r3, r7
 8008dac:	2000      	movs	r0, #0
 8008dae:	f7f7 fd6d 	bl	800088c <__aeabi_ddiv>
 8008db2:	e7dd      	b.n	8008d70 <__ieee754_pow+0xc0>
 8008db4:	f04f 0b02 	mov.w	fp, #2
 8008db8:	e7c4      	b.n	8008d44 <__ieee754_pow+0x94>
 8008dba:	f04f 0b00 	mov.w	fp, #0
 8008dbe:	e7c1      	b.n	8008d44 <__ieee754_pow+0x94>
 8008dc0:	f1b9 0f00 	cmp.w	r9, #0
 8008dc4:	dad2      	bge.n	8008d6c <__ieee754_pow+0xbc>
 8008dc6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008dca:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008dce:	e7cf      	b.n	8008d70 <__ieee754_pow+0xc0>
 8008dd0:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8008dd4:	d106      	bne.n	8008de4 <__ieee754_pow+0x134>
 8008dd6:	4632      	mov	r2, r6
 8008dd8:	463b      	mov	r3, r7
 8008dda:	4610      	mov	r0, r2
 8008ddc:	4619      	mov	r1, r3
 8008dde:	f7f7 fc2b 	bl	8000638 <__aeabi_dmul>
 8008de2:	e7c5      	b.n	8008d70 <__ieee754_pow+0xc0>
 8008de4:	4b39      	ldr	r3, [pc, #228]	; (8008ecc <__ieee754_pow+0x21c>)
 8008de6:	4599      	cmp	r9, r3
 8008de8:	d10a      	bne.n	8008e00 <__ieee754_pow+0x150>
 8008dea:	2d00      	cmp	r5, #0
 8008dec:	db08      	blt.n	8008e00 <__ieee754_pow+0x150>
 8008dee:	ec47 6b10 	vmov	d0, r6, r7
 8008df2:	b011      	add	sp, #68	; 0x44
 8008df4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008df8:	f000 bc68 	b.w	80096cc <__ieee754_sqrt>
 8008dfc:	f04f 0b00 	mov.w	fp, #0
 8008e00:	ec47 6b10 	vmov	d0, r6, r7
 8008e04:	f000 fd12 	bl	800982c <fabs>
 8008e08:	ec51 0b10 	vmov	r0, r1, d0
 8008e0c:	f1ba 0f00 	cmp.w	sl, #0
 8008e10:	d127      	bne.n	8008e62 <__ieee754_pow+0x1b2>
 8008e12:	b124      	cbz	r4, 8008e1e <__ieee754_pow+0x16e>
 8008e14:	4b2c      	ldr	r3, [pc, #176]	; (8008ec8 <__ieee754_pow+0x218>)
 8008e16:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8008e1a:	429a      	cmp	r2, r3
 8008e1c:	d121      	bne.n	8008e62 <__ieee754_pow+0x1b2>
 8008e1e:	f1b9 0f00 	cmp.w	r9, #0
 8008e22:	da05      	bge.n	8008e30 <__ieee754_pow+0x180>
 8008e24:	4602      	mov	r2, r0
 8008e26:	460b      	mov	r3, r1
 8008e28:	2000      	movs	r0, #0
 8008e2a:	4927      	ldr	r1, [pc, #156]	; (8008ec8 <__ieee754_pow+0x218>)
 8008e2c:	f7f7 fd2e 	bl	800088c <__aeabi_ddiv>
 8008e30:	2d00      	cmp	r5, #0
 8008e32:	da9d      	bge.n	8008d70 <__ieee754_pow+0xc0>
 8008e34:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8008e38:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008e3c:	ea54 030b 	orrs.w	r3, r4, fp
 8008e40:	d108      	bne.n	8008e54 <__ieee754_pow+0x1a4>
 8008e42:	4602      	mov	r2, r0
 8008e44:	460b      	mov	r3, r1
 8008e46:	4610      	mov	r0, r2
 8008e48:	4619      	mov	r1, r3
 8008e4a:	f7f7 fa3d 	bl	80002c8 <__aeabi_dsub>
 8008e4e:	4602      	mov	r2, r0
 8008e50:	460b      	mov	r3, r1
 8008e52:	e7ac      	b.n	8008dae <__ieee754_pow+0xfe>
 8008e54:	f1bb 0f01 	cmp.w	fp, #1
 8008e58:	d18a      	bne.n	8008d70 <__ieee754_pow+0xc0>
 8008e5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008e5e:	4619      	mov	r1, r3
 8008e60:	e786      	b.n	8008d70 <__ieee754_pow+0xc0>
 8008e62:	0fed      	lsrs	r5, r5, #31
 8008e64:	1e6b      	subs	r3, r5, #1
 8008e66:	930d      	str	r3, [sp, #52]	; 0x34
 8008e68:	ea5b 0303 	orrs.w	r3, fp, r3
 8008e6c:	d102      	bne.n	8008e74 <__ieee754_pow+0x1c4>
 8008e6e:	4632      	mov	r2, r6
 8008e70:	463b      	mov	r3, r7
 8008e72:	e7e8      	b.n	8008e46 <__ieee754_pow+0x196>
 8008e74:	4b16      	ldr	r3, [pc, #88]	; (8008ed0 <__ieee754_pow+0x220>)
 8008e76:	4598      	cmp	r8, r3
 8008e78:	f340 80fe 	ble.w	8009078 <__ieee754_pow+0x3c8>
 8008e7c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008e80:	4598      	cmp	r8, r3
 8008e82:	dd0a      	ble.n	8008e9a <__ieee754_pow+0x1ea>
 8008e84:	4b0f      	ldr	r3, [pc, #60]	; (8008ec4 <__ieee754_pow+0x214>)
 8008e86:	429c      	cmp	r4, r3
 8008e88:	dc0d      	bgt.n	8008ea6 <__ieee754_pow+0x1f6>
 8008e8a:	f1b9 0f00 	cmp.w	r9, #0
 8008e8e:	f6bf af6d 	bge.w	8008d6c <__ieee754_pow+0xbc>
 8008e92:	a307      	add	r3, pc, #28	; (adr r3, 8008eb0 <__ieee754_pow+0x200>)
 8008e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e98:	e79f      	b.n	8008dda <__ieee754_pow+0x12a>
 8008e9a:	4b0e      	ldr	r3, [pc, #56]	; (8008ed4 <__ieee754_pow+0x224>)
 8008e9c:	429c      	cmp	r4, r3
 8008e9e:	ddf4      	ble.n	8008e8a <__ieee754_pow+0x1da>
 8008ea0:	4b09      	ldr	r3, [pc, #36]	; (8008ec8 <__ieee754_pow+0x218>)
 8008ea2:	429c      	cmp	r4, r3
 8008ea4:	dd18      	ble.n	8008ed8 <__ieee754_pow+0x228>
 8008ea6:	f1b9 0f00 	cmp.w	r9, #0
 8008eaa:	dcf2      	bgt.n	8008e92 <__ieee754_pow+0x1e2>
 8008eac:	e75e      	b.n	8008d6c <__ieee754_pow+0xbc>
 8008eae:	bf00      	nop
 8008eb0:	8800759c 	.word	0x8800759c
 8008eb4:	7e37e43c 	.word	0x7e37e43c
 8008eb8:	7ff00000 	.word	0x7ff00000
 8008ebc:	0800a0e5 	.word	0x0800a0e5
 8008ec0:	433fffff 	.word	0x433fffff
 8008ec4:	3fefffff 	.word	0x3fefffff
 8008ec8:	3ff00000 	.word	0x3ff00000
 8008ecc:	3fe00000 	.word	0x3fe00000
 8008ed0:	41e00000 	.word	0x41e00000
 8008ed4:	3feffffe 	.word	0x3feffffe
 8008ed8:	2200      	movs	r2, #0
 8008eda:	4b63      	ldr	r3, [pc, #396]	; (8009068 <__ieee754_pow+0x3b8>)
 8008edc:	f7f7 f9f4 	bl	80002c8 <__aeabi_dsub>
 8008ee0:	a355      	add	r3, pc, #340	; (adr r3, 8009038 <__ieee754_pow+0x388>)
 8008ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee6:	4604      	mov	r4, r0
 8008ee8:	460d      	mov	r5, r1
 8008eea:	f7f7 fba5 	bl	8000638 <__aeabi_dmul>
 8008eee:	a354      	add	r3, pc, #336	; (adr r3, 8009040 <__ieee754_pow+0x390>)
 8008ef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef4:	4606      	mov	r6, r0
 8008ef6:	460f      	mov	r7, r1
 8008ef8:	4620      	mov	r0, r4
 8008efa:	4629      	mov	r1, r5
 8008efc:	f7f7 fb9c 	bl	8000638 <__aeabi_dmul>
 8008f00:	2200      	movs	r2, #0
 8008f02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008f06:	4b59      	ldr	r3, [pc, #356]	; (800906c <__ieee754_pow+0x3bc>)
 8008f08:	4620      	mov	r0, r4
 8008f0a:	4629      	mov	r1, r5
 8008f0c:	f7f7 fb94 	bl	8000638 <__aeabi_dmul>
 8008f10:	4602      	mov	r2, r0
 8008f12:	460b      	mov	r3, r1
 8008f14:	a14c      	add	r1, pc, #304	; (adr r1, 8009048 <__ieee754_pow+0x398>)
 8008f16:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008f1a:	f7f7 f9d5 	bl	80002c8 <__aeabi_dsub>
 8008f1e:	4622      	mov	r2, r4
 8008f20:	462b      	mov	r3, r5
 8008f22:	f7f7 fb89 	bl	8000638 <__aeabi_dmul>
 8008f26:	4602      	mov	r2, r0
 8008f28:	460b      	mov	r3, r1
 8008f2a:	2000      	movs	r0, #0
 8008f2c:	4950      	ldr	r1, [pc, #320]	; (8009070 <__ieee754_pow+0x3c0>)
 8008f2e:	f7f7 f9cb 	bl	80002c8 <__aeabi_dsub>
 8008f32:	4622      	mov	r2, r4
 8008f34:	462b      	mov	r3, r5
 8008f36:	4680      	mov	r8, r0
 8008f38:	4689      	mov	r9, r1
 8008f3a:	4620      	mov	r0, r4
 8008f3c:	4629      	mov	r1, r5
 8008f3e:	f7f7 fb7b 	bl	8000638 <__aeabi_dmul>
 8008f42:	4602      	mov	r2, r0
 8008f44:	460b      	mov	r3, r1
 8008f46:	4640      	mov	r0, r8
 8008f48:	4649      	mov	r1, r9
 8008f4a:	f7f7 fb75 	bl	8000638 <__aeabi_dmul>
 8008f4e:	a340      	add	r3, pc, #256	; (adr r3, 8009050 <__ieee754_pow+0x3a0>)
 8008f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f54:	f7f7 fb70 	bl	8000638 <__aeabi_dmul>
 8008f58:	4602      	mov	r2, r0
 8008f5a:	460b      	mov	r3, r1
 8008f5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f60:	f7f7 f9b2 	bl	80002c8 <__aeabi_dsub>
 8008f64:	4602      	mov	r2, r0
 8008f66:	460b      	mov	r3, r1
 8008f68:	4604      	mov	r4, r0
 8008f6a:	460d      	mov	r5, r1
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	4639      	mov	r1, r7
 8008f70:	f7f7 f9ac 	bl	80002cc <__adddf3>
 8008f74:	2000      	movs	r0, #0
 8008f76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f7a:	4632      	mov	r2, r6
 8008f7c:	463b      	mov	r3, r7
 8008f7e:	f7f7 f9a3 	bl	80002c8 <__aeabi_dsub>
 8008f82:	4602      	mov	r2, r0
 8008f84:	460b      	mov	r3, r1
 8008f86:	4620      	mov	r0, r4
 8008f88:	4629      	mov	r1, r5
 8008f8a:	f7f7 f99d 	bl	80002c8 <__aeabi_dsub>
 8008f8e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008f90:	f10b 33ff 	add.w	r3, fp, #4294967295
 8008f94:	4313      	orrs	r3, r2
 8008f96:	4606      	mov	r6, r0
 8008f98:	460f      	mov	r7, r1
 8008f9a:	f040 81eb 	bne.w	8009374 <__ieee754_pow+0x6c4>
 8008f9e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8009058 <__ieee754_pow+0x3a8>
 8008fa2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8008fa6:	2400      	movs	r4, #0
 8008fa8:	4622      	mov	r2, r4
 8008faa:	462b      	mov	r3, r5
 8008fac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008fb0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008fb4:	f7f7 f988 	bl	80002c8 <__aeabi_dsub>
 8008fb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008fbc:	f7f7 fb3c 	bl	8000638 <__aeabi_dmul>
 8008fc0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008fc4:	4680      	mov	r8, r0
 8008fc6:	4689      	mov	r9, r1
 8008fc8:	4630      	mov	r0, r6
 8008fca:	4639      	mov	r1, r7
 8008fcc:	f7f7 fb34 	bl	8000638 <__aeabi_dmul>
 8008fd0:	4602      	mov	r2, r0
 8008fd2:	460b      	mov	r3, r1
 8008fd4:	4640      	mov	r0, r8
 8008fd6:	4649      	mov	r1, r9
 8008fd8:	f7f7 f978 	bl	80002cc <__adddf3>
 8008fdc:	4622      	mov	r2, r4
 8008fde:	462b      	mov	r3, r5
 8008fe0:	4680      	mov	r8, r0
 8008fe2:	4689      	mov	r9, r1
 8008fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fe8:	f7f7 fb26 	bl	8000638 <__aeabi_dmul>
 8008fec:	460b      	mov	r3, r1
 8008fee:	4604      	mov	r4, r0
 8008ff0:	460d      	mov	r5, r1
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	4649      	mov	r1, r9
 8008ff6:	4640      	mov	r0, r8
 8008ff8:	e9cd 4500 	strd	r4, r5, [sp]
 8008ffc:	f7f7 f966 	bl	80002cc <__adddf3>
 8009000:	4b1c      	ldr	r3, [pc, #112]	; (8009074 <__ieee754_pow+0x3c4>)
 8009002:	4299      	cmp	r1, r3
 8009004:	4606      	mov	r6, r0
 8009006:	460f      	mov	r7, r1
 8009008:	468b      	mov	fp, r1
 800900a:	f340 82f7 	ble.w	80095fc <__ieee754_pow+0x94c>
 800900e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009012:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009016:	4303      	orrs	r3, r0
 8009018:	f000 81ea 	beq.w	80093f0 <__ieee754_pow+0x740>
 800901c:	a310      	add	r3, pc, #64	; (adr r3, 8009060 <__ieee754_pow+0x3b0>)
 800901e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009022:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009026:	f7f7 fb07 	bl	8000638 <__aeabi_dmul>
 800902a:	a30d      	add	r3, pc, #52	; (adr r3, 8009060 <__ieee754_pow+0x3b0>)
 800902c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009030:	e6d5      	b.n	8008dde <__ieee754_pow+0x12e>
 8009032:	bf00      	nop
 8009034:	f3af 8000 	nop.w
 8009038:	60000000 	.word	0x60000000
 800903c:	3ff71547 	.word	0x3ff71547
 8009040:	f85ddf44 	.word	0xf85ddf44
 8009044:	3e54ae0b 	.word	0x3e54ae0b
 8009048:	55555555 	.word	0x55555555
 800904c:	3fd55555 	.word	0x3fd55555
 8009050:	652b82fe 	.word	0x652b82fe
 8009054:	3ff71547 	.word	0x3ff71547
 8009058:	00000000 	.word	0x00000000
 800905c:	bff00000 	.word	0xbff00000
 8009060:	8800759c 	.word	0x8800759c
 8009064:	7e37e43c 	.word	0x7e37e43c
 8009068:	3ff00000 	.word	0x3ff00000
 800906c:	3fd00000 	.word	0x3fd00000
 8009070:	3fe00000 	.word	0x3fe00000
 8009074:	408fffff 	.word	0x408fffff
 8009078:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800907c:	f04f 0200 	mov.w	r2, #0
 8009080:	da05      	bge.n	800908e <__ieee754_pow+0x3de>
 8009082:	4bd3      	ldr	r3, [pc, #844]	; (80093d0 <__ieee754_pow+0x720>)
 8009084:	f7f7 fad8 	bl	8000638 <__aeabi_dmul>
 8009088:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800908c:	460c      	mov	r4, r1
 800908e:	1523      	asrs	r3, r4, #20
 8009090:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009094:	4413      	add	r3, r2
 8009096:	9309      	str	r3, [sp, #36]	; 0x24
 8009098:	4bce      	ldr	r3, [pc, #824]	; (80093d4 <__ieee754_pow+0x724>)
 800909a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800909e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80090a2:	429c      	cmp	r4, r3
 80090a4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80090a8:	dd08      	ble.n	80090bc <__ieee754_pow+0x40c>
 80090aa:	4bcb      	ldr	r3, [pc, #812]	; (80093d8 <__ieee754_pow+0x728>)
 80090ac:	429c      	cmp	r4, r3
 80090ae:	f340 815e 	ble.w	800936e <__ieee754_pow+0x6be>
 80090b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090b4:	3301      	adds	r3, #1
 80090b6:	9309      	str	r3, [sp, #36]	; 0x24
 80090b8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80090bc:	f04f 0a00 	mov.w	sl, #0
 80090c0:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80090c4:	930c      	str	r3, [sp, #48]	; 0x30
 80090c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80090c8:	4bc4      	ldr	r3, [pc, #784]	; (80093dc <__ieee754_pow+0x72c>)
 80090ca:	4413      	add	r3, r2
 80090cc:	ed93 7b00 	vldr	d7, [r3]
 80090d0:	4629      	mov	r1, r5
 80090d2:	ec53 2b17 	vmov	r2, r3, d7
 80090d6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80090da:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80090de:	f7f7 f8f3 	bl	80002c8 <__aeabi_dsub>
 80090e2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80090e6:	4606      	mov	r6, r0
 80090e8:	460f      	mov	r7, r1
 80090ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80090ee:	f7f7 f8ed 	bl	80002cc <__adddf3>
 80090f2:	4602      	mov	r2, r0
 80090f4:	460b      	mov	r3, r1
 80090f6:	2000      	movs	r0, #0
 80090f8:	49b9      	ldr	r1, [pc, #740]	; (80093e0 <__ieee754_pow+0x730>)
 80090fa:	f7f7 fbc7 	bl	800088c <__aeabi_ddiv>
 80090fe:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009102:	4602      	mov	r2, r0
 8009104:	460b      	mov	r3, r1
 8009106:	4630      	mov	r0, r6
 8009108:	4639      	mov	r1, r7
 800910a:	f7f7 fa95 	bl	8000638 <__aeabi_dmul>
 800910e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009112:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009116:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800911a:	2300      	movs	r3, #0
 800911c:	9302      	str	r3, [sp, #8]
 800911e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009122:	106d      	asrs	r5, r5, #1
 8009124:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009128:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800912c:	2200      	movs	r2, #0
 800912e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009132:	4640      	mov	r0, r8
 8009134:	4649      	mov	r1, r9
 8009136:	4614      	mov	r4, r2
 8009138:	461d      	mov	r5, r3
 800913a:	f7f7 fa7d 	bl	8000638 <__aeabi_dmul>
 800913e:	4602      	mov	r2, r0
 8009140:	460b      	mov	r3, r1
 8009142:	4630      	mov	r0, r6
 8009144:	4639      	mov	r1, r7
 8009146:	f7f7 f8bf 	bl	80002c8 <__aeabi_dsub>
 800914a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800914e:	4606      	mov	r6, r0
 8009150:	460f      	mov	r7, r1
 8009152:	4620      	mov	r0, r4
 8009154:	4629      	mov	r1, r5
 8009156:	f7f7 f8b7 	bl	80002c8 <__aeabi_dsub>
 800915a:	4602      	mov	r2, r0
 800915c:	460b      	mov	r3, r1
 800915e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009162:	f7f7 f8b1 	bl	80002c8 <__aeabi_dsub>
 8009166:	4642      	mov	r2, r8
 8009168:	464b      	mov	r3, r9
 800916a:	f7f7 fa65 	bl	8000638 <__aeabi_dmul>
 800916e:	4602      	mov	r2, r0
 8009170:	460b      	mov	r3, r1
 8009172:	4630      	mov	r0, r6
 8009174:	4639      	mov	r1, r7
 8009176:	f7f7 f8a7 	bl	80002c8 <__aeabi_dsub>
 800917a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800917e:	f7f7 fa5b 	bl	8000638 <__aeabi_dmul>
 8009182:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009186:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800918a:	4610      	mov	r0, r2
 800918c:	4619      	mov	r1, r3
 800918e:	f7f7 fa53 	bl	8000638 <__aeabi_dmul>
 8009192:	a37b      	add	r3, pc, #492	; (adr r3, 8009380 <__ieee754_pow+0x6d0>)
 8009194:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009198:	4604      	mov	r4, r0
 800919a:	460d      	mov	r5, r1
 800919c:	f7f7 fa4c 	bl	8000638 <__aeabi_dmul>
 80091a0:	a379      	add	r3, pc, #484	; (adr r3, 8009388 <__ieee754_pow+0x6d8>)
 80091a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a6:	f7f7 f891 	bl	80002cc <__adddf3>
 80091aa:	4622      	mov	r2, r4
 80091ac:	462b      	mov	r3, r5
 80091ae:	f7f7 fa43 	bl	8000638 <__aeabi_dmul>
 80091b2:	a377      	add	r3, pc, #476	; (adr r3, 8009390 <__ieee754_pow+0x6e0>)
 80091b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091b8:	f7f7 f888 	bl	80002cc <__adddf3>
 80091bc:	4622      	mov	r2, r4
 80091be:	462b      	mov	r3, r5
 80091c0:	f7f7 fa3a 	bl	8000638 <__aeabi_dmul>
 80091c4:	a374      	add	r3, pc, #464	; (adr r3, 8009398 <__ieee754_pow+0x6e8>)
 80091c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ca:	f7f7 f87f 	bl	80002cc <__adddf3>
 80091ce:	4622      	mov	r2, r4
 80091d0:	462b      	mov	r3, r5
 80091d2:	f7f7 fa31 	bl	8000638 <__aeabi_dmul>
 80091d6:	a372      	add	r3, pc, #456	; (adr r3, 80093a0 <__ieee754_pow+0x6f0>)
 80091d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091dc:	f7f7 f876 	bl	80002cc <__adddf3>
 80091e0:	4622      	mov	r2, r4
 80091e2:	462b      	mov	r3, r5
 80091e4:	f7f7 fa28 	bl	8000638 <__aeabi_dmul>
 80091e8:	a36f      	add	r3, pc, #444	; (adr r3, 80093a8 <__ieee754_pow+0x6f8>)
 80091ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ee:	f7f7 f86d 	bl	80002cc <__adddf3>
 80091f2:	4622      	mov	r2, r4
 80091f4:	4606      	mov	r6, r0
 80091f6:	460f      	mov	r7, r1
 80091f8:	462b      	mov	r3, r5
 80091fa:	4620      	mov	r0, r4
 80091fc:	4629      	mov	r1, r5
 80091fe:	f7f7 fa1b 	bl	8000638 <__aeabi_dmul>
 8009202:	4602      	mov	r2, r0
 8009204:	460b      	mov	r3, r1
 8009206:	4630      	mov	r0, r6
 8009208:	4639      	mov	r1, r7
 800920a:	f7f7 fa15 	bl	8000638 <__aeabi_dmul>
 800920e:	4642      	mov	r2, r8
 8009210:	4604      	mov	r4, r0
 8009212:	460d      	mov	r5, r1
 8009214:	464b      	mov	r3, r9
 8009216:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800921a:	f7f7 f857 	bl	80002cc <__adddf3>
 800921e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009222:	f7f7 fa09 	bl	8000638 <__aeabi_dmul>
 8009226:	4622      	mov	r2, r4
 8009228:	462b      	mov	r3, r5
 800922a:	f7f7 f84f 	bl	80002cc <__adddf3>
 800922e:	4642      	mov	r2, r8
 8009230:	4606      	mov	r6, r0
 8009232:	460f      	mov	r7, r1
 8009234:	464b      	mov	r3, r9
 8009236:	4640      	mov	r0, r8
 8009238:	4649      	mov	r1, r9
 800923a:	f7f7 f9fd 	bl	8000638 <__aeabi_dmul>
 800923e:	2200      	movs	r2, #0
 8009240:	4b68      	ldr	r3, [pc, #416]	; (80093e4 <__ieee754_pow+0x734>)
 8009242:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009246:	f7f7 f841 	bl	80002cc <__adddf3>
 800924a:	4632      	mov	r2, r6
 800924c:	463b      	mov	r3, r7
 800924e:	f7f7 f83d 	bl	80002cc <__adddf3>
 8009252:	9802      	ldr	r0, [sp, #8]
 8009254:	460d      	mov	r5, r1
 8009256:	4604      	mov	r4, r0
 8009258:	4602      	mov	r2, r0
 800925a:	460b      	mov	r3, r1
 800925c:	4640      	mov	r0, r8
 800925e:	4649      	mov	r1, r9
 8009260:	f7f7 f9ea 	bl	8000638 <__aeabi_dmul>
 8009264:	2200      	movs	r2, #0
 8009266:	4680      	mov	r8, r0
 8009268:	4689      	mov	r9, r1
 800926a:	4b5e      	ldr	r3, [pc, #376]	; (80093e4 <__ieee754_pow+0x734>)
 800926c:	4620      	mov	r0, r4
 800926e:	4629      	mov	r1, r5
 8009270:	f7f7 f82a 	bl	80002c8 <__aeabi_dsub>
 8009274:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009278:	f7f7 f826 	bl	80002c8 <__aeabi_dsub>
 800927c:	4602      	mov	r2, r0
 800927e:	460b      	mov	r3, r1
 8009280:	4630      	mov	r0, r6
 8009282:	4639      	mov	r1, r7
 8009284:	f7f7 f820 	bl	80002c8 <__aeabi_dsub>
 8009288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800928c:	f7f7 f9d4 	bl	8000638 <__aeabi_dmul>
 8009290:	4622      	mov	r2, r4
 8009292:	4606      	mov	r6, r0
 8009294:	460f      	mov	r7, r1
 8009296:	462b      	mov	r3, r5
 8009298:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800929c:	f7f7 f9cc 	bl	8000638 <__aeabi_dmul>
 80092a0:	4602      	mov	r2, r0
 80092a2:	460b      	mov	r3, r1
 80092a4:	4630      	mov	r0, r6
 80092a6:	4639      	mov	r1, r7
 80092a8:	f7f7 f810 	bl	80002cc <__adddf3>
 80092ac:	4606      	mov	r6, r0
 80092ae:	460f      	mov	r7, r1
 80092b0:	4602      	mov	r2, r0
 80092b2:	460b      	mov	r3, r1
 80092b4:	4640      	mov	r0, r8
 80092b6:	4649      	mov	r1, r9
 80092b8:	f7f7 f808 	bl	80002cc <__adddf3>
 80092bc:	9802      	ldr	r0, [sp, #8]
 80092be:	a33c      	add	r3, pc, #240	; (adr r3, 80093b0 <__ieee754_pow+0x700>)
 80092c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c4:	4604      	mov	r4, r0
 80092c6:	460d      	mov	r5, r1
 80092c8:	f7f7 f9b6 	bl	8000638 <__aeabi_dmul>
 80092cc:	4642      	mov	r2, r8
 80092ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80092d2:	464b      	mov	r3, r9
 80092d4:	4620      	mov	r0, r4
 80092d6:	4629      	mov	r1, r5
 80092d8:	f7f6 fff6 	bl	80002c8 <__aeabi_dsub>
 80092dc:	4602      	mov	r2, r0
 80092de:	460b      	mov	r3, r1
 80092e0:	4630      	mov	r0, r6
 80092e2:	4639      	mov	r1, r7
 80092e4:	f7f6 fff0 	bl	80002c8 <__aeabi_dsub>
 80092e8:	a333      	add	r3, pc, #204	; (adr r3, 80093b8 <__ieee754_pow+0x708>)
 80092ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092ee:	f7f7 f9a3 	bl	8000638 <__aeabi_dmul>
 80092f2:	a333      	add	r3, pc, #204	; (adr r3, 80093c0 <__ieee754_pow+0x710>)
 80092f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092f8:	4606      	mov	r6, r0
 80092fa:	460f      	mov	r7, r1
 80092fc:	4620      	mov	r0, r4
 80092fe:	4629      	mov	r1, r5
 8009300:	f7f7 f99a 	bl	8000638 <__aeabi_dmul>
 8009304:	4602      	mov	r2, r0
 8009306:	460b      	mov	r3, r1
 8009308:	4630      	mov	r0, r6
 800930a:	4639      	mov	r1, r7
 800930c:	f7f6 ffde 	bl	80002cc <__adddf3>
 8009310:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009312:	4b35      	ldr	r3, [pc, #212]	; (80093e8 <__ieee754_pow+0x738>)
 8009314:	4413      	add	r3, r2
 8009316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931a:	f7f6 ffd7 	bl	80002cc <__adddf3>
 800931e:	4604      	mov	r4, r0
 8009320:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009322:	460d      	mov	r5, r1
 8009324:	f7f7 f91e 	bl	8000564 <__aeabi_i2d>
 8009328:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800932a:	4b30      	ldr	r3, [pc, #192]	; (80093ec <__ieee754_pow+0x73c>)
 800932c:	4413      	add	r3, r2
 800932e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009332:	4606      	mov	r6, r0
 8009334:	460f      	mov	r7, r1
 8009336:	4622      	mov	r2, r4
 8009338:	462b      	mov	r3, r5
 800933a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800933e:	f7f6 ffc5 	bl	80002cc <__adddf3>
 8009342:	4642      	mov	r2, r8
 8009344:	464b      	mov	r3, r9
 8009346:	f7f6 ffc1 	bl	80002cc <__adddf3>
 800934a:	4632      	mov	r2, r6
 800934c:	463b      	mov	r3, r7
 800934e:	f7f6 ffbd 	bl	80002cc <__adddf3>
 8009352:	9802      	ldr	r0, [sp, #8]
 8009354:	4632      	mov	r2, r6
 8009356:	463b      	mov	r3, r7
 8009358:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800935c:	f7f6 ffb4 	bl	80002c8 <__aeabi_dsub>
 8009360:	4642      	mov	r2, r8
 8009362:	464b      	mov	r3, r9
 8009364:	f7f6 ffb0 	bl	80002c8 <__aeabi_dsub>
 8009368:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800936c:	e607      	b.n	8008f7e <__ieee754_pow+0x2ce>
 800936e:	f04f 0a01 	mov.w	sl, #1
 8009372:	e6a5      	b.n	80090c0 <__ieee754_pow+0x410>
 8009374:	ed9f 7b14 	vldr	d7, [pc, #80]	; 80093c8 <__ieee754_pow+0x718>
 8009378:	e613      	b.n	8008fa2 <__ieee754_pow+0x2f2>
 800937a:	bf00      	nop
 800937c:	f3af 8000 	nop.w
 8009380:	4a454eef 	.word	0x4a454eef
 8009384:	3fca7e28 	.word	0x3fca7e28
 8009388:	93c9db65 	.word	0x93c9db65
 800938c:	3fcd864a 	.word	0x3fcd864a
 8009390:	a91d4101 	.word	0xa91d4101
 8009394:	3fd17460 	.word	0x3fd17460
 8009398:	518f264d 	.word	0x518f264d
 800939c:	3fd55555 	.word	0x3fd55555
 80093a0:	db6fabff 	.word	0xdb6fabff
 80093a4:	3fdb6db6 	.word	0x3fdb6db6
 80093a8:	33333303 	.word	0x33333303
 80093ac:	3fe33333 	.word	0x3fe33333
 80093b0:	e0000000 	.word	0xe0000000
 80093b4:	3feec709 	.word	0x3feec709
 80093b8:	dc3a03fd 	.word	0xdc3a03fd
 80093bc:	3feec709 	.word	0x3feec709
 80093c0:	145b01f5 	.word	0x145b01f5
 80093c4:	be3e2fe0 	.word	0xbe3e2fe0
 80093c8:	00000000 	.word	0x00000000
 80093cc:	3ff00000 	.word	0x3ff00000
 80093d0:	43400000 	.word	0x43400000
 80093d4:	0003988e 	.word	0x0003988e
 80093d8:	000bb679 	.word	0x000bb679
 80093dc:	0800a118 	.word	0x0800a118
 80093e0:	3ff00000 	.word	0x3ff00000
 80093e4:	40080000 	.word	0x40080000
 80093e8:	0800a138 	.word	0x0800a138
 80093ec:	0800a128 	.word	0x0800a128
 80093f0:	a3b4      	add	r3, pc, #720	; (adr r3, 80096c4 <__ieee754_pow+0xa14>)
 80093f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f6:	4640      	mov	r0, r8
 80093f8:	4649      	mov	r1, r9
 80093fa:	f7f6 ff67 	bl	80002cc <__adddf3>
 80093fe:	4622      	mov	r2, r4
 8009400:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009404:	462b      	mov	r3, r5
 8009406:	4630      	mov	r0, r6
 8009408:	4639      	mov	r1, r7
 800940a:	f7f6 ff5d 	bl	80002c8 <__aeabi_dsub>
 800940e:	4602      	mov	r2, r0
 8009410:	460b      	mov	r3, r1
 8009412:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009416:	f7f7 fb9f 	bl	8000b58 <__aeabi_dcmpgt>
 800941a:	2800      	cmp	r0, #0
 800941c:	f47f adfe 	bne.w	800901c <__ieee754_pow+0x36c>
 8009420:	4aa3      	ldr	r2, [pc, #652]	; (80096b0 <__ieee754_pow+0xa00>)
 8009422:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009426:	4293      	cmp	r3, r2
 8009428:	f340 810a 	ble.w	8009640 <__ieee754_pow+0x990>
 800942c:	151b      	asrs	r3, r3, #20
 800942e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009432:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009436:	fa4a f303 	asr.w	r3, sl, r3
 800943a:	445b      	add	r3, fp
 800943c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009440:	4e9c      	ldr	r6, [pc, #624]	; (80096b4 <__ieee754_pow+0xa04>)
 8009442:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009446:	4116      	asrs	r6, r2
 8009448:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800944c:	2000      	movs	r0, #0
 800944e:	ea23 0106 	bic.w	r1, r3, r6
 8009452:	f1c2 0214 	rsb	r2, r2, #20
 8009456:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800945a:	fa4a fa02 	asr.w	sl, sl, r2
 800945e:	f1bb 0f00 	cmp.w	fp, #0
 8009462:	4602      	mov	r2, r0
 8009464:	460b      	mov	r3, r1
 8009466:	4620      	mov	r0, r4
 8009468:	4629      	mov	r1, r5
 800946a:	bfb8      	it	lt
 800946c:	f1ca 0a00 	rsblt	sl, sl, #0
 8009470:	f7f6 ff2a 	bl	80002c8 <__aeabi_dsub>
 8009474:	e9cd 0100 	strd	r0, r1, [sp]
 8009478:	4642      	mov	r2, r8
 800947a:	464b      	mov	r3, r9
 800947c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009480:	f7f6 ff24 	bl	80002cc <__adddf3>
 8009484:	2000      	movs	r0, #0
 8009486:	a378      	add	r3, pc, #480	; (adr r3, 8009668 <__ieee754_pow+0x9b8>)
 8009488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800948c:	4604      	mov	r4, r0
 800948e:	460d      	mov	r5, r1
 8009490:	f7f7 f8d2 	bl	8000638 <__aeabi_dmul>
 8009494:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009498:	4606      	mov	r6, r0
 800949a:	460f      	mov	r7, r1
 800949c:	4620      	mov	r0, r4
 800949e:	4629      	mov	r1, r5
 80094a0:	f7f6 ff12 	bl	80002c8 <__aeabi_dsub>
 80094a4:	4602      	mov	r2, r0
 80094a6:	460b      	mov	r3, r1
 80094a8:	4640      	mov	r0, r8
 80094aa:	4649      	mov	r1, r9
 80094ac:	f7f6 ff0c 	bl	80002c8 <__aeabi_dsub>
 80094b0:	a36f      	add	r3, pc, #444	; (adr r3, 8009670 <__ieee754_pow+0x9c0>)
 80094b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b6:	f7f7 f8bf 	bl	8000638 <__aeabi_dmul>
 80094ba:	a36f      	add	r3, pc, #444	; (adr r3, 8009678 <__ieee754_pow+0x9c8>)
 80094bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094c0:	4680      	mov	r8, r0
 80094c2:	4689      	mov	r9, r1
 80094c4:	4620      	mov	r0, r4
 80094c6:	4629      	mov	r1, r5
 80094c8:	f7f7 f8b6 	bl	8000638 <__aeabi_dmul>
 80094cc:	4602      	mov	r2, r0
 80094ce:	460b      	mov	r3, r1
 80094d0:	4640      	mov	r0, r8
 80094d2:	4649      	mov	r1, r9
 80094d4:	f7f6 fefa 	bl	80002cc <__adddf3>
 80094d8:	4604      	mov	r4, r0
 80094da:	460d      	mov	r5, r1
 80094dc:	4602      	mov	r2, r0
 80094de:	460b      	mov	r3, r1
 80094e0:	4630      	mov	r0, r6
 80094e2:	4639      	mov	r1, r7
 80094e4:	f7f6 fef2 	bl	80002cc <__adddf3>
 80094e8:	4632      	mov	r2, r6
 80094ea:	463b      	mov	r3, r7
 80094ec:	4680      	mov	r8, r0
 80094ee:	4689      	mov	r9, r1
 80094f0:	f7f6 feea 	bl	80002c8 <__aeabi_dsub>
 80094f4:	4602      	mov	r2, r0
 80094f6:	460b      	mov	r3, r1
 80094f8:	4620      	mov	r0, r4
 80094fa:	4629      	mov	r1, r5
 80094fc:	f7f6 fee4 	bl	80002c8 <__aeabi_dsub>
 8009500:	4642      	mov	r2, r8
 8009502:	4606      	mov	r6, r0
 8009504:	460f      	mov	r7, r1
 8009506:	464b      	mov	r3, r9
 8009508:	4640      	mov	r0, r8
 800950a:	4649      	mov	r1, r9
 800950c:	f7f7 f894 	bl	8000638 <__aeabi_dmul>
 8009510:	a35b      	add	r3, pc, #364	; (adr r3, 8009680 <__ieee754_pow+0x9d0>)
 8009512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009516:	4604      	mov	r4, r0
 8009518:	460d      	mov	r5, r1
 800951a:	f7f7 f88d 	bl	8000638 <__aeabi_dmul>
 800951e:	a35a      	add	r3, pc, #360	; (adr r3, 8009688 <__ieee754_pow+0x9d8>)
 8009520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009524:	f7f6 fed0 	bl	80002c8 <__aeabi_dsub>
 8009528:	4622      	mov	r2, r4
 800952a:	462b      	mov	r3, r5
 800952c:	f7f7 f884 	bl	8000638 <__aeabi_dmul>
 8009530:	a357      	add	r3, pc, #348	; (adr r3, 8009690 <__ieee754_pow+0x9e0>)
 8009532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009536:	f7f6 fec9 	bl	80002cc <__adddf3>
 800953a:	4622      	mov	r2, r4
 800953c:	462b      	mov	r3, r5
 800953e:	f7f7 f87b 	bl	8000638 <__aeabi_dmul>
 8009542:	a355      	add	r3, pc, #340	; (adr r3, 8009698 <__ieee754_pow+0x9e8>)
 8009544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009548:	f7f6 febe 	bl	80002c8 <__aeabi_dsub>
 800954c:	4622      	mov	r2, r4
 800954e:	462b      	mov	r3, r5
 8009550:	f7f7 f872 	bl	8000638 <__aeabi_dmul>
 8009554:	a352      	add	r3, pc, #328	; (adr r3, 80096a0 <__ieee754_pow+0x9f0>)
 8009556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955a:	f7f6 feb7 	bl	80002cc <__adddf3>
 800955e:	4622      	mov	r2, r4
 8009560:	462b      	mov	r3, r5
 8009562:	f7f7 f869 	bl	8000638 <__aeabi_dmul>
 8009566:	4602      	mov	r2, r0
 8009568:	460b      	mov	r3, r1
 800956a:	4640      	mov	r0, r8
 800956c:	4649      	mov	r1, r9
 800956e:	f7f6 feab 	bl	80002c8 <__aeabi_dsub>
 8009572:	4604      	mov	r4, r0
 8009574:	460d      	mov	r5, r1
 8009576:	4602      	mov	r2, r0
 8009578:	460b      	mov	r3, r1
 800957a:	4640      	mov	r0, r8
 800957c:	4649      	mov	r1, r9
 800957e:	f7f7 f85b 	bl	8000638 <__aeabi_dmul>
 8009582:	2200      	movs	r2, #0
 8009584:	e9cd 0100 	strd	r0, r1, [sp]
 8009588:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800958c:	4620      	mov	r0, r4
 800958e:	4629      	mov	r1, r5
 8009590:	f7f6 fe9a 	bl	80002c8 <__aeabi_dsub>
 8009594:	4602      	mov	r2, r0
 8009596:	460b      	mov	r3, r1
 8009598:	e9dd 0100 	ldrd	r0, r1, [sp]
 800959c:	f7f7 f976 	bl	800088c <__aeabi_ddiv>
 80095a0:	4632      	mov	r2, r6
 80095a2:	4604      	mov	r4, r0
 80095a4:	460d      	mov	r5, r1
 80095a6:	463b      	mov	r3, r7
 80095a8:	4640      	mov	r0, r8
 80095aa:	4649      	mov	r1, r9
 80095ac:	f7f7 f844 	bl	8000638 <__aeabi_dmul>
 80095b0:	4632      	mov	r2, r6
 80095b2:	463b      	mov	r3, r7
 80095b4:	f7f6 fe8a 	bl	80002cc <__adddf3>
 80095b8:	4602      	mov	r2, r0
 80095ba:	460b      	mov	r3, r1
 80095bc:	4620      	mov	r0, r4
 80095be:	4629      	mov	r1, r5
 80095c0:	f7f6 fe82 	bl	80002c8 <__aeabi_dsub>
 80095c4:	4642      	mov	r2, r8
 80095c6:	464b      	mov	r3, r9
 80095c8:	f7f6 fe7e 	bl	80002c8 <__aeabi_dsub>
 80095cc:	4602      	mov	r2, r0
 80095ce:	460b      	mov	r3, r1
 80095d0:	2000      	movs	r0, #0
 80095d2:	4939      	ldr	r1, [pc, #228]	; (80096b8 <__ieee754_pow+0xa08>)
 80095d4:	f7f6 fe78 	bl	80002c8 <__aeabi_dsub>
 80095d8:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 80095dc:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80095e0:	4602      	mov	r2, r0
 80095e2:	460b      	mov	r3, r1
 80095e4:	da2f      	bge.n	8009646 <__ieee754_pow+0x996>
 80095e6:	4650      	mov	r0, sl
 80095e8:	ec43 2b10 	vmov	d0, r2, r3
 80095ec:	f000 f9c0 	bl	8009970 <scalbn>
 80095f0:	ec51 0b10 	vmov	r0, r1, d0
 80095f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80095f8:	f7ff bbf1 	b.w	8008dde <__ieee754_pow+0x12e>
 80095fc:	4b2f      	ldr	r3, [pc, #188]	; (80096bc <__ieee754_pow+0xa0c>)
 80095fe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009602:	429e      	cmp	r6, r3
 8009604:	f77f af0c 	ble.w	8009420 <__ieee754_pow+0x770>
 8009608:	4b2d      	ldr	r3, [pc, #180]	; (80096c0 <__ieee754_pow+0xa10>)
 800960a:	440b      	add	r3, r1
 800960c:	4303      	orrs	r3, r0
 800960e:	d00b      	beq.n	8009628 <__ieee754_pow+0x978>
 8009610:	a325      	add	r3, pc, #148	; (adr r3, 80096a8 <__ieee754_pow+0x9f8>)
 8009612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009616:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800961a:	f7f7 f80d 	bl	8000638 <__aeabi_dmul>
 800961e:	a322      	add	r3, pc, #136	; (adr r3, 80096a8 <__ieee754_pow+0x9f8>)
 8009620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009624:	f7ff bbdb 	b.w	8008dde <__ieee754_pow+0x12e>
 8009628:	4622      	mov	r2, r4
 800962a:	462b      	mov	r3, r5
 800962c:	f7f6 fe4c 	bl	80002c8 <__aeabi_dsub>
 8009630:	4642      	mov	r2, r8
 8009632:	464b      	mov	r3, r9
 8009634:	f7f7 fa86 	bl	8000b44 <__aeabi_dcmpge>
 8009638:	2800      	cmp	r0, #0
 800963a:	f43f aef1 	beq.w	8009420 <__ieee754_pow+0x770>
 800963e:	e7e7      	b.n	8009610 <__ieee754_pow+0x960>
 8009640:	f04f 0a00 	mov.w	sl, #0
 8009644:	e718      	b.n	8009478 <__ieee754_pow+0x7c8>
 8009646:	4621      	mov	r1, r4
 8009648:	e7d4      	b.n	80095f4 <__ieee754_pow+0x944>
 800964a:	2000      	movs	r0, #0
 800964c:	491a      	ldr	r1, [pc, #104]	; (80096b8 <__ieee754_pow+0xa08>)
 800964e:	f7ff bb8f 	b.w	8008d70 <__ieee754_pow+0xc0>
 8009652:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009656:	f7ff bb8b 	b.w	8008d70 <__ieee754_pow+0xc0>
 800965a:	4630      	mov	r0, r6
 800965c:	4639      	mov	r1, r7
 800965e:	f7ff bb87 	b.w	8008d70 <__ieee754_pow+0xc0>
 8009662:	4693      	mov	fp, r2
 8009664:	f7ff bb98 	b.w	8008d98 <__ieee754_pow+0xe8>
 8009668:	00000000 	.word	0x00000000
 800966c:	3fe62e43 	.word	0x3fe62e43
 8009670:	fefa39ef 	.word	0xfefa39ef
 8009674:	3fe62e42 	.word	0x3fe62e42
 8009678:	0ca86c39 	.word	0x0ca86c39
 800967c:	be205c61 	.word	0xbe205c61
 8009680:	72bea4d0 	.word	0x72bea4d0
 8009684:	3e663769 	.word	0x3e663769
 8009688:	c5d26bf1 	.word	0xc5d26bf1
 800968c:	3ebbbd41 	.word	0x3ebbbd41
 8009690:	af25de2c 	.word	0xaf25de2c
 8009694:	3f11566a 	.word	0x3f11566a
 8009698:	16bebd93 	.word	0x16bebd93
 800969c:	3f66c16c 	.word	0x3f66c16c
 80096a0:	5555553e 	.word	0x5555553e
 80096a4:	3fc55555 	.word	0x3fc55555
 80096a8:	c2f8f359 	.word	0xc2f8f359
 80096ac:	01a56e1f 	.word	0x01a56e1f
 80096b0:	3fe00000 	.word	0x3fe00000
 80096b4:	000fffff 	.word	0x000fffff
 80096b8:	3ff00000 	.word	0x3ff00000
 80096bc:	4090cbff 	.word	0x4090cbff
 80096c0:	3f6f3400 	.word	0x3f6f3400
 80096c4:	652b82fe 	.word	0x652b82fe
 80096c8:	3c971547 	.word	0x3c971547

080096cc <__ieee754_sqrt>:
 80096cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096d0:	4955      	ldr	r1, [pc, #340]	; (8009828 <__ieee754_sqrt+0x15c>)
 80096d2:	ec55 4b10 	vmov	r4, r5, d0
 80096d6:	43a9      	bics	r1, r5
 80096d8:	462b      	mov	r3, r5
 80096da:	462a      	mov	r2, r5
 80096dc:	d112      	bne.n	8009704 <__ieee754_sqrt+0x38>
 80096de:	ee10 2a10 	vmov	r2, s0
 80096e2:	ee10 0a10 	vmov	r0, s0
 80096e6:	4629      	mov	r1, r5
 80096e8:	f7f6 ffa6 	bl	8000638 <__aeabi_dmul>
 80096ec:	4602      	mov	r2, r0
 80096ee:	460b      	mov	r3, r1
 80096f0:	4620      	mov	r0, r4
 80096f2:	4629      	mov	r1, r5
 80096f4:	f7f6 fdea 	bl	80002cc <__adddf3>
 80096f8:	4604      	mov	r4, r0
 80096fa:	460d      	mov	r5, r1
 80096fc:	ec45 4b10 	vmov	d0, r4, r5
 8009700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009704:	2d00      	cmp	r5, #0
 8009706:	ee10 0a10 	vmov	r0, s0
 800970a:	4621      	mov	r1, r4
 800970c:	dc0f      	bgt.n	800972e <__ieee754_sqrt+0x62>
 800970e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009712:	4330      	orrs	r0, r6
 8009714:	d0f2      	beq.n	80096fc <__ieee754_sqrt+0x30>
 8009716:	b155      	cbz	r5, 800972e <__ieee754_sqrt+0x62>
 8009718:	ee10 2a10 	vmov	r2, s0
 800971c:	4620      	mov	r0, r4
 800971e:	4629      	mov	r1, r5
 8009720:	f7f6 fdd2 	bl	80002c8 <__aeabi_dsub>
 8009724:	4602      	mov	r2, r0
 8009726:	460b      	mov	r3, r1
 8009728:	f7f7 f8b0 	bl	800088c <__aeabi_ddiv>
 800972c:	e7e4      	b.n	80096f8 <__ieee754_sqrt+0x2c>
 800972e:	151b      	asrs	r3, r3, #20
 8009730:	d073      	beq.n	800981a <__ieee754_sqrt+0x14e>
 8009732:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009736:	07dd      	lsls	r5, r3, #31
 8009738:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800973c:	bf48      	it	mi
 800973e:	0fc8      	lsrmi	r0, r1, #31
 8009740:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009744:	bf44      	itt	mi
 8009746:	0049      	lslmi	r1, r1, #1
 8009748:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800974c:	2500      	movs	r5, #0
 800974e:	1058      	asrs	r0, r3, #1
 8009750:	0fcb      	lsrs	r3, r1, #31
 8009752:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8009756:	0049      	lsls	r1, r1, #1
 8009758:	2316      	movs	r3, #22
 800975a:	462c      	mov	r4, r5
 800975c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8009760:	19a7      	adds	r7, r4, r6
 8009762:	4297      	cmp	r7, r2
 8009764:	bfde      	ittt	le
 8009766:	19bc      	addle	r4, r7, r6
 8009768:	1bd2      	suble	r2, r2, r7
 800976a:	19ad      	addle	r5, r5, r6
 800976c:	0fcf      	lsrs	r7, r1, #31
 800976e:	3b01      	subs	r3, #1
 8009770:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8009774:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009778:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800977c:	d1f0      	bne.n	8009760 <__ieee754_sqrt+0x94>
 800977e:	f04f 0c20 	mov.w	ip, #32
 8009782:	469e      	mov	lr, r3
 8009784:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009788:	42a2      	cmp	r2, r4
 800978a:	eb06 070e 	add.w	r7, r6, lr
 800978e:	dc02      	bgt.n	8009796 <__ieee754_sqrt+0xca>
 8009790:	d112      	bne.n	80097b8 <__ieee754_sqrt+0xec>
 8009792:	428f      	cmp	r7, r1
 8009794:	d810      	bhi.n	80097b8 <__ieee754_sqrt+0xec>
 8009796:	2f00      	cmp	r7, #0
 8009798:	eb07 0e06 	add.w	lr, r7, r6
 800979c:	da42      	bge.n	8009824 <__ieee754_sqrt+0x158>
 800979e:	f1be 0f00 	cmp.w	lr, #0
 80097a2:	db3f      	blt.n	8009824 <__ieee754_sqrt+0x158>
 80097a4:	f104 0801 	add.w	r8, r4, #1
 80097a8:	1b12      	subs	r2, r2, r4
 80097aa:	428f      	cmp	r7, r1
 80097ac:	bf88      	it	hi
 80097ae:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80097b2:	1bc9      	subs	r1, r1, r7
 80097b4:	4433      	add	r3, r6
 80097b6:	4644      	mov	r4, r8
 80097b8:	0052      	lsls	r2, r2, #1
 80097ba:	f1bc 0c01 	subs.w	ip, ip, #1
 80097be:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80097c2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80097c6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80097ca:	d1dd      	bne.n	8009788 <__ieee754_sqrt+0xbc>
 80097cc:	430a      	orrs	r2, r1
 80097ce:	d006      	beq.n	80097de <__ieee754_sqrt+0x112>
 80097d0:	1c5c      	adds	r4, r3, #1
 80097d2:	bf13      	iteet	ne
 80097d4:	3301      	addne	r3, #1
 80097d6:	3501      	addeq	r5, #1
 80097d8:	4663      	moveq	r3, ip
 80097da:	f023 0301 	bicne.w	r3, r3, #1
 80097de:	106a      	asrs	r2, r5, #1
 80097e0:	085b      	lsrs	r3, r3, #1
 80097e2:	07e9      	lsls	r1, r5, #31
 80097e4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80097e8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80097ec:	bf48      	it	mi
 80097ee:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 80097f2:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 80097f6:	461c      	mov	r4, r3
 80097f8:	e780      	b.n	80096fc <__ieee754_sqrt+0x30>
 80097fa:	0aca      	lsrs	r2, r1, #11
 80097fc:	3815      	subs	r0, #21
 80097fe:	0549      	lsls	r1, r1, #21
 8009800:	2a00      	cmp	r2, #0
 8009802:	d0fa      	beq.n	80097fa <__ieee754_sqrt+0x12e>
 8009804:	02d6      	lsls	r6, r2, #11
 8009806:	d50a      	bpl.n	800981e <__ieee754_sqrt+0x152>
 8009808:	f1c3 0420 	rsb	r4, r3, #32
 800980c:	fa21 f404 	lsr.w	r4, r1, r4
 8009810:	1e5d      	subs	r5, r3, #1
 8009812:	4099      	lsls	r1, r3
 8009814:	4322      	orrs	r2, r4
 8009816:	1b43      	subs	r3, r0, r5
 8009818:	e78b      	b.n	8009732 <__ieee754_sqrt+0x66>
 800981a:	4618      	mov	r0, r3
 800981c:	e7f0      	b.n	8009800 <__ieee754_sqrt+0x134>
 800981e:	0052      	lsls	r2, r2, #1
 8009820:	3301      	adds	r3, #1
 8009822:	e7ef      	b.n	8009804 <__ieee754_sqrt+0x138>
 8009824:	46a0      	mov	r8, r4
 8009826:	e7bf      	b.n	80097a8 <__ieee754_sqrt+0xdc>
 8009828:	7ff00000 	.word	0x7ff00000

0800982c <fabs>:
 800982c:	ec51 0b10 	vmov	r0, r1, d0
 8009830:	ee10 2a10 	vmov	r2, s0
 8009834:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009838:	ec43 2b10 	vmov	d0, r2, r3
 800983c:	4770      	bx	lr

0800983e <finite>:
 800983e:	ee10 3a90 	vmov	r3, s1
 8009842:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8009846:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800984a:	0fc0      	lsrs	r0, r0, #31
 800984c:	4770      	bx	lr

0800984e <matherr>:
 800984e:	2000      	movs	r0, #0
 8009850:	4770      	bx	lr
 8009852:	0000      	movs	r0, r0
 8009854:	0000      	movs	r0, r0
	...

08009858 <nan>:
 8009858:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009860 <nan+0x8>
 800985c:	4770      	bx	lr
 800985e:	bf00      	nop
 8009860:	00000000 	.word	0x00000000
 8009864:	7ff80000 	.word	0x7ff80000

08009868 <rint>:
 8009868:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800986a:	ec51 0b10 	vmov	r0, r1, d0
 800986e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009872:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8009876:	2e13      	cmp	r6, #19
 8009878:	460b      	mov	r3, r1
 800987a:	ee10 4a10 	vmov	r4, s0
 800987e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8009882:	dc56      	bgt.n	8009932 <rint+0xca>
 8009884:	2e00      	cmp	r6, #0
 8009886:	da2b      	bge.n	80098e0 <rint+0x78>
 8009888:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800988c:	4302      	orrs	r2, r0
 800988e:	d023      	beq.n	80098d8 <rint+0x70>
 8009890:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8009894:	4302      	orrs	r2, r0
 8009896:	4254      	negs	r4, r2
 8009898:	4314      	orrs	r4, r2
 800989a:	0c4b      	lsrs	r3, r1, #17
 800989c:	0b24      	lsrs	r4, r4, #12
 800989e:	045b      	lsls	r3, r3, #17
 80098a0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80098a4:	ea44 0103 	orr.w	r1, r4, r3
 80098a8:	460b      	mov	r3, r1
 80098aa:	492f      	ldr	r1, [pc, #188]	; (8009968 <rint+0x100>)
 80098ac:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 80098b0:	e9d1 6700 	ldrd	r6, r7, [r1]
 80098b4:	4602      	mov	r2, r0
 80098b6:	4639      	mov	r1, r7
 80098b8:	4630      	mov	r0, r6
 80098ba:	f7f6 fd07 	bl	80002cc <__adddf3>
 80098be:	e9cd 0100 	strd	r0, r1, [sp]
 80098c2:	463b      	mov	r3, r7
 80098c4:	4632      	mov	r2, r6
 80098c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80098ca:	f7f6 fcfd 	bl	80002c8 <__aeabi_dsub>
 80098ce:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80098d2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80098d6:	4639      	mov	r1, r7
 80098d8:	ec41 0b10 	vmov	d0, r0, r1
 80098dc:	b003      	add	sp, #12
 80098de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098e0:	4a22      	ldr	r2, [pc, #136]	; (800996c <rint+0x104>)
 80098e2:	4132      	asrs	r2, r6
 80098e4:	ea01 0702 	and.w	r7, r1, r2
 80098e8:	4307      	orrs	r7, r0
 80098ea:	d0f5      	beq.n	80098d8 <rint+0x70>
 80098ec:	0852      	lsrs	r2, r2, #1
 80098ee:	4011      	ands	r1, r2
 80098f0:	430c      	orrs	r4, r1
 80098f2:	d00b      	beq.n	800990c <rint+0xa4>
 80098f4:	ea23 0202 	bic.w	r2, r3, r2
 80098f8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80098fc:	2e13      	cmp	r6, #19
 80098fe:	fa43 f306 	asr.w	r3, r3, r6
 8009902:	bf0c      	ite	eq
 8009904:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8009908:	2400      	movne	r4, #0
 800990a:	4313      	orrs	r3, r2
 800990c:	4916      	ldr	r1, [pc, #88]	; (8009968 <rint+0x100>)
 800990e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8009912:	4622      	mov	r2, r4
 8009914:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009918:	4620      	mov	r0, r4
 800991a:	4629      	mov	r1, r5
 800991c:	f7f6 fcd6 	bl	80002cc <__adddf3>
 8009920:	e9cd 0100 	strd	r0, r1, [sp]
 8009924:	4622      	mov	r2, r4
 8009926:	462b      	mov	r3, r5
 8009928:	e9dd 0100 	ldrd	r0, r1, [sp]
 800992c:	f7f6 fccc 	bl	80002c8 <__aeabi_dsub>
 8009930:	e7d2      	b.n	80098d8 <rint+0x70>
 8009932:	2e33      	cmp	r6, #51	; 0x33
 8009934:	dd07      	ble.n	8009946 <rint+0xde>
 8009936:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800993a:	d1cd      	bne.n	80098d8 <rint+0x70>
 800993c:	ee10 2a10 	vmov	r2, s0
 8009940:	f7f6 fcc4 	bl	80002cc <__adddf3>
 8009944:	e7c8      	b.n	80098d8 <rint+0x70>
 8009946:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800994a:	f04f 32ff 	mov.w	r2, #4294967295
 800994e:	40f2      	lsrs	r2, r6
 8009950:	4210      	tst	r0, r2
 8009952:	d0c1      	beq.n	80098d8 <rint+0x70>
 8009954:	0852      	lsrs	r2, r2, #1
 8009956:	4210      	tst	r0, r2
 8009958:	bf1f      	itttt	ne
 800995a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800995e:	ea20 0202 	bicne.w	r2, r0, r2
 8009962:	4134      	asrne	r4, r6
 8009964:	4314      	orrne	r4, r2
 8009966:	e7d1      	b.n	800990c <rint+0xa4>
 8009968:	0800a148 	.word	0x0800a148
 800996c:	000fffff 	.word	0x000fffff

08009970 <scalbn>:
 8009970:	b570      	push	{r4, r5, r6, lr}
 8009972:	ec55 4b10 	vmov	r4, r5, d0
 8009976:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800997a:	4606      	mov	r6, r0
 800997c:	462b      	mov	r3, r5
 800997e:	b9aa      	cbnz	r2, 80099ac <scalbn+0x3c>
 8009980:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009984:	4323      	orrs	r3, r4
 8009986:	d03b      	beq.n	8009a00 <scalbn+0x90>
 8009988:	4b31      	ldr	r3, [pc, #196]	; (8009a50 <scalbn+0xe0>)
 800998a:	4629      	mov	r1, r5
 800998c:	2200      	movs	r2, #0
 800998e:	ee10 0a10 	vmov	r0, s0
 8009992:	f7f6 fe51 	bl	8000638 <__aeabi_dmul>
 8009996:	4b2f      	ldr	r3, [pc, #188]	; (8009a54 <scalbn+0xe4>)
 8009998:	429e      	cmp	r6, r3
 800999a:	4604      	mov	r4, r0
 800999c:	460d      	mov	r5, r1
 800999e:	da12      	bge.n	80099c6 <scalbn+0x56>
 80099a0:	a327      	add	r3, pc, #156	; (adr r3, 8009a40 <scalbn+0xd0>)
 80099a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099a6:	f7f6 fe47 	bl	8000638 <__aeabi_dmul>
 80099aa:	e009      	b.n	80099c0 <scalbn+0x50>
 80099ac:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80099b0:	428a      	cmp	r2, r1
 80099b2:	d10c      	bne.n	80099ce <scalbn+0x5e>
 80099b4:	ee10 2a10 	vmov	r2, s0
 80099b8:	4620      	mov	r0, r4
 80099ba:	4629      	mov	r1, r5
 80099bc:	f7f6 fc86 	bl	80002cc <__adddf3>
 80099c0:	4604      	mov	r4, r0
 80099c2:	460d      	mov	r5, r1
 80099c4:	e01c      	b.n	8009a00 <scalbn+0x90>
 80099c6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80099ca:	460b      	mov	r3, r1
 80099cc:	3a36      	subs	r2, #54	; 0x36
 80099ce:	4432      	add	r2, r6
 80099d0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80099d4:	428a      	cmp	r2, r1
 80099d6:	dd0b      	ble.n	80099f0 <scalbn+0x80>
 80099d8:	ec45 4b11 	vmov	d1, r4, r5
 80099dc:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009a48 <scalbn+0xd8>
 80099e0:	f000 f83c 	bl	8009a5c <copysign>
 80099e4:	a318      	add	r3, pc, #96	; (adr r3, 8009a48 <scalbn+0xd8>)
 80099e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099ea:	ec51 0b10 	vmov	r0, r1, d0
 80099ee:	e7da      	b.n	80099a6 <scalbn+0x36>
 80099f0:	2a00      	cmp	r2, #0
 80099f2:	dd08      	ble.n	8009a06 <scalbn+0x96>
 80099f4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80099f8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80099fc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009a00:	ec45 4b10 	vmov	d0, r4, r5
 8009a04:	bd70      	pop	{r4, r5, r6, pc}
 8009a06:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009a0a:	da0d      	bge.n	8009a28 <scalbn+0xb8>
 8009a0c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009a10:	429e      	cmp	r6, r3
 8009a12:	ec45 4b11 	vmov	d1, r4, r5
 8009a16:	dce1      	bgt.n	80099dc <scalbn+0x6c>
 8009a18:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009a40 <scalbn+0xd0>
 8009a1c:	f000 f81e 	bl	8009a5c <copysign>
 8009a20:	a307      	add	r3, pc, #28	; (adr r3, 8009a40 <scalbn+0xd0>)
 8009a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a26:	e7e0      	b.n	80099ea <scalbn+0x7a>
 8009a28:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009a2c:	3236      	adds	r2, #54	; 0x36
 8009a2e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009a32:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009a36:	4620      	mov	r0, r4
 8009a38:	4629      	mov	r1, r5
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	4b06      	ldr	r3, [pc, #24]	; (8009a58 <scalbn+0xe8>)
 8009a3e:	e7b2      	b.n	80099a6 <scalbn+0x36>
 8009a40:	c2f8f359 	.word	0xc2f8f359
 8009a44:	01a56e1f 	.word	0x01a56e1f
 8009a48:	8800759c 	.word	0x8800759c
 8009a4c:	7e37e43c 	.word	0x7e37e43c
 8009a50:	43500000 	.word	0x43500000
 8009a54:	ffff3cb0 	.word	0xffff3cb0
 8009a58:	3c900000 	.word	0x3c900000

08009a5c <copysign>:
 8009a5c:	ec51 0b10 	vmov	r0, r1, d0
 8009a60:	ee11 0a90 	vmov	r0, s3
 8009a64:	ee10 2a10 	vmov	r2, s0
 8009a68:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009a6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8009a70:	ea41 0300 	orr.w	r3, r1, r0
 8009a74:	ec43 2b10 	vmov	d0, r2, r3
 8009a78:	4770      	bx	lr
	...

08009a7c <_init>:
 8009a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a7e:	bf00      	nop
 8009a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a82:	bc08      	pop	{r3}
 8009a84:	469e      	mov	lr, r3
 8009a86:	4770      	bx	lr

08009a88 <_fini>:
 8009a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a8a:	bf00      	nop
 8009a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a8e:	bc08      	pop	{r3}
 8009a90:	469e      	mov	lr, r3
 8009a92:	4770      	bx	lr
