<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  <meta name="generator" content="pandoc">
  <meta name="author" content="R4W Development Team (Aida, Joe Mooney, Claude Code)">
  <title> FPGA Acceleration</title>
  <meta name="apple-mobile-web-app-capable" content="yes">
  <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
  <meta name="viewport" content="width=device-width, initial-scale=1.0, maximum-scale=1.0, user-scalable=no, minimal-ui">
  <link rel="stylesheet" href="https://unpkg.com/reveal.js@5.1.0/dist/reset.css">
  <link rel="stylesheet" href="https://unpkg.com/reveal.js@5.1.0/dist/reveal.css">
  <style>
    .reveal .sourceCode {  /* see #7635 */
      overflow: visible;
    }
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    div.columns{display: flex; gap: min(4vw, 1.5em);}
    div.column{flex: auto; overflow-x: auto;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    /* The extra [class] is a hack that increases specificity enough to
       override a similar rule in reveal.js */
    ul.task-list[class]{list-style: none;}
    ul.task-list li input[type="checkbox"] {
      font-size: inherit;
      width: 0.8em;
      margin: 0 0.8em 0.2em -1.6em;
      vertical-align: middle;
    }
    .display.math{display: block; text-align: center; margin: 0.5rem auto;}
    /* CSS for syntax highlighting */
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    .sourceCode { overflow: visible; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode { margin: 1em 0; }
    pre.sourceCode { margin: 0; }
    @media screen {
    div.sourceCode { overflow: auto; }
    }
    @media print {
    pre > code.sourceCode { white-space: pre-wrap; }
    pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
    }
    pre.numberSource code
      { counter-reset: source-line 0; }
    pre.numberSource code > span
      { position: relative; left: -4em; counter-increment: source-line; }
    pre.numberSource code > span > a:first-child::before
      { content: counter(source-line);
        position: relative; left: -1em; text-align: right; vertical-align: baseline;
        border: none; display: inline-block;
        -webkit-touch-callout: none; -webkit-user-select: none;
        -khtml-user-select: none; -moz-user-select: none;
        -ms-user-select: none; user-select: none;
        padding: 0 4px; width: 4em;
        color: #aaaaaa;
      }
    pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
    div.sourceCode
      {   }
    @media screen {
    pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
    }
    code span.al { color: #ff0000; font-weight: bold; } /* Alert */
    code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #7d9029; } /* Attribute */
    code span.bn { color: #40a070; } /* BaseN */
    code span.bu { color: #008000; } /* BuiltIn */
    code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4070a0; } /* Char */
    code span.cn { color: #880000; } /* Constant */
    code span.co { color: #60a0b0; font-style: italic; } /* Comment */
    code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #ba2121; font-style: italic; } /* Documentation */
    code span.dt { color: #902000; } /* DataType */
    code span.dv { color: #40a070; } /* DecVal */
    code span.er { color: #ff0000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #40a070; } /* Float */
    code span.fu { color: #06287e; } /* Function */
    code span.im { color: #008000; font-weight: bold; } /* Import */
    code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #007020; font-weight: bold; } /* Keyword */
    code span.op { color: #666666; } /* Operator */
    code span.ot { color: #007020; } /* Other */
    code span.pp { color: #bc7a00; } /* Preprocessor */
    code span.sc { color: #4070a0; } /* SpecialChar */
    code span.ss { color: #bb6688; } /* SpecialString */
    code span.st { color: #4070a0; } /* String */
    code span.va { color: #19177c; } /* Variable */
    code span.vs { color: #4070a0; } /* VerbatimString */
    code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
  </style>
  <link rel="stylesheet" href="https://unpkg.com/reveal.js@5.1.0/dist/theme/night.css" id="theme">
  <style>
    .reveal pre {
      margin: 0 auto;
      width: fit-content;
    }
    .reveal pre code {
      text-align: left;
    }
    .reveal section img {
      max-height: 60vh;
    }
  </style>
</head>
<body>
  <div class="reveal">
    <div class="slides">

<section id="title-slide">
  <h1 class="title"><img src="images/r4w_logo_1.png" height="150px" style="margin-bottom: 20px;"><br>FPGA
Acceleration</h1>
  <p class="subtitle">Hardware DSP for Real-Time SDR</p>
  <p class="author">R4W Development Team<br>(Aida, Joe Mooney, Claude
Code)</p>
  <p class="date">December 2025</p>
</section>

<section id="why-fpga-acceleration" class="slide level2">
<h2>Why FPGA Acceleration?</h2>
<p>Software DSP hits limits for high-rate SDR:</p>
<table>
<thead>
<tr class="header">
<th>Challenge</th>
<th>Solution</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>CPU latency</strong></td>
<td>Dedicated hardware pipelines</td>
</tr>
<tr class="even">
<td><strong>Power consumption</strong></td>
<td>Efficient parallel processing</td>
</tr>
<tr class="odd">
<td><strong>Deterministic timing</strong></td>
<td>Hardware clock domains</td>
</tr>
<tr class="even">
<td><strong>Multi-GS/s rates</strong></td>
<td>Direct RF interface</td>
</tr>
</tbody>
</table>
</section>
<section id="supported-platforms" class="slide level2">
<h2>Supported Platforms</h2>
<table>
<thead>
<tr class="header">
<th>Platform</th>
<th>Toolchain</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>Xilinx Zynq-7000</strong></td>
<td>Vivado 2022.2+</td>
<td>Production</td>
</tr>
<tr class="even">
<td><strong>Xilinx Zynq UltraScale+</strong></td>
<td>Vivado 2022.2+</td>
<td>Production</td>
</tr>
<tr class="odd">
<td><strong>Lattice iCE40</strong></td>
<td>Yosys + nextpnr</td>
<td>Implemented</td>
</tr>
<tr class="even">
<td><strong>Lattice ECP5</strong></td>
<td>Yosys + nextpnr</td>
<td>Implemented</td>
</tr>
</tbody>
</table>
</section>
<section id="system-architecture" class="slide level2">
<h2>System Architecture</h2>
<pre><code>┌─────────────────────────────────────────────────────────────┐
│                 ZYNQ PS (ARM Cortex-A9/A53)                 │
│                                                             │
│   ┌────────────────┐    ┌────────────────┐                  │
│   │   R4W Rust     │───►│  Linux Kernel  │──► /dev/mem      │
│   │   Application  │    │   (UIO/devmem) │    /dev/uio*     │
│   └────────────────┘    └────────────────┘                  │
└─────────────────────────────┬───────────────────────────────┘
                              │ AXI Interconnect
┌─────────────────────────────┴───────────────────────────────┐
│                     FPGA Fabric (PL)                        │
│   ┌─────────┐  ┌─────────┐  ┌─────────┐  ┌─────────┐        │
│   │  r4w_   │  │  r4w_   │  │  r4w_   │  │  r4w_   │        │
│   │  fft    │  │  fir    │  │  nco    │  │  chirp  │        │
│   └─────────┘  └─────────┘  └─────────┘  └─────────┘        │
└─────────────────────────────────────────────────────────────┘</code></pre>
</section>
<section id="ip-core-library" class="slide level2">
<h2>IP Core Library</h2>
<table>
<thead>
<tr class="header">
<th>IP Core</th>
<th>Description</th>
<th>Resources</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>r4w_fft</strong></td>
<td>FFT/IFFT up to 4096 points</td>
<td>~15K LUTs</td>
</tr>
<tr class="even">
<td><strong>r4w_fir</strong></td>
<td>FIR filter up to 256 taps</td>
<td>~8K LUTs</td>
</tr>
<tr class="odd">
<td><strong>r4w_nco</strong></td>
<td>NCO with CORDIC or LUT</td>
<td>~1.5K LUTs</td>
</tr>
<tr class="even">
<td><strong>r4w_chirp_gen</strong></td>
<td>LoRa chirp generator</td>
<td>~3K LUTs</td>
</tr>
<tr class="odd">
<td><strong>r4w_chirp_corr</strong></td>
<td>Chirp correlator</td>
<td>~12K LUTs</td>
</tr>
<tr class="even">
<td><strong>r4w_dma</strong></td>
<td>DMA controller</td>
<td>~4K LUTs</td>
</tr>
</tbody>
</table>
</section>
<section id="interface-types" class="slide level2">
<h2>Interface Types</h2>
<table>
<thead>
<tr class="header">
<th>Interface</th>
<th>Use Case</th>
<th>Bandwidth</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>AXI-Lite</strong></td>
<td>Control registers, config</td>
<td>Low</td>
</tr>
<tr class="even">
<td><strong>AXI-Stream</strong></td>
<td>Sample data, streaming</td>
<td>High</td>
</tr>
<tr class="odd">
<td><strong>DMA</strong></td>
<td>Bulk transfers, buffers</td>
<td>High</td>
</tr>
<tr class="even">
<td><strong>Register</strong></td>
<td>Single sample, debug</td>
<td>Very Low</td>
</tr>
</tbody>
</table>
</section>
<section id="ip-core-directory-structure" class="slide level2">
<h2>IP Core Directory Structure</h2>
<pre><code>vivado/ip/
├── r4w_fft/
│   ├── hdl/
│   │   └── r4w_fft.v
│   ├── tb/
│   │   └── r4w_fft_tb.v
│   └── component.xml
├── r4w_fir/
├── r4w_nco/
├── r4w_chirp_gen/
├── r4w_chirp_corr/
└── r4w_dma/</code></pre>
</section>
<section id="fft-ip-core" class="slide level2">
<h2>FFT IP Core</h2>
<p>1024-point streaming FFT with:</p>
<ul>
<li><strong>Fixed-point</strong>: 16-bit I/Q input, 32-bit output</li>
<li><strong>Decimation-in-time</strong> Radix-2 algorithm</li>
<li><strong>Streaming</strong>: Pipeline accepts continuous data</li>
<li><strong>Scaling</strong>: Per-stage to prevent overflow</li>
</ul>
<pre><code>Input: 16-bit I[15:0], Q[15:0]
Output: 32-bit magnitude[31:0]
Latency: ~log2(N) * 4 cycles</code></pre>
</section>
<section id="register-map-example-fft" class="slide level2">
<h2>Register Map Example: FFT</h2>
<table>
<thead>
<tr class="header">
<th>Offset</th>
<th>Name</th>
<th>R/W</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>0x00</td>
<td>CTRL</td>
<td>RW</td>
<td>Control register</td>
</tr>
<tr class="even">
<td>0x04</td>
<td>STATUS</td>
<td>R</td>
<td>Status register</td>
</tr>
<tr class="odd">
<td>0x08</td>
<td>FFT_SIZE</td>
<td>RW</td>
<td>FFT size (64-4096)</td>
</tr>
<tr class="even">
<td>0x0C</td>
<td>SCALE</td>
<td>RW</td>
<td>Scaling factors</td>
</tr>
<tr class="odd">
<td>0x10</td>
<td>SAMPLE_IN</td>
<td>W</td>
<td>Input sample</td>
</tr>
<tr class="even">
<td>0x14</td>
<td>SAMPLE_OUT</td>
<td>R</td>
<td>Output magnitude</td>
</tr>
</tbody>
</table>
</section>
<section id="lora-chirp-generator" class="slide level2">
<h2>LoRa Chirp Generator</h2>
<p>Hardware LoRa chirp generation:</p>
<table>
<thead>
<tr class="header">
<th>Parameter</th>
<th>Range</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>SF</td>
<td>5-12</td>
<td>Spreading factor</td>
</tr>
<tr class="even">
<td>BW</td>
<td>125/250/500 kHz</td>
<td>Bandwidth</td>
</tr>
<tr class="odd">
<td>Symbol</td>
<td>0 to 2^SF-1</td>
<td>Symbol value</td>
</tr>
</tbody>
</table>
<p>Generates: - Upchirp, downchirp - Symbol-shifted chirps - Continuous
streaming</p>
</section>
<section id="lattice-fpga-integration" class="slide level2">
<h2>Lattice FPGA Integration</h2>
<p>Open-source toolchain (Yosys + nextpnr):</p>
<div class="sourceCode" id="cb4"><pre
class="sourceCode bash"><code class="sourceCode bash"><span id="cb4-1"><a href="#cb4-1" aria-hidden="true" tabindex="-1"></a><span class="co"># Build for iCE40</span></span>
<span id="cb4-2"><a href="#cb4-2" aria-hidden="true" tabindex="-1"></a><span class="bu">cd</span> lattice</span>
<span id="cb4-3"><a href="#cb4-3" aria-hidden="true" tabindex="-1"></a><span class="fu">make</span> DEVICE=ice40-hx8k synth</span>
<span id="cb4-4"><a href="#cb4-4" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb4-5"><a href="#cb4-5" aria-hidden="true" tabindex="-1"></a><span class="co"># Build for ECP5</span></span>
<span id="cb4-6"><a href="#cb4-6" aria-hidden="true" tabindex="-1"></a><span class="fu">make</span> DEVICE=ecp5-45f synth</span></code></pre></div>
<p>Lower resources, simpler peripherals, great for: - Low-power nodes -
Educational platforms - Prototyping</p>
</section>
<section id="rust-driver-interface" class="slide level2">
<h2>Rust Driver Interface</h2>
<div class="sourceCode" id="cb5"><pre
class="sourceCode rust"><code class="sourceCode rust"><span id="cb5-1"><a href="#cb5-1" aria-hidden="true" tabindex="-1"></a><span class="kw">use</span> <span class="pp">r4w_fpga::</span>FftAccelerator<span class="op">;</span></span>
<span id="cb5-2"><a href="#cb5-2" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb5-3"><a href="#cb5-3" aria-hidden="true" tabindex="-1"></a><span class="co">// Memory-mapped I/O</span></span>
<span id="cb5-4"><a href="#cb5-4" aria-hidden="true" tabindex="-1"></a><span class="kw">let</span> fft <span class="op">=</span> <span class="pp">FftAccelerator::</span>new(<span class="dv">0x43C0_0000</span>)<span class="op">?;</span></span>
<span id="cb5-5"><a href="#cb5-5" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb5-6"><a href="#cb5-6" aria-hidden="true" tabindex="-1"></a><span class="co">// Configure</span></span>
<span id="cb5-7"><a href="#cb5-7" aria-hidden="true" tabindex="-1"></a>fft<span class="op">.</span>set_fft_size(<span class="dv">1024</span>)<span class="op">?;</span></span>
<span id="cb5-8"><a href="#cb5-8" aria-hidden="true" tabindex="-1"></a>fft<span class="op">.</span>enable()<span class="op">?;</span></span>
<span id="cb5-9"><a href="#cb5-9" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb5-10"><a href="#cb5-10" aria-hidden="true" tabindex="-1"></a><span class="co">// Process samples</span></span>
<span id="cb5-11"><a href="#cb5-11" aria-hidden="true" tabindex="-1"></a><span class="cf">for</span> sample <span class="kw">in</span> samples <span class="op">{</span></span>
<span id="cb5-12"><a href="#cb5-12" aria-hidden="true" tabindex="-1"></a>    fft<span class="op">.</span>write_sample(sample)<span class="op">?;</span></span>
<span id="cb5-13"><a href="#cb5-13" aria-hidden="true" tabindex="-1"></a><span class="op">}</span></span>
<span id="cb5-14"><a href="#cb5-14" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb5-15"><a href="#cb5-15" aria-hidden="true" tabindex="-1"></a><span class="kw">let</span> magnitude <span class="op">=</span> fft<span class="op">.</span>read_magnitude()<span class="op">?;</span></span></code></pre></div>
</section>
<section id="performance-sw-vs-hw" class="slide level2">
<h2>Performance: SW vs HW</h2>
<table>
<thead>
<tr class="header">
<th>Operation</th>
<th>Software</th>
<th>FPGA</th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>FFT 1024-pt</td>
<td>371 MS/s</td>
<td>1+ GS/s</td>
<td><strong>3x+</strong></td>
</tr>
<tr class="even">
<td>FIR 128-tap</td>
<td>~100 MS/s</td>
<td>500+ MS/s</td>
<td><strong>5x+</strong></td>
</tr>
<tr class="odd">
<td>LoRa decode</td>
<td>45 MS/s</td>
<td>200+ MS/s</td>
<td><strong>4x+</strong></td>
</tr>
</tbody>
</table>
<p>Plus: Consistent latency, lower power</p>
</section>
<section id="resource-utilization-zynq-7020" class="slide level2">
<h2>Resource Utilization (Zynq-7020)</h2>
<table>
<thead>
<tr class="header">
<th>IP Core</th>
<th>LUTs</th>
<th>FFs</th>
<th>BRAM</th>
<th>DSP</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>r4w_fft</td>
<td>15K</td>
<td>12K</td>
<td>4</td>
<td>8</td>
</tr>
<tr class="even">
<td>r4w_fir</td>
<td>8K</td>
<td>6K</td>
<td>2</td>
<td>4</td>
</tr>
<tr class="odd">
<td>r4w_nco</td>
<td>1.5K</td>
<td>1K</td>
<td>0</td>
<td>1</td>
</tr>
<tr class="even">
<td>r4w_chirp</td>
<td>3K</td>
<td>2K</td>
<td>1</td>
<td>2</td>
</tr>
<tr class="odd">
<td><strong>Total</strong></td>
<td>~28K</td>
<td>~21K</td>
<td>7</td>
<td>15</td>
</tr>
</tbody>
</table>
<p>Available: 53K LUTs, 106K FFs, 140 BRAM, 220 DSP</p>
</section>
<section id="building-and-synthesis" class="slide level2">
<h2>Building and Synthesis</h2>
<div class="sourceCode" id="cb6"><pre
class="sourceCode bash"><code class="sourceCode bash"><span id="cb6-1"><a href="#cb6-1" aria-hidden="true" tabindex="-1"></a><span class="co"># Vivado flow</span></span>
<span id="cb6-2"><a href="#cb6-2" aria-hidden="true" tabindex="-1"></a><span class="bu">cd</span> vivado</span>
<span id="cb6-3"><a href="#cb6-3" aria-hidden="true" tabindex="-1"></a><span class="fu">make</span> ip           <span class="co"># Package IP cores</span></span>
<span id="cb6-4"><a href="#cb6-4" aria-hidden="true" tabindex="-1"></a><span class="fu">make</span> project      <span class="co"># Create project</span></span>
<span id="cb6-5"><a href="#cb6-5" aria-hidden="true" tabindex="-1"></a><span class="fu">make</span> synth        <span class="co"># Synthesize</span></span>
<span id="cb6-6"><a href="#cb6-6" aria-hidden="true" tabindex="-1"></a><span class="fu">make</span> impl         <span class="co"># Implement</span></span>
<span id="cb6-7"><a href="#cb6-7" aria-hidden="true" tabindex="-1"></a><span class="fu">make</span> bitstream    <span class="co"># Generate bitstream</span></span>
<span id="cb6-8"><a href="#cb6-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb6-9"><a href="#cb6-9" aria-hidden="true" tabindex="-1"></a><span class="co"># Deploy to Zynq</span></span>
<span id="cb6-10"><a href="#cb6-10" aria-hidden="true" tabindex="-1"></a><span class="fu">make</span> deploy BOARD=zedboard</span></code></pre></div>
</section>
<section id="verification" class="slide level2">
<h2>Verification</h2>
<p>Each IP includes Verilog testbenches:</p>
<div class="sourceCode" id="cb7"><pre
class="sourceCode bash"><code class="sourceCode bash"><span id="cb7-1"><a href="#cb7-1" aria-hidden="true" tabindex="-1"></a><span class="co"># Run FFT testbench</span></span>
<span id="cb7-2"><a href="#cb7-2" aria-hidden="true" tabindex="-1"></a><span class="bu">cd</span> vivado/ip/r4w_fft/tb</span>
<span id="cb7-3"><a href="#cb7-3" aria-hidden="true" tabindex="-1"></a><span class="ex">iverilog</span> <span class="at">-o</span> fft_tb r4w_fft_tb.v ../hdl/r4w_fft.v</span>
<span id="cb7-4"><a href="#cb7-4" aria-hidden="true" tabindex="-1"></a><span class="ex">vvp</span> fft_tb</span>
<span id="cb7-5"><a href="#cb7-5" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb7-6"><a href="#cb7-6" aria-hidden="true" tabindex="-1"></a><span class="co"># Run all testbenches</span></span>
<span id="cb7-7"><a href="#cb7-7" aria-hidden="true" tabindex="-1"></a><span class="fu">make</span> <span class="at">-C</span> vivado test</span></code></pre></div>
<p>Compares against software reference.</p>
</section>
<section id="adding-custom-ip-cores" class="slide level2">
<h2>Adding Custom IP Cores</h2>
<ol type="1">
<li>Create HDL in <code>vivado/ip/&lt;name&gt;/hdl/</code></li>
<li>Define AXI-Lite register map</li>
<li>Add AXI-Stream for data path</li>
<li>Write testbench in <code>tb/</code></li>
<li>Create <code>component.xml</code> for Vivado</li>
<li>Add Rust driver in <code>r4w-fpga</code></li>
</ol>
</section>
<section id="software-simulation" class="slide level2">
<h2>Software Simulation</h2>
<p>Develop without hardware:</p>
<div class="sourceCode" id="cb8"><pre
class="sourceCode rust"><code class="sourceCode rust"><span id="cb8-1"><a href="#cb8-1" aria-hidden="true" tabindex="-1"></a><span class="kw">use</span> <span class="pp">r4w_fpga::simulator::</span>FpgaSimulator<span class="op">;</span></span>
<span id="cb8-2"><a href="#cb8-2" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb8-3"><a href="#cb8-3" aria-hidden="true" tabindex="-1"></a><span class="co">// Create simulated FPGA</span></span>
<span id="cb8-4"><a href="#cb8-4" aria-hidden="true" tabindex="-1"></a><span class="kw">let</span> sim <span class="op">=</span> <span class="pp">FpgaSimulator::</span>new()<span class="op">;</span></span>
<span id="cb8-5"><a href="#cb8-5" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb8-6"><a href="#cb8-6" aria-hidden="true" tabindex="-1"></a><span class="co">// Register IP cores</span></span>
<span id="cb8-7"><a href="#cb8-7" aria-hidden="true" tabindex="-1"></a>sim<span class="op">.</span>add_core(<span class="st">&quot;fft&quot;</span><span class="op">,</span> <span class="dt">Box</span><span class="pp">::</span>new(<span class="pp">FftSim::</span>new()))<span class="op">;</span></span>
<span id="cb8-8"><a href="#cb8-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb8-9"><a href="#cb8-9" aria-hidden="true" tabindex="-1"></a><span class="co">// Process (uses software models)</span></span>
<span id="cb8-10"><a href="#cb8-10" aria-hidden="true" tabindex="-1"></a>sim<span class="op">.</span>process_samples(<span class="op">&amp;</span>samples)<span class="op">?;</span></span></code></pre></div>
<p>Same API, no board required.</p>
</section>
<section id="clock-domains" class="slide level2">
<h2>Clock Domains</h2>
<table>
<thead>
<tr class="header">
<th>Clock</th>
<th>Typical</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>PS clock</td>
<td>100-300 MHz</td>
<td>AXI interface</td>
</tr>
<tr class="even">
<td>DSP clock</td>
<td>100-500 MHz</td>
<td>Processing</td>
</tr>
<tr class="odd">
<td>ADC clock</td>
<td>100-250 MHz</td>
<td>Sample rate</td>
</tr>
</tbody>
</table>
<p>CDC (Clock Domain Crossing) handled by: - AXI async FIFOs - Handshake
protocols</p>
</section>
<section id="debugging-and-troubleshooting" class="slide level2">
<h2>Debugging and Troubleshooting</h2>
<table>
<thead>
<tr class="header">
<th>Tool</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>ILA (Integrated Logic Analyzer)</td>
<td>Signal capture</td>
</tr>
<tr class="even">
<td>VIO (Virtual I/O)</td>
<td>Runtime control</td>
</tr>
<tr class="odd">
<td>Console (UART)</td>
<td>Debug messages</td>
</tr>
<tr class="even">
<td>Rust tracing</td>
<td>Software logging</td>
</tr>
</tbody>
</table>
<div class="sourceCode" id="cb9"><pre
class="sourceCode tcl"><code class="sourceCode tcl"><span id="cb9-1"><a href="#cb9-1" aria-hidden="true" tabindex="-1"></a><span class="co"># Add ILA in Vivado</span></span>
<span id="cb9-2"><a href="#cb9-2" aria-hidden="true" tabindex="-1"></a>create_debug_core u_ila_0 ila</span>
<span id="cb9-3"><a href="#cb9-3" aria-hidden="true" tabindex="-1"></a>set_property port_width <span class="dv">128</span> <span class="kw">[</span>get_debug_ports<span class="kw">]</span></span></code></pre></div>
</section>
<section id="fpga-developer-responsibilities" class="slide level2">
<h2>FPGA Developer Responsibilities</h2>
<ol type="1">
<li><strong>Platform Integration</strong> - Block design,
addressing</li>
<li><strong>Resource Optimization</strong> - Meet timing
constraints</li>
<li><strong>Clock Management</strong> - Proper CDCs</li>
<li><strong>Custom IP</strong> - Waveform-specific blocks</li>
<li><strong>Bitstream Generation</strong> - Deployable images</li>
<li><strong>Verification</strong> - Hardware matches software</li>
</ol>
</section>
<section id="summary" class="slide level2">
<h2>Summary</h2>
<table>
<thead>
<tr class="header">
<th>Component</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><strong>6 IP Cores</strong></td>
<td>Production ready</td>
</tr>
<tr class="even">
<td><strong>Zynq Support</strong></td>
<td>Complete</td>
</tr>
<tr class="odd">
<td><strong>Lattice Support</strong></td>
<td>Complete</td>
</tr>
<tr class="even">
<td><strong>Testbenches</strong></td>
<td>All cores</td>
</tr>
<tr class="odd">
<td><strong>Rust Drivers</strong></td>
<td>Memory-mapped I/O</td>
</tr>
<tr class="even">
<td><strong>Documentation</strong></td>
<td>FPGA Developer’s Guide</td>
</tr>
</tbody>
</table>
<p><strong>Accelerate your SDR with R4W FPGA!</strong></p>
</section>
<section id="questions" class="slide level2">
<h2>Questions?</h2>
<p><strong>R4W - FPGA Acceleration</strong></p>
<p>github.com/joemooney/r4w</p>
<p>Docs: <code>docs/FPGA_DEVELOPERS_GUIDE.md</code></p>
</section>
    </div>
  </div>

  <script src="https://unpkg.com/reveal.js@5.1.0/dist/reveal.js"></script>

  <!-- reveal.js plugins -->
  <script src="https://unpkg.com/reveal.js@5.1.0/plugin/notes/notes.js"></script>
  <script src="https://unpkg.com/reveal.js@5.1.0/plugin/search/search.js"></script>
  <script src="https://unpkg.com/reveal.js@5.1.0/plugin/zoom/zoom.js"></script>

  <script>

      // Full list of configuration options available at:
      // https://revealjs.com/config/
      Reveal.initialize({
        // Display controls in the bottom right corner
        controls: true,

        // Help the user learn the controls by providing hints, for example by
        // bouncing the down arrow when they first encounter a vertical slide
        controlsTutorial: true,

        // Determines where controls appear, "edges" or "bottom-right"
        controlsLayout: 'bottom-right',

        // Visibility rule for backwards navigation arrows; "faded", "hidden"
        // or "visible"
        controlsBackArrows: 'faded',

        // Display a presentation progress bar
        progress: true,

        // Display the page number of the current slide
        slideNumber: true,

        // 'all', 'print', or 'speaker'
        showSlideNumber: 'all',

        // Add the current slide number to the URL hash so that reloading the
        // page/copying the URL will return you to the same slide
        hash: true,

        // Start with 1 for the hash rather than 0
        hashOneBasedIndex: false,

        // Flags if we should monitor the hash and change slides accordingly
        respondToHashChanges: true,

        // Push each slide change to the browser history
        history: false,

        // Enable keyboard shortcuts for navigation
        keyboard: true,

        // Enable the slide overview mode
        overview: true,

        // Disables the default reveal.js slide layout (scaling and centering)
        // so that you can use custom CSS layout
        disableLayout: false,

        // Vertical centering of slides
        center: true,

        // Enables touch navigation on devices with touch input
        touch: true,

        // Loop the presentation
        loop: false,

        // Change the presentation direction to be RTL
        rtl: false,

        // see https://revealjs.com/vertical-slides/#navigation-mode
        navigationMode: 'default',

        // Randomizes the order of slides each time the presentation loads
        shuffle: false,

        // Turns fragments on and off globally
        fragments: true,

        // Flags whether to include the current fragment in the URL,
        // so that reloading brings you to the same fragment position
        fragmentInURL: true,

        // Flags if the presentation is running in an embedded mode,
        // i.e. contained within a limited portion of the screen
        embedded: false,

        // Flags if we should show a help overlay when the questionmark
        // key is pressed
        help: true,

        // Flags if it should be possible to pause the presentation (blackout)
        pause: true,

        // Flags if speaker notes should be visible to all viewers
        showNotes: false,

        // Global override for autoplaying embedded media (null/true/false)
        autoPlayMedia: null,

        // Global override for preloading lazy-loaded iframes (null/true/false)
        preloadIframes: null,

        // Number of milliseconds between automatically proceeding to the
        // next slide, disabled when set to 0, this value can be overwritten
        // by using a data-autoslide attribute on your slides
        autoSlide: 0,

        // Stop auto-sliding after user input
        autoSlideStoppable: true,

        // Use this method for navigation when auto-sliding
        autoSlideMethod: null,

        // Specify the average time in seconds that you think you will spend
        // presenting each slide. This is used to show a pacing timer in the
        // speaker view
        defaultTiming: null,

        // Enable slide navigation via mouse wheel
        mouseWheel: false,

        // The display mode that will be used to show slides
        display: 'block',

        // Hide cursor if inactive
        hideInactiveCursor: true,

        // Time before the cursor is hidden (in ms)
        hideCursorTime: 5000,

        // Opens links in an iframe preview overlay
        previewLinks: false,

        // Transition style (none/fade/slide/convex/concave/zoom)
        transition: 'slide',

        // Transition speed (default/fast/slow)
        transitionSpeed: 'default',

        // Transition style for full page slide backgrounds
        // (none/fade/slide/convex/concave/zoom)
        backgroundTransition: 'fade',

        // Number of slides away from the current that are visible
        viewDistance: 3,

        // Number of slides away from the current that are visible on mobile
        // devices. It is advisable to set this to a lower number than
        // viewDistance in order to save resources.
        mobileViewDistance: 2,

        // The "normal" size of the presentation, aspect ratio will be preserved
        // when the presentation is scaled to fit different resolutions. Can be
        // specified using percentage units.
        width: 1920,

        height: 1080,

        // reveal.js plugins
        plugins: [
          RevealNotes,
          RevealSearch,
          RevealZoom
        ]
      });
    </script>
    </body>
</html>
