INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8183666/Desktop/lab-1/rtl/sw_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_test
INFO: [VRFC 10-2458] undeclared symbol f, assumed default net type wire [C:/Users/8183666/Desktop/lab-1/rtl/sw_test.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/8183666/Desktop/lab-1/db/sw_test_db.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_test_db
