<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='131' u='c' c='_ZNK4llvm14SIRegisterInfo11isSGPRClassEPKNS_19TargetRegisterClassE'/>
<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='149' type='bool llvm::SIRegisterInfo::hasVGPRs(const llvm::TargetRegisterClass * RC) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='148'>/// \returns true if this class contains VGPR registers.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='285' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14getPhysRegBankEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='312' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign14getRegBankMaskEjji'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='439' u='c' c='_ZNK12_GLOBAL__N_118GCNRegBankReassign14isReassignableEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='153' u='c' c='_ZL15hasVGPROperandsRKN4llvm12MachineInstrEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='311' u='c' c='_ZL18phiHasVGPROperandsRKN4llvm12MachineInstrERKNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoEPKNS_11SIInstrInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='685' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='701' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp' l='701' u='c' c='_ZN12_GLOBAL__N_115SIFixSGPRCopies20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFixupVectorISel.cpp' l='144' u='c' c='_ZL20findSRegBaseAndIndexPN4llvm14MachineOperandERjS2_RNS_19MachineRegisterInfoEPKNS_14SIRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='476' u='c' c='_ZNK12_GLOBAL__N_114SIFoldOperands11foldOperandERN4llvm14MachineOperandEPNS1_12MachineInstrEjRNS1_15SmallVectorImplINS_13FoldCandidateEEERNS6_IS5_EE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1331' ll='1353' type='bool llvm::SIRegisterInfo::hasVGPRs(const llvm::TargetRegisterClass * RC) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1605' u='c' c='_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1329'>// TODO: It might be helpful to have some target specific flags in
// TargetRegisterClass to mark which classes are VGPRs to make this trivial.</doc>
