[{"commit":{"message":"8355667: RISC-V: Add backend implementation for unsigned vector Min \/ Max operations"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/VectorCommutativeOperSharingTest.java"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorapi\/VectorUnsignedMinMaxOperationsTest.java"}],"sha":"5937901502e527152074e587a2d2e205f7e85b8e"}]