-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity leading_ones_32_s is
port (
    ap_ready : OUT STD_LOGIC;
    din_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of leading_ones_32_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal idx_V_32_fu_309_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_idxu_V_14_phi_fu_107_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln22_fu_147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_2_fu_163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_24_fu_458_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal idx_V_16_fu_628_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_idxl_V_14_phi_fu_116_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln22_1_fu_482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_8_fu_777_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal idx_V_33_fu_463_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal idx_V_fu_782_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal upper_V_fu_131_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal upper_V_2_fu_153_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal upper_V_24_fu_169_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal upper_V_25_fu_185_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal upper_V_26_fu_201_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal upper_V_31_fu_217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_32_fu_229_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_33_fu_245_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_34_fu_257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_13_fu_195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_25_fu_225_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal idx_V_26_fu_237_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal idxl_V_13_fu_273_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln22_14_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_27_fu_253_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal idx_V_28_fu_265_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal idxu_V_12_fu_285_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln22_12_fu_179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_29_fu_281_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal idx_V_30_fu_293_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal idx_V_34_fu_301_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal upper_V_17_fu_318_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal upper_V_18_fu_334_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal upper_V_19_fu_350_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal upper_V_35_fu_366_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_36_fu_378_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_37_fu_394_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_38_fu_406_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_10_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_17_fu_374_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal idx_V_18_fu_386_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal idxl_V_9_fu_422_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln22_11_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_19_fu_402_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal idx_V_20_fu_414_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal idxu_V_9_fu_434_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln22_9_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_21_fu_430_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal idx_V_22_fu_442_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal idx_V_35_fu_450_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal upper_V_1_fu_472_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal upper_V_10_fu_488_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal upper_V_11_fu_504_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal upper_V_12_fu_520_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal upper_V_39_fu_536_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_40_fu_548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_41_fu_564_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_42_fu_576_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_7_fu_514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_9_fu_544_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal idx_V_10_fu_556_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal idxl_V_6_fu_592_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln22_8_fu_530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_11_fu_572_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal idx_V_12_fu_584_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal idxu_V_5_fu_604_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln22_6_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_13_fu_600_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal idx_V_14_fu_612_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal idx_V_36_fu_620_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal upper_V_3_fu_637_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal upper_V_4_fu_653_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal upper_V_5_fu_669_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal upper_V_43_fu_685_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_44_fu_697_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_45_fu_713_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal upper_V_46_fu_725_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln22_4_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_1_fu_693_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal idx_V_2_fu_705_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal idxl_V_2_fu_741_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln22_5_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_3_fu_721_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal idx_V_4_fu_733_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal idxu_V_2_fu_753_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln22_3_fu_647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_V_5_fu_749_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal idx_V_6_fu_761_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal idx_V_37_fu_769_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln883_fu_141_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin




    ap_phi_mux_idxl_V_14_phi_fu_116_p4_assign_proc : process(icmp_ln22_fu_147_p2, idx_V_16_fu_628_p3, icmp_ln22_1_fu_482_p2, idx_V_8_fu_777_p1)
    begin
        if ((icmp_ln22_fu_147_p2 = ap_const_lv1_1)) then
            if ((icmp_ln22_1_fu_482_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_idxl_V_14_phi_fu_116_p4 <= idx_V_8_fu_777_p1;
            elsif ((icmp_ln22_1_fu_482_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_idxl_V_14_phi_fu_116_p4 <= idx_V_16_fu_628_p3;
            else 
                ap_phi_mux_idxl_V_14_phi_fu_116_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_idxl_V_14_phi_fu_116_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_idxu_V_14_phi_fu_107_p4_assign_proc : process(idx_V_32_fu_309_p3, icmp_ln22_fu_147_p2, icmp_ln22_2_fu_163_p2, idx_V_24_fu_458_p1)
    begin
        if ((icmp_ln22_fu_147_p2 = ap_const_lv1_0)) then
            if ((icmp_ln22_2_fu_163_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_idxu_V_14_phi_fu_107_p4 <= idx_V_24_fu_458_p1;
            elsif ((icmp_ln22_2_fu_163_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_idxu_V_14_phi_fu_107_p4 <= idx_V_32_fu_309_p3;
            else 
                ap_phi_mux_idxu_V_14_phi_fu_107_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_idxu_V_14_phi_fu_107_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4_assign_proc : process(icmp_ln22_fu_147_p2, idx_V_33_fu_463_p3, idx_V_fu_782_p1)
    begin
        if ((icmp_ln22_fu_147_p2 = ap_const_lv1_1)) then 
            ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4 <= idx_V_fu_782_p1;
        elsif ((icmp_ln22_fu_147_p2 = ap_const_lv1_0)) then 
            ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4 <= idx_V_33_fu_463_p3;
        else 
            ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4 <= "XXXXX";
        end if; 
    end process;

    ap_ready <= ap_const_logic_1;
    ap_return_0 <= icmp_ln883_fu_141_p2;
    ap_return_1 <= ap_phi_mux_ssdm_int_V_write_ass_phi_fu_125_p4;
    icmp_ln22_10_fu_344_p2 <= "1" when (upper_V_18_fu_334_p4 = ap_const_lv2_0) else "0";
    icmp_ln22_11_fu_360_p2 <= "1" when (upper_V_19_fu_350_p4 = ap_const_lv2_0) else "0";
    icmp_ln22_12_fu_179_p2 <= "1" when (upper_V_24_fu_169_p4 = ap_const_lv4_0) else "0";
    icmp_ln22_13_fu_195_p2 <= "1" when (upper_V_25_fu_185_p4 = ap_const_lv2_0) else "0";
    icmp_ln22_14_fu_211_p2 <= "1" when (upper_V_26_fu_201_p4 = ap_const_lv2_0) else "0";
    icmp_ln22_1_fu_482_p2 <= "1" when (upper_V_1_fu_472_p4 = ap_const_lv8_0) else "0";
    icmp_ln22_2_fu_163_p2 <= "1" when (upper_V_2_fu_153_p4 = ap_const_lv8_0) else "0";
    icmp_ln22_3_fu_647_p2 <= "1" when (upper_V_3_fu_637_p4 = ap_const_lv4_0) else "0";
    icmp_ln22_4_fu_663_p2 <= "1" when (upper_V_4_fu_653_p4 = ap_const_lv2_0) else "0";
    icmp_ln22_5_fu_679_p2 <= "1" when (upper_V_5_fu_669_p4 = ap_const_lv2_0) else "0";
    icmp_ln22_6_fu_498_p2 <= "1" when (upper_V_10_fu_488_p4 = ap_const_lv4_0) else "0";
    icmp_ln22_7_fu_514_p2 <= "1" when (upper_V_11_fu_504_p4 = ap_const_lv2_0) else "0";
    icmp_ln22_8_fu_530_p2 <= "1" when (upper_V_12_fu_520_p4 = ap_const_lv2_0) else "0";
    icmp_ln22_9_fu_328_p2 <= "1" when (upper_V_17_fu_318_p4 = ap_const_lv4_0) else "0";
    icmp_ln22_fu_147_p2 <= "1" when (upper_V_fu_131_p4 = ap_const_lv16_0) else "0";
    icmp_ln883_fu_141_p2 <= "0" when (din_V_read = ap_const_lv32_0) else "1";
    idx_V_10_fu_556_p3 <= (ap_const_lv1_1 & upper_V_40_fu_548_p3);
    idx_V_11_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upper_V_41_fu_564_p3),2));
    idx_V_12_fu_584_p3 <= (ap_const_lv1_1 & upper_V_42_fu_576_p3);
    idx_V_13_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idxl_V_6_fu_592_p3),3));
    idx_V_14_fu_612_p3 <= (ap_const_lv1_1 & idxu_V_5_fu_604_p3);
    idx_V_16_fu_628_p3 <= (ap_const_lv1_1 & idx_V_36_fu_620_p3);
    idx_V_17_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upper_V_35_fu_366_p3),2));
    idx_V_18_fu_386_p3 <= (ap_const_lv1_1 & upper_V_36_fu_378_p3);
    idx_V_19_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upper_V_37_fu_394_p3),2));
    idx_V_1_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upper_V_43_fu_685_p3),2));
    idx_V_20_fu_414_p3 <= (ap_const_lv1_1 & upper_V_38_fu_406_p3);
    idx_V_21_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idxl_V_9_fu_422_p3),3));
    idx_V_22_fu_442_p3 <= (ap_const_lv1_1 & idxu_V_9_fu_434_p3);
    idx_V_24_fu_458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_V_35_fu_450_p3),4));
    idx_V_25_fu_225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upper_V_31_fu_217_p3),2));
    idx_V_26_fu_237_p3 <= (ap_const_lv1_1 & upper_V_32_fu_229_p3);
    idx_V_27_fu_253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upper_V_33_fu_245_p3),2));
    idx_V_28_fu_265_p3 <= (ap_const_lv1_1 & upper_V_34_fu_257_p3);
    idx_V_29_fu_281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idxl_V_13_fu_273_p3),3));
    idx_V_2_fu_705_p3 <= (ap_const_lv1_1 & upper_V_44_fu_697_p3);
    idx_V_30_fu_293_p3 <= (ap_const_lv1_1 & idxu_V_12_fu_285_p3);
    idx_V_32_fu_309_p3 <= (ap_const_lv1_1 & idx_V_34_fu_301_p3);
    idx_V_33_fu_463_p3 <= (ap_const_lv1_1 & ap_phi_mux_idxu_V_14_phi_fu_107_p4);
    idx_V_34_fu_301_p3 <= 
        idx_V_29_fu_281_p1 when (icmp_ln22_12_fu_179_p2(0) = '1') else 
        idx_V_30_fu_293_p3;
    idx_V_35_fu_450_p3 <= 
        idx_V_21_fu_430_p1 when (icmp_ln22_9_fu_328_p2(0) = '1') else 
        idx_V_22_fu_442_p3;
    idx_V_36_fu_620_p3 <= 
        idx_V_13_fu_600_p1 when (icmp_ln22_6_fu_498_p2(0) = '1') else 
        idx_V_14_fu_612_p3;
    idx_V_37_fu_769_p3 <= 
        idx_V_5_fu_749_p1 when (icmp_ln22_3_fu_647_p2(0) = '1') else 
        idx_V_6_fu_761_p3;
    idx_V_3_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upper_V_45_fu_713_p3),2));
    idx_V_4_fu_733_p3 <= (ap_const_lv1_1 & upper_V_46_fu_725_p3);
    idx_V_5_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idxl_V_2_fu_741_p3),3));
    idx_V_6_fu_761_p3 <= (ap_const_lv1_1 & idxu_V_2_fu_753_p3);
    idx_V_8_fu_777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_V_37_fu_769_p3),4));
    idx_V_9_fu_544_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(upper_V_39_fu_536_p3),2));
    idx_V_fu_782_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_idxl_V_14_phi_fu_116_p4),5));
    idxl_V_13_fu_273_p3 <= 
        idx_V_25_fu_225_p1 when (icmp_ln22_13_fu_195_p2(0) = '1') else 
        idx_V_26_fu_237_p3;
    idxl_V_2_fu_741_p3 <= 
        idx_V_1_fu_693_p1 when (icmp_ln22_4_fu_663_p2(0) = '1') else 
        idx_V_2_fu_705_p3;
    idxl_V_6_fu_592_p3 <= 
        idx_V_9_fu_544_p1 when (icmp_ln22_7_fu_514_p2(0) = '1') else 
        idx_V_10_fu_556_p3;
    idxl_V_9_fu_422_p3 <= 
        idx_V_17_fu_374_p1 when (icmp_ln22_10_fu_344_p2(0) = '1') else 
        idx_V_18_fu_386_p3;
    idxu_V_12_fu_285_p3 <= 
        idx_V_27_fu_253_p1 when (icmp_ln22_14_fu_211_p2(0) = '1') else 
        idx_V_28_fu_265_p3;
    idxu_V_2_fu_753_p3 <= 
        idx_V_3_fu_721_p1 when (icmp_ln22_5_fu_679_p2(0) = '1') else 
        idx_V_4_fu_733_p3;
    idxu_V_5_fu_604_p3 <= 
        idx_V_11_fu_572_p1 when (icmp_ln22_8_fu_530_p2(0) = '1') else 
        idx_V_12_fu_584_p3;
    idxu_V_9_fu_434_p3 <= 
        idx_V_19_fu_402_p1 when (icmp_ln22_11_fu_360_p2(0) = '1') else 
        idx_V_20_fu_414_p3;
    upper_V_10_fu_488_p4 <= din_V_read(15 downto 12);
    upper_V_11_fu_504_p4 <= din_V_read(11 downto 10);
    upper_V_12_fu_520_p4 <= din_V_read(15 downto 14);
    upper_V_17_fu_318_p4 <= din_V_read(23 downto 20);
    upper_V_18_fu_334_p4 <= din_V_read(19 downto 18);
    upper_V_19_fu_350_p4 <= din_V_read(23 downto 22);
    upper_V_1_fu_472_p4 <= din_V_read(15 downto 8);
    upper_V_24_fu_169_p4 <= din_V_read(31 downto 28);
    upper_V_25_fu_185_p4 <= din_V_read(27 downto 26);
    upper_V_26_fu_201_p4 <= din_V_read(31 downto 30);
    upper_V_2_fu_153_p4 <= din_V_read(31 downto 24);
    upper_V_31_fu_217_p3 <= din_V_read(25 downto 25);
    upper_V_32_fu_229_p3 <= din_V_read(27 downto 27);
    upper_V_33_fu_245_p3 <= din_V_read(29 downto 29);
    upper_V_34_fu_257_p3 <= din_V_read(31 downto 31);
    upper_V_35_fu_366_p3 <= din_V_read(17 downto 17);
    upper_V_36_fu_378_p3 <= din_V_read(19 downto 19);
    upper_V_37_fu_394_p3 <= din_V_read(21 downto 21);
    upper_V_38_fu_406_p3 <= din_V_read(23 downto 23);
    upper_V_39_fu_536_p3 <= din_V_read(9 downto 9);
    upper_V_3_fu_637_p4 <= din_V_read(7 downto 4);
    upper_V_40_fu_548_p3 <= din_V_read(11 downto 11);
    upper_V_41_fu_564_p3 <= din_V_read(13 downto 13);
    upper_V_42_fu_576_p3 <= din_V_read(15 downto 15);
    upper_V_43_fu_685_p3 <= din_V_read(1 downto 1);
    upper_V_44_fu_697_p3 <= din_V_read(3 downto 3);
    upper_V_45_fu_713_p3 <= din_V_read(5 downto 5);
    upper_V_46_fu_725_p3 <= din_V_read(7 downto 7);
    upper_V_4_fu_653_p4 <= din_V_read(3 downto 2);
    upper_V_5_fu_669_p4 <= din_V_read(7 downto 6);
    upper_V_fu_131_p4 <= din_V_read(31 downto 16);
end behav;
