
zilconia_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000733c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  08007520  08007520  00017520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007920  08007920  00017920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007928  08007928  00017928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800792c  0800792c  0001792c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001e0  20000000  08007930  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005d8  200001e0  08007b10  000201e0  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  200007b8  08007b10  000207b8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 10 .debug_info   00020f97  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000439c  00000000  00000000  000411a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000930a  00000000  00000000  00045543  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000f98  00000000  00000000  0004e850  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001220  00000000  00000000  0004f7e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   000090e4  00000000  00000000  00050a08  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000541d  00000000  00000000  00059aec  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005ef09  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003af4  00000000  00000000  0005ef88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007504 	.word	0x08007504

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	08007504 	.word	0x08007504

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f092 0f00 	teq	r2, #0
 80005ba:	bf14      	ite	ne
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d0:	e720      	b.n	8000414 <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aedc 	beq.w	80003c2 <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6c1      	b.n	80003c2 <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_frsub>:
 8000bf0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bf4:	e002      	b.n	8000bfc <__addsf3>
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_fsub>:
 8000bf8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bfc <__addsf3>:
 8000bfc:	0042      	lsls	r2, r0, #1
 8000bfe:	bf1f      	itttt	ne
 8000c00:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c04:	ea92 0f03 	teqne	r2, r3
 8000c08:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c0c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c10:	d06a      	beq.n	8000ce8 <__addsf3+0xec>
 8000c12:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c16:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c1a:	bfc1      	itttt	gt
 8000c1c:	18d2      	addgt	r2, r2, r3
 8000c1e:	4041      	eorgt	r1, r0
 8000c20:	4048      	eorgt	r0, r1
 8000c22:	4041      	eorgt	r1, r0
 8000c24:	bfb8      	it	lt
 8000c26:	425b      	neglt	r3, r3
 8000c28:	2b19      	cmp	r3, #25
 8000c2a:	bf88      	it	hi
 8000c2c:	4770      	bxhi	lr
 8000c2e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c36:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c42:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c46:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c4a:	bf18      	it	ne
 8000c4c:	4249      	negne	r1, r1
 8000c4e:	ea92 0f03 	teq	r2, r3
 8000c52:	d03f      	beq.n	8000cd4 <__addsf3+0xd8>
 8000c54:	f1a2 0201 	sub.w	r2, r2, #1
 8000c58:	fa41 fc03 	asr.w	ip, r1, r3
 8000c5c:	eb10 000c 	adds.w	r0, r0, ip
 8000c60:	f1c3 0320 	rsb	r3, r3, #32
 8000c64:	fa01 f103 	lsl.w	r1, r1, r3
 8000c68:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6c:	d502      	bpl.n	8000c74 <__addsf3+0x78>
 8000c6e:	4249      	negs	r1, r1
 8000c70:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c74:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c78:	d313      	bcc.n	8000ca2 <__addsf3+0xa6>
 8000c7a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c7e:	d306      	bcc.n	8000c8e <__addsf3+0x92>
 8000c80:	0840      	lsrs	r0, r0, #1
 8000c82:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c86:	f102 0201 	add.w	r2, r2, #1
 8000c8a:	2afe      	cmp	r2, #254	; 0xfe
 8000c8c:	d251      	bcs.n	8000d32 <__addsf3+0x136>
 8000c8e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c96:	bf08      	it	eq
 8000c98:	f020 0001 	biceq.w	r0, r0, #1
 8000c9c:	ea40 0003 	orr.w	r0, r0, r3
 8000ca0:	4770      	bx	lr
 8000ca2:	0049      	lsls	r1, r1, #1
 8000ca4:	eb40 0000 	adc.w	r0, r0, r0
 8000ca8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000cac:	f1a2 0201 	sub.w	r2, r2, #1
 8000cb0:	d1ed      	bne.n	8000c8e <__addsf3+0x92>
 8000cb2:	fab0 fc80 	clz	ip, r0
 8000cb6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cba:	ebb2 020c 	subs.w	r2, r2, ip
 8000cbe:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cc2:	bfaa      	itet	ge
 8000cc4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cc8:	4252      	neglt	r2, r2
 8000cca:	4318      	orrge	r0, r3
 8000ccc:	bfbc      	itt	lt
 8000cce:	40d0      	lsrlt	r0, r2
 8000cd0:	4318      	orrlt	r0, r3
 8000cd2:	4770      	bx	lr
 8000cd4:	f092 0f00 	teq	r2, #0
 8000cd8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cdc:	bf06      	itte	eq
 8000cde:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000ce2:	3201      	addeq	r2, #1
 8000ce4:	3b01      	subne	r3, #1
 8000ce6:	e7b5      	b.n	8000c54 <__addsf3+0x58>
 8000ce8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cec:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cf0:	bf18      	it	ne
 8000cf2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf6:	d021      	beq.n	8000d3c <__addsf3+0x140>
 8000cf8:	ea92 0f03 	teq	r2, r3
 8000cfc:	d004      	beq.n	8000d08 <__addsf3+0x10c>
 8000cfe:	f092 0f00 	teq	r2, #0
 8000d02:	bf08      	it	eq
 8000d04:	4608      	moveq	r0, r1
 8000d06:	4770      	bx	lr
 8000d08:	ea90 0f01 	teq	r0, r1
 8000d0c:	bf1c      	itt	ne
 8000d0e:	2000      	movne	r0, #0
 8000d10:	4770      	bxne	lr
 8000d12:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d16:	d104      	bne.n	8000d22 <__addsf3+0x126>
 8000d18:	0040      	lsls	r0, r0, #1
 8000d1a:	bf28      	it	cs
 8000d1c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d20:	4770      	bx	lr
 8000d22:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d26:	bf3c      	itt	cc
 8000d28:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d2c:	4770      	bxcc	lr
 8000d2e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d32:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d36:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d3a:	4770      	bx	lr
 8000d3c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d40:	bf16      	itet	ne
 8000d42:	4608      	movne	r0, r1
 8000d44:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d48:	4601      	movne	r1, r0
 8000d4a:	0242      	lsls	r2, r0, #9
 8000d4c:	bf06      	itte	eq
 8000d4e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d52:	ea90 0f01 	teqeq	r0, r1
 8000d56:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d5a:	4770      	bx	lr

08000d5c <__aeabi_ui2f>:
 8000d5c:	f04f 0300 	mov.w	r3, #0
 8000d60:	e004      	b.n	8000d6c <__aeabi_i2f+0x8>
 8000d62:	bf00      	nop

08000d64 <__aeabi_i2f>:
 8000d64:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d68:	bf48      	it	mi
 8000d6a:	4240      	negmi	r0, r0
 8000d6c:	ea5f 0c00 	movs.w	ip, r0
 8000d70:	bf08      	it	eq
 8000d72:	4770      	bxeq	lr
 8000d74:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d78:	4601      	mov	r1, r0
 8000d7a:	f04f 0000 	mov.w	r0, #0
 8000d7e:	e01c      	b.n	8000dba <__aeabi_l2f+0x2a>

08000d80 <__aeabi_ul2f>:
 8000d80:	ea50 0201 	orrs.w	r2, r0, r1
 8000d84:	bf08      	it	eq
 8000d86:	4770      	bxeq	lr
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e00a      	b.n	8000da4 <__aeabi_l2f+0x14>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_l2f>:
 8000d90:	ea50 0201 	orrs.w	r2, r0, r1
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d9c:	d502      	bpl.n	8000da4 <__aeabi_l2f+0x14>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	ea5f 0c01 	movs.w	ip, r1
 8000da8:	bf02      	ittt	eq
 8000daa:	4684      	moveq	ip, r0
 8000dac:	4601      	moveq	r1, r0
 8000dae:	2000      	moveq	r0, #0
 8000db0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000db4:	bf08      	it	eq
 8000db6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000dba:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dbe:	fabc f28c 	clz	r2, ip
 8000dc2:	3a08      	subs	r2, #8
 8000dc4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dc8:	db10      	blt.n	8000dec <__aeabi_l2f+0x5c>
 8000dca:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dce:	4463      	add	r3, ip
 8000dd0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dd4:	f1c2 0220 	rsb	r2, r2, #32
 8000dd8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000ddc:	fa20 f202 	lsr.w	r2, r0, r2
 8000de0:	eb43 0002 	adc.w	r0, r3, r2
 8000de4:	bf08      	it	eq
 8000de6:	f020 0001 	biceq.w	r0, r0, #1
 8000dea:	4770      	bx	lr
 8000dec:	f102 0220 	add.w	r2, r2, #32
 8000df0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df4:	f1c2 0220 	rsb	r2, r2, #32
 8000df8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dfc:	fa21 f202 	lsr.w	r2, r1, r2
 8000e00:	eb43 0002 	adc.w	r0, r3, r2
 8000e04:	bf08      	it	eq
 8000e06:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_uldivmod>:
 8000e0c:	b953      	cbnz	r3, 8000e24 <__aeabi_uldivmod+0x18>
 8000e0e:	b94a      	cbnz	r2, 8000e24 <__aeabi_uldivmod+0x18>
 8000e10:	2900      	cmp	r1, #0
 8000e12:	bf08      	it	eq
 8000e14:	2800      	cmpeq	r0, #0
 8000e16:	bf1c      	itt	ne
 8000e18:	f04f 31ff 	movne.w	r1, #4294967295
 8000e1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000e20:	f000 b97a 	b.w	8001118 <__aeabi_idiv0>
 8000e24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e2c:	f000 f806 	bl	8000e3c <__udivmoddi4>
 8000e30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e38:	b004      	add	sp, #16
 8000e3a:	4770      	bx	lr

08000e3c <__udivmoddi4>:
 8000e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e40:	468c      	mov	ip, r1
 8000e42:	460d      	mov	r5, r1
 8000e44:	4604      	mov	r4, r0
 8000e46:	9e08      	ldr	r6, [sp, #32]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d151      	bne.n	8000ef0 <__udivmoddi4+0xb4>
 8000e4c:	428a      	cmp	r2, r1
 8000e4e:	4617      	mov	r7, r2
 8000e50:	d96d      	bls.n	8000f2e <__udivmoddi4+0xf2>
 8000e52:	fab2 fe82 	clz	lr, r2
 8000e56:	f1be 0f00 	cmp.w	lr, #0
 8000e5a:	d00b      	beq.n	8000e74 <__udivmoddi4+0x38>
 8000e5c:	f1ce 0c20 	rsb	ip, lr, #32
 8000e60:	fa01 f50e 	lsl.w	r5, r1, lr
 8000e64:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000e68:	fa02 f70e 	lsl.w	r7, r2, lr
 8000e6c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000e70:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e74:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000e78:	0c25      	lsrs	r5, r4, #16
 8000e7a:	fbbc f8fa 	udiv	r8, ip, sl
 8000e7e:	fa1f f987 	uxth.w	r9, r7
 8000e82:	fb0a cc18 	mls	ip, sl, r8, ip
 8000e86:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000e8a:	fb08 f309 	mul.w	r3, r8, r9
 8000e8e:	42ab      	cmp	r3, r5
 8000e90:	d90a      	bls.n	8000ea8 <__udivmoddi4+0x6c>
 8000e92:	19ed      	adds	r5, r5, r7
 8000e94:	f108 32ff 	add.w	r2, r8, #4294967295
 8000e98:	f080 8123 	bcs.w	80010e2 <__udivmoddi4+0x2a6>
 8000e9c:	42ab      	cmp	r3, r5
 8000e9e:	f240 8120 	bls.w	80010e2 <__udivmoddi4+0x2a6>
 8000ea2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea6:	443d      	add	r5, r7
 8000ea8:	1aed      	subs	r5, r5, r3
 8000eaa:	b2a4      	uxth	r4, r4
 8000eac:	fbb5 f0fa 	udiv	r0, r5, sl
 8000eb0:	fb0a 5510 	mls	r5, sl, r0, r5
 8000eb4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eb8:	fb00 f909 	mul.w	r9, r0, r9
 8000ebc:	45a1      	cmp	r9, r4
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x98>
 8000ec0:	19e4      	adds	r4, r4, r7
 8000ec2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec6:	f080 810a 	bcs.w	80010de <__udivmoddi4+0x2a2>
 8000eca:	45a1      	cmp	r9, r4
 8000ecc:	f240 8107 	bls.w	80010de <__udivmoddi4+0x2a2>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 0409 	sub.w	r4, r4, r9
 8000ed8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000edc:	2100      	movs	r1, #0
 8000ede:	2e00      	cmp	r6, #0
 8000ee0:	d061      	beq.n	8000fa6 <__udivmoddi4+0x16a>
 8000ee2:	fa24 f40e 	lsr.w	r4, r4, lr
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	6034      	str	r4, [r6, #0]
 8000eea:	6073      	str	r3, [r6, #4]
 8000eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef0:	428b      	cmp	r3, r1
 8000ef2:	d907      	bls.n	8000f04 <__udivmoddi4+0xc8>
 8000ef4:	2e00      	cmp	r6, #0
 8000ef6:	d054      	beq.n	8000fa2 <__udivmoddi4+0x166>
 8000ef8:	2100      	movs	r1, #0
 8000efa:	e886 0021 	stmia.w	r6, {r0, r5}
 8000efe:	4608      	mov	r0, r1
 8000f00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f04:	fab3 f183 	clz	r1, r3
 8000f08:	2900      	cmp	r1, #0
 8000f0a:	f040 808e 	bne.w	800102a <__udivmoddi4+0x1ee>
 8000f0e:	42ab      	cmp	r3, r5
 8000f10:	d302      	bcc.n	8000f18 <__udivmoddi4+0xdc>
 8000f12:	4282      	cmp	r2, r0
 8000f14:	f200 80fa 	bhi.w	800110c <__udivmoddi4+0x2d0>
 8000f18:	1a84      	subs	r4, r0, r2
 8000f1a:	eb65 0503 	sbc.w	r5, r5, r3
 8000f1e:	2001      	movs	r0, #1
 8000f20:	46ac      	mov	ip, r5
 8000f22:	2e00      	cmp	r6, #0
 8000f24:	d03f      	beq.n	8000fa6 <__udivmoddi4+0x16a>
 8000f26:	e886 1010 	stmia.w	r6, {r4, ip}
 8000f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f2e:	b912      	cbnz	r2, 8000f36 <__udivmoddi4+0xfa>
 8000f30:	2701      	movs	r7, #1
 8000f32:	fbb7 f7f2 	udiv	r7, r7, r2
 8000f36:	fab7 fe87 	clz	lr, r7
 8000f3a:	f1be 0f00 	cmp.w	lr, #0
 8000f3e:	d134      	bne.n	8000faa <__udivmoddi4+0x16e>
 8000f40:	1beb      	subs	r3, r5, r7
 8000f42:	0c3a      	lsrs	r2, r7, #16
 8000f44:	fa1f fc87 	uxth.w	ip, r7
 8000f48:	2101      	movs	r1, #1
 8000f4a:	fbb3 f8f2 	udiv	r8, r3, r2
 8000f4e:	0c25      	lsrs	r5, r4, #16
 8000f50:	fb02 3318 	mls	r3, r2, r8, r3
 8000f54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000f58:	fb0c f308 	mul.w	r3, ip, r8
 8000f5c:	42ab      	cmp	r3, r5
 8000f5e:	d907      	bls.n	8000f70 <__udivmoddi4+0x134>
 8000f60:	19ed      	adds	r5, r5, r7
 8000f62:	f108 30ff 	add.w	r0, r8, #4294967295
 8000f66:	d202      	bcs.n	8000f6e <__udivmoddi4+0x132>
 8000f68:	42ab      	cmp	r3, r5
 8000f6a:	f200 80d1 	bhi.w	8001110 <__udivmoddi4+0x2d4>
 8000f6e:	4680      	mov	r8, r0
 8000f70:	1aed      	subs	r5, r5, r3
 8000f72:	b2a3      	uxth	r3, r4
 8000f74:	fbb5 f0f2 	udiv	r0, r5, r2
 8000f78:	fb02 5510 	mls	r5, r2, r0, r5
 8000f7c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000f80:	fb0c fc00 	mul.w	ip, ip, r0
 8000f84:	45a4      	cmp	ip, r4
 8000f86:	d907      	bls.n	8000f98 <__udivmoddi4+0x15c>
 8000f88:	19e4      	adds	r4, r4, r7
 8000f8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f8e:	d202      	bcs.n	8000f96 <__udivmoddi4+0x15a>
 8000f90:	45a4      	cmp	ip, r4
 8000f92:	f200 80b8 	bhi.w	8001106 <__udivmoddi4+0x2ca>
 8000f96:	4618      	mov	r0, r3
 8000f98:	eba4 040c 	sub.w	r4, r4, ip
 8000f9c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fa0:	e79d      	b.n	8000ede <__udivmoddi4+0xa2>
 8000fa2:	4631      	mov	r1, r6
 8000fa4:	4630      	mov	r0, r6
 8000fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000faa:	f1ce 0420 	rsb	r4, lr, #32
 8000fae:	fa05 f30e 	lsl.w	r3, r5, lr
 8000fb2:	fa07 f70e 	lsl.w	r7, r7, lr
 8000fb6:	fa20 f804 	lsr.w	r8, r0, r4
 8000fba:	0c3a      	lsrs	r2, r7, #16
 8000fbc:	fa25 f404 	lsr.w	r4, r5, r4
 8000fc0:	ea48 0803 	orr.w	r8, r8, r3
 8000fc4:	fbb4 f1f2 	udiv	r1, r4, r2
 8000fc8:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000fcc:	fb02 4411 	mls	r4, r2, r1, r4
 8000fd0:	fa1f fc87 	uxth.w	ip, r7
 8000fd4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000fd8:	fb01 f30c 	mul.w	r3, r1, ip
 8000fdc:	42ab      	cmp	r3, r5
 8000fde:	fa00 f40e 	lsl.w	r4, r0, lr
 8000fe2:	d909      	bls.n	8000ff8 <__udivmoddi4+0x1bc>
 8000fe4:	19ed      	adds	r5, r5, r7
 8000fe6:	f101 30ff 	add.w	r0, r1, #4294967295
 8000fea:	f080 808a 	bcs.w	8001102 <__udivmoddi4+0x2c6>
 8000fee:	42ab      	cmp	r3, r5
 8000ff0:	f240 8087 	bls.w	8001102 <__udivmoddi4+0x2c6>
 8000ff4:	3902      	subs	r1, #2
 8000ff6:	443d      	add	r5, r7
 8000ff8:	1aeb      	subs	r3, r5, r3
 8000ffa:	fa1f f588 	uxth.w	r5, r8
 8000ffe:	fbb3 f0f2 	udiv	r0, r3, r2
 8001002:	fb02 3310 	mls	r3, r2, r0, r3
 8001006:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800100a:	fb00 f30c 	mul.w	r3, r0, ip
 800100e:	42ab      	cmp	r3, r5
 8001010:	d907      	bls.n	8001022 <__udivmoddi4+0x1e6>
 8001012:	19ed      	adds	r5, r5, r7
 8001014:	f100 38ff 	add.w	r8, r0, #4294967295
 8001018:	d26f      	bcs.n	80010fa <__udivmoddi4+0x2be>
 800101a:	42ab      	cmp	r3, r5
 800101c:	d96d      	bls.n	80010fa <__udivmoddi4+0x2be>
 800101e:	3802      	subs	r0, #2
 8001020:	443d      	add	r5, r7
 8001022:	1aeb      	subs	r3, r5, r3
 8001024:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001028:	e78f      	b.n	8000f4a <__udivmoddi4+0x10e>
 800102a:	f1c1 0720 	rsb	r7, r1, #32
 800102e:	fa22 f807 	lsr.w	r8, r2, r7
 8001032:	408b      	lsls	r3, r1
 8001034:	fa05 f401 	lsl.w	r4, r5, r1
 8001038:	ea48 0303 	orr.w	r3, r8, r3
 800103c:	fa20 fe07 	lsr.w	lr, r0, r7
 8001040:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8001044:	40fd      	lsrs	r5, r7
 8001046:	ea4e 0e04 	orr.w	lr, lr, r4
 800104a:	fbb5 f9fc 	udiv	r9, r5, ip
 800104e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8001052:	fb0c 5519 	mls	r5, ip, r9, r5
 8001056:	fa1f f883 	uxth.w	r8, r3
 800105a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800105e:	fb09 f408 	mul.w	r4, r9, r8
 8001062:	42ac      	cmp	r4, r5
 8001064:	fa02 f201 	lsl.w	r2, r2, r1
 8001068:	fa00 fa01 	lsl.w	sl, r0, r1
 800106c:	d908      	bls.n	8001080 <__udivmoddi4+0x244>
 800106e:	18ed      	adds	r5, r5, r3
 8001070:	f109 30ff 	add.w	r0, r9, #4294967295
 8001074:	d243      	bcs.n	80010fe <__udivmoddi4+0x2c2>
 8001076:	42ac      	cmp	r4, r5
 8001078:	d941      	bls.n	80010fe <__udivmoddi4+0x2c2>
 800107a:	f1a9 0902 	sub.w	r9, r9, #2
 800107e:	441d      	add	r5, r3
 8001080:	1b2d      	subs	r5, r5, r4
 8001082:	fa1f fe8e 	uxth.w	lr, lr
 8001086:	fbb5 f0fc 	udiv	r0, r5, ip
 800108a:	fb0c 5510 	mls	r5, ip, r0, r5
 800108e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8001092:	fb00 f808 	mul.w	r8, r0, r8
 8001096:	45a0      	cmp	r8, r4
 8001098:	d907      	bls.n	80010aa <__udivmoddi4+0x26e>
 800109a:	18e4      	adds	r4, r4, r3
 800109c:	f100 35ff 	add.w	r5, r0, #4294967295
 80010a0:	d229      	bcs.n	80010f6 <__udivmoddi4+0x2ba>
 80010a2:	45a0      	cmp	r8, r4
 80010a4:	d927      	bls.n	80010f6 <__udivmoddi4+0x2ba>
 80010a6:	3802      	subs	r0, #2
 80010a8:	441c      	add	r4, r3
 80010aa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80010ae:	eba4 0408 	sub.w	r4, r4, r8
 80010b2:	fba0 8902 	umull	r8, r9, r0, r2
 80010b6:	454c      	cmp	r4, r9
 80010b8:	46c6      	mov	lr, r8
 80010ba:	464d      	mov	r5, r9
 80010bc:	d315      	bcc.n	80010ea <__udivmoddi4+0x2ae>
 80010be:	d012      	beq.n	80010e6 <__udivmoddi4+0x2aa>
 80010c0:	b156      	cbz	r6, 80010d8 <__udivmoddi4+0x29c>
 80010c2:	ebba 030e 	subs.w	r3, sl, lr
 80010c6:	eb64 0405 	sbc.w	r4, r4, r5
 80010ca:	fa04 f707 	lsl.w	r7, r4, r7
 80010ce:	40cb      	lsrs	r3, r1
 80010d0:	431f      	orrs	r7, r3
 80010d2:	40cc      	lsrs	r4, r1
 80010d4:	6037      	str	r7, [r6, #0]
 80010d6:	6074      	str	r4, [r6, #4]
 80010d8:	2100      	movs	r1, #0
 80010da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010de:	4618      	mov	r0, r3
 80010e0:	e6f8      	b.n	8000ed4 <__udivmoddi4+0x98>
 80010e2:	4690      	mov	r8, r2
 80010e4:	e6e0      	b.n	8000ea8 <__udivmoddi4+0x6c>
 80010e6:	45c2      	cmp	sl, r8
 80010e8:	d2ea      	bcs.n	80010c0 <__udivmoddi4+0x284>
 80010ea:	ebb8 0e02 	subs.w	lr, r8, r2
 80010ee:	eb69 0503 	sbc.w	r5, r9, r3
 80010f2:	3801      	subs	r0, #1
 80010f4:	e7e4      	b.n	80010c0 <__udivmoddi4+0x284>
 80010f6:	4628      	mov	r0, r5
 80010f8:	e7d7      	b.n	80010aa <__udivmoddi4+0x26e>
 80010fa:	4640      	mov	r0, r8
 80010fc:	e791      	b.n	8001022 <__udivmoddi4+0x1e6>
 80010fe:	4681      	mov	r9, r0
 8001100:	e7be      	b.n	8001080 <__udivmoddi4+0x244>
 8001102:	4601      	mov	r1, r0
 8001104:	e778      	b.n	8000ff8 <__udivmoddi4+0x1bc>
 8001106:	3802      	subs	r0, #2
 8001108:	443c      	add	r4, r7
 800110a:	e745      	b.n	8000f98 <__udivmoddi4+0x15c>
 800110c:	4608      	mov	r0, r1
 800110e:	e708      	b.n	8000f22 <__udivmoddi4+0xe6>
 8001110:	f1a8 0802 	sub.w	r8, r8, #2
 8001114:	443d      	add	r5, r7
 8001116:	e72b      	b.n	8000f70 <__udivmoddi4+0x134>

08001118 <__aeabi_idiv0>:
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop

0800111c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800111c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800111e:	4a0e      	ldr	r2, [pc, #56]	; (8001158 <HAL_InitTick+0x3c>)
 8001120:	4b0e      	ldr	r3, [pc, #56]	; (800115c <HAL_InitTick+0x40>)
{
 8001122:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001124:	7818      	ldrb	r0, [r3, #0]
 8001126:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800112a:	fbb3 f3f0 	udiv	r3, r3, r0
 800112e:	6810      	ldr	r0, [r2, #0]
 8001130:	fbb0 f0f3 	udiv	r0, r0, r3
 8001134:	f000 faba 	bl	80016ac <HAL_SYSTICK_Config>
 8001138:	4604      	mov	r4, r0
 800113a:	b958      	cbnz	r0, 8001154 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800113c:	2d0f      	cmp	r5, #15
 800113e:	d809      	bhi.n	8001154 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001140:	4602      	mov	r2, r0
 8001142:	4629      	mov	r1, r5
 8001144:	f04f 30ff 	mov.w	r0, #4294967295
 8001148:	f000 fa6e 	bl	8001628 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800114c:	4b04      	ldr	r3, [pc, #16]	; (8001160 <HAL_InitTick+0x44>)
 800114e:	4620      	mov	r0, r4
 8001150:	601d      	str	r5, [r3, #0]
 8001152:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001154:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001156:	bd38      	pop	{r3, r4, r5, pc}
 8001158:	2000000c 	.word	0x2000000c
 800115c:	20000000 	.word	0x20000000
 8001160:	20000004 	.word	0x20000004

08001164 <HAL_Init>:
{
 8001164:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001166:	4b0b      	ldr	r3, [pc, #44]	; (8001194 <HAL_Init+0x30>)
 8001168:	681a      	ldr	r2, [r3, #0]
 800116a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800116e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001176:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800117e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001180:	2003      	movs	r0, #3
 8001182:	f000 fa3f 	bl	8001604 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001186:	2000      	movs	r0, #0
 8001188:	f7ff ffc8 	bl	800111c <HAL_InitTick>
  HAL_MspInit();
 800118c:	f003 f95e 	bl	800444c <HAL_MspInit>
}
 8001190:	2000      	movs	r0, #0
 8001192:	bd08      	pop	{r3, pc}
 8001194:	40023c00 	.word	0x40023c00

08001198 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001198:	4a03      	ldr	r2, [pc, #12]	; (80011a8 <HAL_IncTick+0x10>)
 800119a:	4b04      	ldr	r3, [pc, #16]	; (80011ac <HAL_IncTick+0x14>)
 800119c:	6811      	ldr	r1, [r2, #0]
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	440b      	add	r3, r1
 80011a2:	6013      	str	r3, [r2, #0]
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	20000260 	.word	0x20000260
 80011ac:	20000000 	.word	0x20000000

080011b0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011b0:	4b01      	ldr	r3, [pc, #4]	; (80011b8 <HAL_GetTick+0x8>)
 80011b2:	6818      	ldr	r0, [r3, #0]
}
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	20000260 	.word	0x20000260

080011bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011bc:	b538      	push	{r3, r4, r5, lr}
 80011be:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80011c0:	f7ff fff6 	bl	80011b0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011c4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80011c6:	bf1c      	itt	ne
 80011c8:	4b05      	ldrne	r3, [pc, #20]	; (80011e0 <HAL_Delay+0x24>)
 80011ca:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80011cc:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80011ce:	bf18      	it	ne
 80011d0:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011d2:	f7ff ffed 	bl	80011b0 <HAL_GetTick>
 80011d6:	1b40      	subs	r0, r0, r5
 80011d8:	4284      	cmp	r4, r0
 80011da:	d8fa      	bhi.n	80011d2 <HAL_Delay+0x16>
  {
  }
}
 80011dc:	bd38      	pop	{r3, r4, r5, pc}
 80011de:	bf00      	nop
 80011e0:	20000000 	.word	0x20000000

080011e4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011e4:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011e6:	4604      	mov	r4, r0
 80011e8:	2800      	cmp	r0, #0
 80011ea:	f000 809b 	beq.w	8001324 <HAL_ADC_Init+0x140>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80011ee:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80011f0:	b925      	cbnz	r5, 80011fc <HAL_ADC_Init+0x18>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011f2:	f002 fa0f 	bl	8003614 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80011f6:	6465      	str	r5, [r4, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80011f8:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80011fe:	06db      	lsls	r3, r3, #27
 8001200:	f100 808e 	bmi.w	8001320 <HAL_ADC_Init+0x13c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001204:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001206:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800120a:	f023 0302 	bic.w	r3, r3, #2
 800120e:	f043 0302 	orr.w	r3, r3, #2
 8001212:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001214:	4b44      	ldr	r3, [pc, #272]	; (8001328 <HAL_ADC_Init+0x144>)
 8001216:	685a      	ldr	r2, [r3, #4]
 8001218:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800121c:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800121e:	685a      	ldr	r2, [r3, #4]
 8001220:	6861      	ldr	r1, [r4, #4]
 8001222:	430a      	orrs	r2, r1
 8001224:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001226:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001228:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800122a:	685a      	ldr	r2, [r3, #4]
 800122c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001230:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001232:	685a      	ldr	r2, [r3, #4]
 8001234:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001238:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800123a:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800123c:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800123e:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001242:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001244:	685a      	ldr	r2, [r3, #4]
 8001246:	430a      	orrs	r2, r1
 8001248:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800124a:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800124c:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800124e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001252:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001254:	689a      	ldr	r2, [r3, #8]
 8001256:	430a      	orrs	r2, r1
 8001258:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800125a:	4934      	ldr	r1, [pc, #208]	; (800132c <HAL_ADC_Init+0x148>)
 800125c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800125e:	428a      	cmp	r2, r1
 8001260:	d052      	beq.n	8001308 <HAL_ADC_Init+0x124>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001262:	6899      	ldr	r1, [r3, #8]
 8001264:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001268:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800126a:	6899      	ldr	r1, [r3, #8]
 800126c:	430a      	orrs	r2, r1
 800126e:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001270:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001272:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001274:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001278:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800127a:	689a      	ldr	r2, [r3, #8]
 800127c:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800127e:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001280:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001282:	7e21      	ldrb	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001284:	f022 0202 	bic.w	r2, r2, #2
 8001288:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800128a:	689a      	ldr	r2, [r3, #8]
 800128c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001290:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001292:	f894 2020 	ldrb.w	r2, [r4, #32]
 8001296:	2a00      	cmp	r2, #0
 8001298:	d03e      	beq.n	8001318 <HAL_ADC_Init+0x134>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800129a:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800129c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800129e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80012a2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80012a4:	685a      	ldr	r2, [r3, #4]
 80012a6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80012aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80012ac:	685a      	ldr	r2, [r3, #4]
 80012ae:	3901      	subs	r1, #1
 80012b0:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80012b4:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80012b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80012b8:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80012ba:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80012be:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80012c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012c2:	3901      	subs	r1, #1
 80012c4:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 80012c8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80012ca:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80012cc:	f894 1030 	ldrb.w	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80012d0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80012d4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80012d6:	689a      	ldr	r2, [r3, #8]
 80012d8:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80012dc:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80012de:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80012e0:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80012e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80012e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80012e8:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80012ea:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80012ec:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80012f0:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80012f2:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80012f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012f6:	f023 0303 	bic.w	r3, r3, #3
 80012fa:	f043 0301 	orr.w	r3, r3, #1
 80012fe:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001300:	2300      	movs	r3, #0
 8001302:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001306:	bd38      	pop	{r3, r4, r5, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001308:	689a      	ldr	r2, [r3, #8]
 800130a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800130e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001310:	689a      	ldr	r2, [r3, #8]
 8001312:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001316:	e7b2      	b.n	800127e <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001318:	685a      	ldr	r2, [r3, #4]
 800131a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800131e:	e7c9      	b.n	80012b4 <HAL_ADC_Init+0xd0>
    tmp_hal_status = HAL_ERROR;
 8001320:	2001      	movs	r0, #1
 8001322:	e7ed      	b.n	8001300 <HAL_ADC_Init+0x11c>
    return HAL_ERROR;
 8001324:	2001      	movs	r0, #1
}
 8001326:	bd38      	pop	{r3, r4, r5, pc}
 8001328:	40012300 	.word	0x40012300
 800132c:	0f000001 	.word	0x0f000001

08001330 <HAL_ADC_Start_DMA>:
{
 8001330:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001332:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8001334:	2200      	movs	r2, #0
 8001336:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001338:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 800133c:	2a01      	cmp	r2, #1
{
 800133e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8001340:	d065      	beq.n	800140e <HAL_ADC_Start_DMA+0xde>
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001342:	6805      	ldr	r5, [r0, #0]
  __HAL_LOCK(hadc);
 8001344:	2201      	movs	r2, #1
 8001346:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800134a:	68aa      	ldr	r2, [r5, #8]
 800134c:	07d2      	lsls	r2, r2, #31
 800134e:	d505      	bpl.n	800135c <HAL_ADC_Start_DMA+0x2c>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001350:	68aa      	ldr	r2, [r5, #8]
 8001352:	07d0      	lsls	r0, r2, #31
 8001354:	d415      	bmi.n	8001382 <HAL_ADC_Start_DMA+0x52>
  return HAL_OK;
 8001356:	2000      	movs	r0, #0
}
 8001358:	b003      	add	sp, #12
 800135a:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 800135c:	68aa      	ldr	r2, [r5, #8]
 800135e:	f042 0201 	orr.w	r2, r2, #1
 8001362:	60aa      	str	r2, [r5, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001364:	4a2b      	ldr	r2, [pc, #172]	; (8001414 <HAL_ADC_Start_DMA+0xe4>)
 8001366:	6810      	ldr	r0, [r2, #0]
 8001368:	4a2b      	ldr	r2, [pc, #172]	; (8001418 <HAL_ADC_Start_DMA+0xe8>)
 800136a:	fbb0 f0f2 	udiv	r0, r0, r2
 800136e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001372:	9001      	str	r0, [sp, #4]
    while(counter != 0U)
 8001374:	9a01      	ldr	r2, [sp, #4]
 8001376:	2a00      	cmp	r2, #0
 8001378:	d0ea      	beq.n	8001350 <HAL_ADC_Start_DMA+0x20>
      counter--;
 800137a:	9a01      	ldr	r2, [sp, #4]
 800137c:	3a01      	subs	r2, #1
 800137e:	9201      	str	r2, [sp, #4]
 8001380:	e7f8      	b.n	8001374 <HAL_ADC_Start_DMA+0x44>
    ADC_STATE_CLR_SET(hadc->State,
 8001382:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001384:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001388:	f020 0001 	bic.w	r0, r0, #1
 800138c:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8001390:	6420      	str	r0, [r4, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001392:	686a      	ldr	r2, [r5, #4]
 8001394:	0552      	lsls	r2, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001396:	bf41      	itttt	mi
 8001398:	6c20      	ldrmi	r0, [r4, #64]	; 0x40
 800139a:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 800139e:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80013a2:	6420      	strmi	r0, [r4, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013a4:	6c22      	ldr	r2, [r4, #64]	; 0x40
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80013a6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013ac:	bf1c      	itt	ne
 80013ae:	6c62      	ldrne	r2, [r4, #68]	; 0x44
 80013b0:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80013b4:	6462      	str	r2, [r4, #68]	; 0x44
    __HAL_UNLOCK(hadc);   
 80013b6:	2200      	movs	r2, #0
 80013b8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80013bc:	4a17      	ldr	r2, [pc, #92]	; (800141c <HAL_ADC_Start_DMA+0xec>)
 80013be:	63c2      	str	r2, [r0, #60]	; 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80013c0:	4a17      	ldr	r2, [pc, #92]	; (8001420 <HAL_ADC_Start_DMA+0xf0>)
 80013c2:	6402      	str	r2, [r0, #64]	; 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80013c4:	4a17      	ldr	r2, [pc, #92]	; (8001424 <HAL_ADC_Start_DMA+0xf4>)
 80013c6:	64c2      	str	r2, [r0, #76]	; 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013c8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80013cc:	602a      	str	r2, [r5, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80013ce:	686a      	ldr	r2, [r5, #4]
 80013d0:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80013d4:	606a      	str	r2, [r5, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80013d6:	68aa      	ldr	r2, [r5, #8]
 80013d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80013dc:	60aa      	str	r2, [r5, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80013de:	460a      	mov	r2, r1
 80013e0:	f105 014c 	add.w	r1, r5, #76	; 0x4c
 80013e4:	f000 fa0c 	bl	8001800 <HAL_DMA_Start_IT>
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80013e8:	4b0f      	ldr	r3, [pc, #60]	; (8001428 <HAL_ADC_Start_DMA+0xf8>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f013 0f1f 	tst.w	r3, #31
 80013f0:	6823      	ldr	r3, [r4, #0]
 80013f2:	d108      	bne.n	8001406 <HAL_ADC_Start_DMA+0xd6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80013f4:	6898      	ldr	r0, [r3, #8]
 80013f6:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 80013fa:	d1ac      	bne.n	8001356 <HAL_ADC_Start_DMA+0x26>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80013fc:	689a      	ldr	r2, [r3, #8]
 80013fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	e7a8      	b.n	8001358 <HAL_ADC_Start_DMA+0x28>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001406:	4a09      	ldr	r2, [pc, #36]	; (800142c <HAL_ADC_Start_DMA+0xfc>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d1a4      	bne.n	8001356 <HAL_ADC_Start_DMA+0x26>
 800140c:	e7f2      	b.n	80013f4 <HAL_ADC_Start_DMA+0xc4>
  __HAL_LOCK(hadc);
 800140e:	2002      	movs	r0, #2
 8001410:	e7a2      	b.n	8001358 <HAL_ADC_Start_DMA+0x28>
 8001412:	bf00      	nop
 8001414:	2000000c 	.word	0x2000000c
 8001418:	000f4240 	.word	0x000f4240
 800141c:	08001455 	.word	0x08001455
 8001420:	08001433 	.word	0x08001433
 8001424:	0800143f 	.word	0x0800143f
 8001428:	40012300 	.word	0x40012300
 800142c:	40012000 	.word	0x40012000

08001430 <HAL_ADC_ConvHalfCpltCallback>:
 8001430:	4770      	bx	lr

08001432 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001432:	b508      	push	{r3, lr}
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001434:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001436:	f7ff fffb 	bl	8001430 <HAL_ADC_ConvHalfCpltCallback>
 800143a:	bd08      	pop	{r3, pc}

0800143c <HAL_ADC_ErrorCallback>:
{
 800143c:	4770      	bx	lr

0800143e <ADC_DMAError>:
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800143e:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8001440:	b508      	push	{r3, lr}
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001442:	2340      	movs	r3, #64	; 0x40
 8001444:	6403      	str	r3, [r0, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001446:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001448:	f043 0304 	orr.w	r3, r3, #4
 800144c:	6443      	str	r3, [r0, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800144e:	f7ff fff5 	bl	800143c <HAL_ADC_ErrorCallback>
 8001452:	bd08      	pop	{r3, pc}

08001454 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001454:	6b83      	ldr	r3, [r0, #56]	; 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001456:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001458:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 800145c:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800145e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001460:	d123      	bne.n	80014aa <ADC_DMAConvCplt+0x56>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001462:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001466:	641a      	str	r2, [r3, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	6891      	ldr	r1, [r2, #8]
 800146c:	f011 5f40 	tst.w	r1, #805306368	; 0x30000000
 8001470:	d117      	bne.n	80014a2 <ADC_DMAConvCplt+0x4e>
 8001472:	7e19      	ldrb	r1, [r3, #24]
 8001474:	b9a9      	cbnz	r1, 80014a2 <ADC_DMAConvCplt+0x4e>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001476:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001478:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 800147c:	d002      	beq.n	8001484 <ADC_DMAConvCplt+0x30>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800147e:	6891      	ldr	r1, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001480:	0548      	lsls	r0, r1, #21
 8001482:	d40e      	bmi.n	80014a2 <ADC_DMAConvCplt+0x4e>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001484:	6851      	ldr	r1, [r2, #4]
 8001486:	f021 0120 	bic.w	r1, r1, #32
 800148a:	6051      	str	r1, [r2, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800148c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800148e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001492:	641a      	str	r2, [r3, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001494:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001496:	04d1      	lsls	r1, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001498:	bf5e      	ittt	pl
 800149a:	6c1a      	ldrpl	r2, [r3, #64]	; 0x40
 800149c:	f042 0201 	orrpl.w	r2, r2, #1
 80014a0:	641a      	strpl	r2, [r3, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80014a2:	4618      	mov	r0, r3
 80014a4:	f002 fc5e 	bl	8003d64 <HAL_ADC_ConvCpltCallback>
 80014a8:	bd10      	pop	{r4, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80014aa:	06d2      	lsls	r2, r2, #27
 80014ac:	d503      	bpl.n	80014b6 <ADC_DMAConvCplt+0x62>
      HAL_ADC_ErrorCallback(hadc);
 80014ae:	4618      	mov	r0, r3
 80014b0:	f7ff ffc4 	bl	800143c <HAL_ADC_ErrorCallback>
 80014b4:	bd10      	pop	{r4, pc}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80014b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 80014b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80014bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014be:	4718      	bx	r3

080014c0 <HAL_ADC_ConfigChannel>:
{
 80014c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80014c2:	2300      	movs	r3, #0
 80014c4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80014c6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80014ca:	2b01      	cmp	r3, #1
 80014cc:	d06e      	beq.n	80015ac <HAL_ADC_ConfigChannel+0xec>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014ce:	680d      	ldr	r5, [r1, #0]
 80014d0:	6804      	ldr	r4, [r0, #0]
 80014d2:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 80014d4:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014d6:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 80014d8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80014dc:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 80014de:	d92a      	bls.n	8001536 <HAL_ADC_ConfigChannel+0x76>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80014e0:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80014e4:	68e7      	ldr	r7, [r4, #12]
 80014e6:	3b1e      	subs	r3, #30
 80014e8:	f04f 0e07 	mov.w	lr, #7
 80014ec:	fa0e fe03 	lsl.w	lr, lr, r3
 80014f0:	ea27 070e 	bic.w	r7, r7, lr
 80014f4:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80014f6:	68e7      	ldr	r7, [r4, #12]
 80014f8:	fa02 f303 	lsl.w	r3, r2, r3
 80014fc:	433b      	orrs	r3, r7
 80014fe:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8001500:	684a      	ldr	r2, [r1, #4]
 8001502:	2a06      	cmp	r2, #6
 8001504:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8001508:	d825      	bhi.n	8001556 <HAL_ADC_ConfigChannel+0x96>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800150a:	4413      	add	r3, r2
 800150c:	6b67      	ldr	r7, [r4, #52]	; 0x34
 800150e:	1f59      	subs	r1, r3, #5
 8001510:	231f      	movs	r3, #31
 8001512:	408b      	lsls	r3, r1
 8001514:	ea27 0303 	bic.w	r3, r7, r3
 8001518:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800151a:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800151c:	fa06 f101 	lsl.w	r1, r6, r1
 8001520:	4311      	orrs	r1, r2
 8001522:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001524:	4b32      	ldr	r3, [pc, #200]	; (80015f0 <HAL_ADC_ConfigChannel+0x130>)
 8001526:	429c      	cmp	r4, r3
 8001528:	d034      	beq.n	8001594 <HAL_ADC_ConfigChannel+0xd4>
  __HAL_UNLOCK(hadc);
 800152a:	2300      	movs	r3, #0
 800152c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001530:	4618      	mov	r0, r3
}
 8001532:	b003      	add	sp, #12
 8001534:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001536:	6927      	ldr	r7, [r4, #16]
 8001538:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 800153c:	f04f 0e07 	mov.w	lr, #7
 8001540:	fa0e fe03 	lsl.w	lr, lr, r3
 8001544:	ea27 070e 	bic.w	r7, r7, lr
 8001548:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800154a:	6927      	ldr	r7, [r4, #16]
 800154c:	fa02 f303 	lsl.w	r3, r2, r3
 8001550:	433b      	orrs	r3, r7
 8001552:	6123      	str	r3, [r4, #16]
 8001554:	e7d4      	b.n	8001500 <HAL_ADC_ConfigChannel+0x40>
  else if (sConfig->Rank < 13U)
 8001556:	2a0c      	cmp	r2, #12
 8001558:	d80e      	bhi.n	8001578 <HAL_ADC_ConfigChannel+0xb8>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800155a:	4413      	add	r3, r2
 800155c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800155e:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8001562:	231f      	movs	r3, #31
 8001564:	4093      	lsls	r3, r2
 8001566:	ea21 0303 	bic.w	r3, r1, r3
 800156a:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800156c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800156e:	fa06 f202 	lsl.w	r2, r6, r2
 8001572:	431a      	orrs	r2, r3
 8001574:	6322      	str	r2, [r4, #48]	; 0x30
 8001576:	e7d5      	b.n	8001524 <HAL_ADC_ConfigChannel+0x64>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001578:	4413      	add	r3, r2
 800157a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800157c:	3b41      	subs	r3, #65	; 0x41
 800157e:	221f      	movs	r2, #31
 8001580:	409a      	lsls	r2, r3
 8001582:	ea21 0202 	bic.w	r2, r1, r2
 8001586:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001588:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800158a:	fa06 f103 	lsl.w	r1, r6, r3
 800158e:	4311      	orrs	r1, r2
 8001590:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001592:	e7c7      	b.n	8001524 <HAL_ADC_ConfigChannel+0x64>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001594:	2d12      	cmp	r5, #18
 8001596:	d10b      	bne.n	80015b0 <HAL_ADC_ConfigChannel+0xf0>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001598:	4b16      	ldr	r3, [pc, #88]	; (80015f4 <HAL_ADC_ConfigChannel+0x134>)
 800159a:	685a      	ldr	r2, [r3, #4]
 800159c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80015a0:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80015a2:	685a      	ldr	r2, [r3, #4]
 80015a4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	e7be      	b.n	800152a <HAL_ADC_ConfigChannel+0x6a>
  __HAL_LOCK(hadc);
 80015ac:	2002      	movs	r0, #2
 80015ae:	e7c0      	b.n	8001532 <HAL_ADC_ConfigChannel+0x72>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80015b0:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <HAL_ADC_ConfigChannel+0x138>)
 80015b2:	429d      	cmp	r5, r3
 80015b4:	d001      	beq.n	80015ba <HAL_ADC_ConfigChannel+0xfa>
 80015b6:	2d11      	cmp	r5, #17
 80015b8:	d1b7      	bne.n	800152a <HAL_ADC_ConfigChannel+0x6a>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <HAL_ADC_ConfigChannel+0x134>)
 80015bc:	685a      	ldr	r2, [r3, #4]
 80015be:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 80015c2:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80015c4:	685a      	ldr	r2, [r3, #4]
 80015c6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80015ca:	605a      	str	r2, [r3, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80015cc:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <HAL_ADC_ConfigChannel+0x138>)
 80015ce:	429d      	cmp	r5, r3
 80015d0:	d1ab      	bne.n	800152a <HAL_ADC_ConfigChannel+0x6a>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80015d2:	4b0a      	ldr	r3, [pc, #40]	; (80015fc <HAL_ADC_ConfigChannel+0x13c>)
 80015d4:	4a0a      	ldr	r2, [pc, #40]	; (8001600 <HAL_ADC_ConfigChannel+0x140>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	fbb3 f2f2 	udiv	r2, r3, r2
 80015dc:	230a      	movs	r3, #10
 80015de:	4353      	muls	r3, r2
        counter--;
 80015e0:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80015e2:	9b01      	ldr	r3, [sp, #4]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d0a0      	beq.n	800152a <HAL_ADC_ConfigChannel+0x6a>
        counter--;
 80015e8:	9b01      	ldr	r3, [sp, #4]
 80015ea:	3b01      	subs	r3, #1
 80015ec:	e7f8      	b.n	80015e0 <HAL_ADC_ConfigChannel+0x120>
 80015ee:	bf00      	nop
 80015f0:	40012000 	.word	0x40012000
 80015f4:	40012300 	.word	0x40012300
 80015f8:	10000012 	.word	0x10000012
 80015fc:	2000000c 	.word	0x2000000c
 8001600:	000f4240 	.word	0x000f4240

08001604 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001604:	4a07      	ldr	r2, [pc, #28]	; (8001624 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001606:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001608:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800160c:	041b      	lsls	r3, r3, #16
 800160e:	0c1b      	lsrs	r3, r3, #16
 8001610:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001614:	0200      	lsls	r0, r0, #8
 8001616:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800161a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800161e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001620:	60d3      	str	r3, [r2, #12]
 8001622:	4770      	bx	lr
 8001624:	e000ed00 	.word	0xe000ed00

08001628 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001628:	4b17      	ldr	r3, [pc, #92]	; (8001688 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800162a:	b530      	push	{r4, r5, lr}
 800162c:	68dc      	ldr	r4, [r3, #12]
 800162e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001632:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001636:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001638:	2b04      	cmp	r3, #4
 800163a:	bf28      	it	cs
 800163c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800163e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001640:	f04f 0501 	mov.w	r5, #1
 8001644:	fa05 f303 	lsl.w	r3, r5, r3
 8001648:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800164c:	bf8c      	ite	hi
 800164e:	3c03      	subhi	r4, #3
 8001650:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001652:	4019      	ands	r1, r3
 8001654:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001656:	fa05 f404 	lsl.w	r4, r5, r4
 800165a:	3c01      	subs	r4, #1
 800165c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800165e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001660:	ea42 0201 	orr.w	r2, r2, r1
 8001664:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001668:	bfad      	iteet	ge
 800166a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800166e:	f000 000f 	andlt.w	r0, r0, #15
 8001672:	4b06      	ldrlt	r3, [pc, #24]	; (800168c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001674:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001678:	bfb5      	itete	lt
 800167a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800167e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001680:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001684:	bd30      	pop	{r4, r5, pc}
 8001686:	bf00      	nop
 8001688:	e000ed00 	.word	0xe000ed00
 800168c:	e000ed14 	.word	0xe000ed14

08001690 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001690:	2800      	cmp	r0, #0
 8001692:	db08      	blt.n	80016a6 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001694:	0942      	lsrs	r2, r0, #5
 8001696:	2301      	movs	r3, #1
 8001698:	f000 001f 	and.w	r0, r0, #31
 800169c:	fa03 f000 	lsl.w	r0, r3, r0
 80016a0:	4b01      	ldr	r3, [pc, #4]	; (80016a8 <HAL_NVIC_EnableIRQ+0x18>)
 80016a2:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80016a6:	4770      	bx	lr
 80016a8:	e000e100 	.word	0xe000e100

080016ac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016ac:	3801      	subs	r0, #1
 80016ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80016b2:	d20a      	bcs.n	80016ca <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b4:	4b06      	ldr	r3, [pc, #24]	; (80016d0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016b6:	4a07      	ldr	r2, [pc, #28]	; (80016d4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016ba:	21f0      	movs	r1, #240	; 0xf0
 80016bc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016c2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016c4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80016ca:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	e000e010 	.word	0xe000e010
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80016d8:	6803      	ldr	r3, [r0, #0]
 80016da:	b2da      	uxtb	r2, r3
 80016dc:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80016e0:	f023 0303 	bic.w	r3, r3, #3
 80016e4:	2118      	movs	r1, #24
 80016e6:	3a10      	subs	r2, #16
 80016e8:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80016ec:	4904      	ldr	r1, [pc, #16]	; (8001700 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 80016ee:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80016f0:	bf88      	it	hi
 80016f2:	3304      	addhi	r3, #4
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80016f4:	5c89      	ldrb	r1, [r1, r2]
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80016f6:	6583      	str	r3, [r0, #88]	; 0x58
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80016f8:	65c1      	str	r1, [r0, #92]	; 0x5c
  }
  
  return hdma->StreamBaseAddress;
}
 80016fa:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	08007520 	.word	0x08007520

08001704 <HAL_DMA_Init>:
{
 8001704:	b570      	push	{r4, r5, r6, lr}
 8001706:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001708:	f7ff fd52 	bl	80011b0 <HAL_GetTick>
 800170c:	4605      	mov	r5, r0
  if(hdma == NULL)
 800170e:	2c00      	cmp	r4, #0
 8001710:	d071      	beq.n	80017f6 <HAL_DMA_Init+0xf2>
  __HAL_UNLOCK(hdma);
 8001712:	2300      	movs	r3, #0
 8001714:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 8001718:	6822      	ldr	r2, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 800171a:	2302      	movs	r3, #2
 800171c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8001720:	6813      	ldr	r3, [r2, #0]
 8001722:	f023 0301 	bic.w	r3, r3, #1
 8001726:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001728:	6821      	ldr	r1, [r4, #0]
 800172a:	680b      	ldr	r3, [r1, #0]
 800172c:	07d8      	lsls	r0, r3, #31
 800172e:	d43c      	bmi.n	80017aa <HAL_DMA_Init+0xa6>
  tmp = hdma->Instance->CR;
 8001730:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001732:	4d32      	ldr	r5, [pc, #200]	; (80017fc <HAL_DMA_Init+0xf8>)
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001734:	6862      	ldr	r2, [r4, #4]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001736:	69a0      	ldr	r0, [r4, #24]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001738:	401d      	ands	r5, r3
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800173a:	68a3      	ldr	r3, [r4, #8]
 800173c:	4313      	orrs	r3, r2
 800173e:	68e2      	ldr	r2, [r4, #12]
 8001740:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001742:	6922      	ldr	r2, [r4, #16]
 8001744:	4313      	orrs	r3, r2
 8001746:	6962      	ldr	r2, [r4, #20]
 8001748:	4313      	orrs	r3, r2
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800174a:	69e2      	ldr	r2, [r4, #28]
 800174c:	4303      	orrs	r3, r0
 800174e:	4313      	orrs	r3, r2
          hdma->Init.Mode                | hdma->Init.Priority;
 8001750:	6a22      	ldr	r2, [r4, #32]
 8001752:	4313      	orrs	r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001754:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001756:	2a04      	cmp	r2, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001758:	ea43 0305 	orr.w	r3, r3, r5
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800175c:	bf01      	itttt	eq
 800175e:	6b26      	ldreq	r6, [r4, #48]	; 0x30
 8001760:	6ae5      	ldreq	r5, [r4, #44]	; 0x2c
 8001762:	4335      	orreq	r5, r6
 8001764:	432b      	orreq	r3, r5
  hdma->Instance->CR = tmp;  
 8001766:	600b      	str	r3, [r1, #0]
  tmp = hdma->Instance->FCR;
 8001768:	694b      	ldr	r3, [r1, #20]
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800176a:	2a04      	cmp	r2, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800176c:	f023 0307 	bic.w	r3, r3, #7
  tmp |= hdma->Init.FIFOMode;
 8001770:	ea43 0302 	orr.w	r3, r3, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001774:	d10b      	bne.n	800178e <HAL_DMA_Init+0x8a>
    tmp |= hdma->Init.FIFOThreshold;
 8001776:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001778:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    tmp |= hdma->Init.FIFOThreshold;
 800177a:	4313      	orrs	r3, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800177c:	b13d      	cbz	r5, 800178e <HAL_DMA_Init+0x8a>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800177e:	b9f8      	cbnz	r0, 80017c0 <HAL_DMA_Init+0xbc>
  {
    switch (tmp)
 8001780:	2a01      	cmp	r2, #1
 8001782:	d02d      	beq.n	80017e0 <HAL_DMA_Init+0xdc>
 8001784:	d301      	bcc.n	800178a <HAL_DMA_Init+0x86>
 8001786:	2a02      	cmp	r2, #2
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001788:	d101      	bne.n	800178e <HAL_DMA_Init+0x8a>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800178a:	01ea      	lsls	r2, r5, #7
 800178c:	d42b      	bmi.n	80017e6 <HAL_DMA_Init+0xe2>
  hdma->Instance->FCR = tmp;
 800178e:	614b      	str	r3, [r1, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001790:	4620      	mov	r0, r4
 8001792:	f7ff ffa1 	bl	80016d8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001796:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001798:	233f      	movs	r3, #63	; 0x3f
 800179a:	4093      	lsls	r3, r2
 800179c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800179e:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 80017a0:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80017a2:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80017a4:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 80017a8:	bd70      	pop	{r4, r5, r6, pc}
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017aa:	f7ff fd01 	bl	80011b0 <HAL_GetTick>
 80017ae:	1b40      	subs	r0, r0, r5
 80017b0:	2805      	cmp	r0, #5
 80017b2:	d9b9      	bls.n	8001728 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017b4:	2320      	movs	r3, #32
 80017b6:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017b8:	2003      	movs	r0, #3
        hdma->State = HAL_DMA_STATE_READY;
 80017ba:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80017be:	bd70      	pop	{r4, r5, r6, pc}
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80017c0:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80017c4:	d113      	bne.n	80017ee <HAL_DMA_Init+0xea>
    switch (tmp)
 80017c6:	2a03      	cmp	r2, #3
 80017c8:	d8e1      	bhi.n	800178e <HAL_DMA_Init+0x8a>
 80017ca:	a001      	add	r0, pc, #4	; (adr r0, 80017d0 <HAL_DMA_Init+0xcc>)
 80017cc:	f850 f022 	ldr.w	pc, [r0, r2, lsl #2]
 80017d0:	080017e7 	.word	0x080017e7
 80017d4:	0800178b 	.word	0x0800178b
 80017d8:	080017e7 	.word	0x080017e7
 80017dc:	080017e1 	.word	0x080017e1
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80017e0:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 80017e4:	d1d3      	bne.n	800178e <HAL_DMA_Init+0x8a>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80017e6:	2340      	movs	r3, #64	; 0x40
 80017e8:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 80017ea:	2001      	movs	r0, #1
 80017ec:	e7e5      	b.n	80017ba <HAL_DMA_Init+0xb6>
    switch (tmp)
 80017ee:	2a02      	cmp	r2, #2
 80017f0:	d9f9      	bls.n	80017e6 <HAL_DMA_Init+0xe2>
 80017f2:	2a03      	cmp	r2, #3
 80017f4:	e7c8      	b.n	8001788 <HAL_DMA_Init+0x84>
    return HAL_ERROR;
 80017f6:	2001      	movs	r0, #1
 80017f8:	bd70      	pop	{r4, r5, r6, pc}
 80017fa:	bf00      	nop
 80017fc:	e010803f 	.word	0xe010803f

08001800 <HAL_DMA_Start_IT>:
{
 8001800:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8001802:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8001806:	2c01      	cmp	r4, #1
 8001808:	d036      	beq.n	8001878 <HAL_DMA_Start_IT+0x78>
 800180a:	2401      	movs	r4, #1
 800180c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001810:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001814:	6d86      	ldr	r6, [r0, #88]	; 0x58
  if(HAL_DMA_STATE_READY == hdma->State)
 8001816:	2c01      	cmp	r4, #1
 8001818:	f04f 0500 	mov.w	r5, #0
 800181c:	f04f 0402 	mov.w	r4, #2
 8001820:	d128      	bne.n	8001874 <HAL_DMA_Start_IT+0x74>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001822:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001826:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001828:	6545      	str	r5, [r0, #84]	; 0x54
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800182a:	6825      	ldr	r5, [r4, #0]
 800182c:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001830:	6025      	str	r5, [r4, #0]
  hdma->Instance->NDTR = DataLength;
 8001832:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001834:	6883      	ldr	r3, [r0, #8]
 8001836:	2b40      	cmp	r3, #64	; 0x40
    hdma->Instance->PAR = DstAddress;
 8001838:	bf0e      	itee	eq
 800183a:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->PAR = SrcAddress;
 800183c:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->M0AR = DstAddress;
 800183e:	60e2      	strne	r2, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001840:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
    hdma->Instance->M0AR = SrcAddress;
 8001842:	bf08      	it	eq
 8001844:	60e1      	streq	r1, [r4, #12]
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001846:	233f      	movs	r3, #63	; 0x3f
 8001848:	4093      	lsls	r3, r2
 800184a:	60b3      	str	r3, [r6, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800184c:	6823      	ldr	r3, [r4, #0]
 800184e:	f043 0316 	orr.w	r3, r3, #22
 8001852:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001854:	6963      	ldr	r3, [r4, #20]
 8001856:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800185a:	6163      	str	r3, [r4, #20]
    if(hdma->XferHalfCpltCallback != NULL)
 800185c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800185e:	b11b      	cbz	r3, 8001868 <HAL_DMA_Start_IT+0x68>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001860:	6823      	ldr	r3, [r4, #0]
 8001862:	f043 0308 	orr.w	r3, r3, #8
 8001866:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001868:	6823      	ldr	r3, [r4, #0]
 800186a:	f043 0301 	orr.w	r3, r3, #1
 800186e:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001870:	2000      	movs	r0, #0
 8001872:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UNLOCK(hdma);	  
 8001874:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
  __HAL_LOCK(hdma);
 8001878:	2002      	movs	r0, #2
}
 800187a:	bd70      	pop	{r4, r5, r6, pc}

0800187c <HAL_DMA_Abort>:
{
 800187c:	b570      	push	{r4, r5, r6, lr}
 800187e:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001880:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t tickstart = HAL_GetTick();
 8001882:	f7ff fc95 	bl	80011b0 <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001886:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 800188a:	2b02      	cmp	r3, #2
  uint32_t tickstart = HAL_GetTick();
 800188c:	4606      	mov	r6, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800188e:	d006      	beq.n	800189e <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001890:	2380      	movs	r3, #128	; 0x80
 8001892:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8001894:	2300      	movs	r3, #0
 8001896:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_ERROR;
 800189a:	2001      	movs	r0, #1
 800189c:	bd70      	pop	{r4, r5, r6, pc}
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800189e:	6823      	ldr	r3, [r4, #0]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	f022 0216 	bic.w	r2, r2, #22
 80018a6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80018a8:	695a      	ldr	r2, [r3, #20]
 80018aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80018ae:	615a      	str	r2, [r3, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80018b0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80018b2:	b90a      	cbnz	r2, 80018b8 <HAL_DMA_Abort+0x3c>
 80018b4:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80018b6:	b11a      	cbz	r2, 80018c0 <HAL_DMA_Abort+0x44>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018b8:	681a      	ldr	r2, [r3, #0]
 80018ba:	f022 0208 	bic.w	r2, r2, #8
 80018be:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	f022 0201 	bic.w	r2, r2, #1
 80018c6:	601a      	str	r2, [r3, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80018c8:	6823      	ldr	r3, [r4, #0]
 80018ca:	6818      	ldr	r0, [r3, #0]
 80018cc:	f010 0001 	ands.w	r0, r0, #1
 80018d0:	d109      	bne.n	80018e6 <HAL_DMA_Abort+0x6a>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018d2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80018d4:	233f      	movs	r3, #63	; 0x3f
 80018d6:	4093      	lsls	r3, r2
 80018d8:	60ab      	str	r3, [r5, #8]
    hdma->State = HAL_DMA_STATE_READY;
 80018da:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 80018dc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    hdma->State = HAL_DMA_STATE_READY;
 80018e0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 80018e4:	bd70      	pop	{r4, r5, r6, pc}
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80018e6:	f7ff fc63 	bl	80011b0 <HAL_GetTick>
 80018ea:	1b80      	subs	r0, r0, r6
 80018ec:	2805      	cmp	r0, #5
 80018ee:	d9eb      	bls.n	80018c8 <HAL_DMA_Abort+0x4c>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80018f0:	2320      	movs	r3, #32
 80018f2:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018f4:	2003      	movs	r0, #3
        __HAL_UNLOCK(hdma);
 80018f6:	2300      	movs	r3, #0
 80018f8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80018fc:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_TIMEOUT;
 8001900:	bd70      	pop	{r4, r5, r6, pc}

08001902 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001902:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001906:	2b02      	cmp	r3, #2
 8001908:	d003      	beq.n	8001912 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800190a:	2380      	movs	r3, #128	; 0x80
 800190c:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800190e:	2001      	movs	r0, #1
 8001910:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8001912:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8001914:	2305      	movs	r3, #5
 8001916:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 800191a:	6813      	ldr	r3, [r2, #0]
 800191c:	f023 0301 	bic.w	r3, r3, #1
 8001920:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001922:	2000      	movs	r0, #0
}
 8001924:	4770      	bx	lr
	...

08001928 <HAL_DMA_IRQHandler>:
{
 8001928:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t count = 0U;
 800192a:	2300      	movs	r3, #0
 800192c:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 800192e:	4b5a      	ldr	r3, [pc, #360]	; (8001a98 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001930:	6d85      	ldr	r5, [r0, #88]	; 0x58
  uint32_t timeout = SystemCoreClock / 9600U;
 8001932:	681f      	ldr	r7, [r3, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001934:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8001936:	682e      	ldr	r6, [r5, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001938:	2208      	movs	r2, #8
 800193a:	409a      	lsls	r2, r3
 800193c:	4216      	tst	r6, r2
{
 800193e:	4604      	mov	r4, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001940:	d00c      	beq.n	800195c <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001942:	6801      	ldr	r1, [r0, #0]
 8001944:	6808      	ldr	r0, [r1, #0]
 8001946:	0740      	lsls	r0, r0, #29
 8001948:	d508      	bpl.n	800195c <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800194a:	6808      	ldr	r0, [r1, #0]
 800194c:	f020 0004 	bic.w	r0, r0, #4
 8001950:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001952:	60aa      	str	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001954:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001956:	f042 0201 	orr.w	r2, r2, #1
 800195a:	6562      	str	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800195c:	2201      	movs	r2, #1
 800195e:	409a      	lsls	r2, r3
 8001960:	4216      	tst	r6, r2
 8001962:	d008      	beq.n	8001976 <HAL_DMA_IRQHandler+0x4e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001964:	6821      	ldr	r1, [r4, #0]
 8001966:	6949      	ldr	r1, [r1, #20]
 8001968:	0609      	lsls	r1, r1, #24
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800196a:	bf41      	itttt	mi
 800196c:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800196e:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8001970:	f042 0202 	orrmi.w	r2, r2, #2
 8001974:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001976:	2204      	movs	r2, #4
 8001978:	409a      	lsls	r2, r3
 800197a:	4216      	tst	r6, r2
 800197c:	d008      	beq.n	8001990 <HAL_DMA_IRQHandler+0x68>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800197e:	6821      	ldr	r1, [r4, #0]
 8001980:	6809      	ldr	r1, [r1, #0]
 8001982:	0788      	lsls	r0, r1, #30
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001984:	bf41      	itttt	mi
 8001986:	60aa      	strmi	r2, [r5, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001988:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 800198a:	f042 0204 	orrmi.w	r2, r2, #4
 800198e:	6562      	strmi	r2, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001990:	2210      	movs	r2, #16
 8001992:	409a      	lsls	r2, r3
 8001994:	4216      	tst	r6, r2
 8001996:	d010      	beq.n	80019ba <HAL_DMA_IRQHandler+0x92>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001998:	6823      	ldr	r3, [r4, #0]
 800199a:	6819      	ldr	r1, [r3, #0]
 800199c:	0709      	lsls	r1, r1, #28
 800199e:	d50c      	bpl.n	80019ba <HAL_DMA_IRQHandler+0x92>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80019a0:	60aa      	str	r2, [r5, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	0350      	lsls	r0, r2, #13
 80019a6:	d535      	bpl.n	8001a14 <HAL_DMA_IRQHandler+0xec>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	0319      	lsls	r1, r3, #12
 80019ac:	d401      	bmi.n	80019b2 <HAL_DMA_IRQHandler+0x8a>
        if(hdma->XferHalfCpltCallback != NULL)
 80019ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80019b0:	e000      	b.n	80019b4 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80019b2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
        if(hdma->XferHalfCpltCallback != NULL)
 80019b4:	b10b      	cbz	r3, 80019ba <HAL_DMA_IRQHandler+0x92>
          hdma->XferHalfCpltCallback(hdma);
 80019b6:	4620      	mov	r0, r4
 80019b8:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80019ba:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80019bc:	2220      	movs	r2, #32
 80019be:	408a      	lsls	r2, r1
 80019c0:	4216      	tst	r6, r2
 80019c2:	d038      	beq.n	8001a36 <HAL_DMA_IRQHandler+0x10e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80019c4:	6823      	ldr	r3, [r4, #0]
 80019c6:	6818      	ldr	r0, [r3, #0]
 80019c8:	06c6      	lsls	r6, r0, #27
 80019ca:	d534      	bpl.n	8001a36 <HAL_DMA_IRQHandler+0x10e>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80019cc:	60aa      	str	r2, [r5, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80019ce:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80019d2:	2a05      	cmp	r2, #5
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019d4:	681a      	ldr	r2, [r3, #0]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80019d6:	d125      	bne.n	8001a24 <HAL_DMA_IRQHandler+0xfc>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019d8:	f022 0216 	bic.w	r2, r2, #22
 80019dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019de:	695a      	ldr	r2, [r3, #20]
 80019e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019e4:	615a      	str	r2, [r3, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019e6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80019e8:	b90a      	cbnz	r2, 80019ee <HAL_DMA_IRQHandler+0xc6>
 80019ea:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80019ec:	b11a      	cbz	r2, 80019f6 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	f022 0208 	bic.w	r2, r2, #8
 80019f4:	601a      	str	r2, [r3, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019f6:	233f      	movs	r3, #63	; 0x3f
 80019f8:	408b      	lsls	r3, r1
 80019fa:	60ab      	str	r3, [r5, #8]
        __HAL_UNLOCK(hdma);
 80019fc:	2300      	movs	r3, #0
 80019fe:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8001a02:	2301      	movs	r3, #1
 8001a04:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 8001a08:	6d23      	ldr	r3, [r4, #80]	; 0x50
    if(hdma->XferErrorCallback != NULL)
 8001a0a:	b10b      	cbz	r3, 8001a10 <HAL_DMA_IRQHandler+0xe8>
      hdma->XferErrorCallback(hdma);
 8001a0c:	4620      	mov	r0, r4
 8001a0e:	4798      	blx	r3
}
 8001a10:	b003      	add	sp, #12
 8001a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	05d2      	lsls	r2, r2, #23
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a18:	bf5e      	ittt	pl
 8001a1a:	681a      	ldrpl	r2, [r3, #0]
 8001a1c:	f022 0208 	bicpl.w	r2, r2, #8
 8001a20:	601a      	strpl	r2, [r3, #0]
 8001a22:	e7c4      	b.n	80019ae <HAL_DMA_IRQHandler+0x86>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a24:	0350      	lsls	r0, r2, #13
 8001a26:	d528      	bpl.n	8001a7a <HAL_DMA_IRQHandler+0x152>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	0319      	lsls	r1, r3, #12
 8001a2c:	d432      	bmi.n	8001a94 <HAL_DMA_IRQHandler+0x16c>
          if(hdma->XferM1CpltCallback != NULL)
 8001a2e:	6c63      	ldr	r3, [r4, #68]	; 0x44
        if(hdma->XferCpltCallback != NULL)
 8001a30:	b10b      	cbz	r3, 8001a36 <HAL_DMA_IRQHandler+0x10e>
          hdma->XferCpltCallback(hdma);
 8001a32:	4620      	mov	r0, r4
 8001a34:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001a36:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d0e9      	beq.n	8001a10 <HAL_DMA_IRQHandler+0xe8>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001a3c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001a3e:	07da      	lsls	r2, r3, #31
 8001a40:	d519      	bpl.n	8001a76 <HAL_DMA_IRQHandler+0x14e>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001a42:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 8001a44:	6822      	ldr	r2, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 8001a46:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001a4a:	6813      	ldr	r3, [r2, #0]
 8001a4c:	f023 0301 	bic.w	r3, r3, #1
 8001a50:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001a52:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001a56:	fbb7 f7f3 	udiv	r7, r7, r3
        if (++count > timeout)
 8001a5a:	9b01      	ldr	r3, [sp, #4]
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	429f      	cmp	r7, r3
 8001a60:	9301      	str	r3, [sp, #4]
 8001a62:	d302      	bcc.n	8001a6a <HAL_DMA_IRQHandler+0x142>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001a64:	6813      	ldr	r3, [r2, #0]
 8001a66:	07db      	lsls	r3, r3, #31
 8001a68:	d4f7      	bmi.n	8001a5a <HAL_DMA_IRQHandler+0x132>
      __HAL_UNLOCK(hdma);
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8001a70:	2301      	movs	r3, #1
 8001a72:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8001a76:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001a78:	e7c7      	b.n	8001a0a <HAL_DMA_IRQHandler+0xe2>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8001a80:	d108      	bne.n	8001a94 <HAL_DMA_IRQHandler+0x16c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a82:	6819      	ldr	r1, [r3, #0]
 8001a84:	f021 0110 	bic.w	r1, r1, #16
 8001a88:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001a8a:	2301      	movs	r3, #1
          __HAL_UNLOCK(hdma);
 8001a8c:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8001a90:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        if(hdma->XferCpltCallback != NULL)
 8001a94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001a96:	e7cb      	b.n	8001a30 <HAL_DMA_IRQHandler+0x108>
 8001a98:	2000000c 	.word	0x2000000c

08001a9c <HAL_DMA_RegisterCallback>:
  __HAL_LOCK(hdma);
 8001a9c:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8001aa0:	2b01      	cmp	r3, #1
{
 8001aa2:	b510      	push	{r4, lr}
 8001aa4:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8001aa6:	d01f      	beq.n	8001ae8 <HAL_DMA_RegisterCallback+0x4c>
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001aae:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 8001ab2:	4298      	cmp	r0, r3
 8001ab4:	d113      	bne.n	8001ade <HAL_DMA_RegisterCallback+0x42>
    switch (CallbackID)
 8001ab6:	2905      	cmp	r1, #5
 8001ab8:	d805      	bhi.n	8001ac6 <HAL_DMA_RegisterCallback+0x2a>
 8001aba:	e8df f001 	tbb	[pc, r1]
 8001abe:	0603      	.short	0x0603
 8001ac0:	0e0c0a08 	.word	0x0e0c0a08
      hdma->XferCpltCallback = pCallback;
 8001ac4:	63e2      	str	r2, [r4, #60]	; 0x3c
  HAL_StatusTypeDef status = HAL_OK;
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	e00a      	b.n	8001ae0 <HAL_DMA_RegisterCallback+0x44>
      hdma->XferHalfCpltCallback = pCallback;
 8001aca:	6422      	str	r2, [r4, #64]	; 0x40
 8001acc:	e7fb      	b.n	8001ac6 <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferM1CpltCallback = pCallback;
 8001ace:	6462      	str	r2, [r4, #68]	; 0x44
 8001ad0:	e7f9      	b.n	8001ac6 <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferM1HalfCpltCallback = pCallback;
 8001ad2:	64a2      	str	r2, [r4, #72]	; 0x48
 8001ad4:	e7f7      	b.n	8001ac6 <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferErrorCallback = pCallback;
 8001ad6:	64e2      	str	r2, [r4, #76]	; 0x4c
 8001ad8:	e7f5      	b.n	8001ac6 <HAL_DMA_RegisterCallback+0x2a>
      hdma->XferAbortCallback = pCallback;
 8001ada:	6522      	str	r2, [r4, #80]	; 0x50
 8001adc:	e7f3      	b.n	8001ac6 <HAL_DMA_RegisterCallback+0x2a>
    status =  HAL_ERROR;
 8001ade:	4618      	mov	r0, r3
  __HAL_UNLOCK(hdma);
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  return status;
 8001ae6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hdma);
 8001ae8:	2002      	movs	r0, #2
}
 8001aea:	bd10      	pop	{r4, pc}

08001aec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001aec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001af0:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001af2:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001af4:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 8001c98 <HAL_GPIO_Init+0x1ac>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001af8:	4a65      	ldr	r2, [pc, #404]	; (8001c90 <HAL_GPIO_Init+0x1a4>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001afa:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 8001c9c <HAL_GPIO_Init+0x1b0>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001afe:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b00:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001b02:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b06:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001b08:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b0c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001b10:	45b6      	cmp	lr, r6
 8001b12:	f040 80aa 	bne.w	8001c6a <HAL_GPIO_Init+0x17e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b16:	684c      	ldr	r4, [r1, #4]
 8001b18:	f024 0710 	bic.w	r7, r4, #16
 8001b1c:	2f02      	cmp	r7, #2
 8001b1e:	d116      	bne.n	8001b4e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001b20:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001b24:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b28:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001b2c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001b30:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001b34:	f04f 0c0f 	mov.w	ip, #15
 8001b38:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001b3c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001b40:	690d      	ldr	r5, [r1, #16]
 8001b42:	fa05 f50b 	lsl.w	r5, r5, fp
 8001b46:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001b4a:	f8ca 5020 	str.w	r5, [sl, #32]
 8001b4e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b52:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001b54:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b58:	fa05 f50a 	lsl.w	r5, r5, sl
 8001b5c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b5e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b62:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b66:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b6a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b6c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b70:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001b72:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001b76:	d811      	bhi.n	8001b9c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001b78:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b7a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b7e:	68cf      	ldr	r7, [r1, #12]
 8001b80:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001b84:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001b88:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001b8a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b8c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001b90:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001b94:	409f      	lsls	r7, r3
 8001b96:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001b9a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001b9c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b9e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ba0:	688f      	ldr	r7, [r1, #8]
 8001ba2:	fa07 f70a 	lsl.w	r7, r7, sl
 8001ba6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001ba8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001baa:	00e5      	lsls	r5, r4, #3
 8001bac:	d55d      	bpl.n	8001c6a <HAL_GPIO_Init+0x17e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bae:	f04f 0b00 	mov.w	fp, #0
 8001bb2:	f8cd b00c 	str.w	fp, [sp, #12]
 8001bb6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bba:	4d36      	ldr	r5, [pc, #216]	; (8001c94 <HAL_GPIO_Init+0x1a8>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bbc:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001bc0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001bc4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001bc8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001bcc:	9703      	str	r7, [sp, #12]
 8001bce:	9f03      	ldr	r7, [sp, #12]
 8001bd0:	f023 0703 	bic.w	r7, r3, #3
 8001bd4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001bd8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bdc:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001be0:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001be4:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001be8:	f04f 0e0f 	mov.w	lr, #15
 8001bec:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bf0:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001bf2:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001bf6:	d03f      	beq.n	8001c78 <HAL_GPIO_Init+0x18c>
 8001bf8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001bfc:	42a8      	cmp	r0, r5
 8001bfe:	d03d      	beq.n	8001c7c <HAL_GPIO_Init+0x190>
 8001c00:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c04:	42a8      	cmp	r0, r5
 8001c06:	d03b      	beq.n	8001c80 <HAL_GPIO_Init+0x194>
 8001c08:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c0c:	42a8      	cmp	r0, r5
 8001c0e:	d039      	beq.n	8001c84 <HAL_GPIO_Init+0x198>
 8001c10:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c14:	42a8      	cmp	r0, r5
 8001c16:	d037      	beq.n	8001c88 <HAL_GPIO_Init+0x19c>
 8001c18:	4548      	cmp	r0, r9
 8001c1a:	d037      	beq.n	8001c8c <HAL_GPIO_Init+0x1a0>
 8001c1c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001c20:	42a8      	cmp	r0, r5
 8001c22:	bf14      	ite	ne
 8001c24:	2507      	movne	r5, #7
 8001c26:	2506      	moveq	r5, #6
 8001c28:	fa05 f50c 	lsl.w	r5, r5, ip
 8001c2c:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c30:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001c32:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001c34:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c36:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001c3a:	bf0c      	ite	eq
 8001c3c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001c3e:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001c40:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001c42:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c44:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001c48:	bf0c      	ite	eq
 8001c4a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001c4c:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001c4e:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c50:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c52:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001c56:	bf0c      	ite	eq
 8001c58:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001c5a:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001c5c:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001c5e:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c60:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001c62:	bf54      	ite	pl
 8001c64:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001c66:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001c68:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	2b10      	cmp	r3, #16
 8001c6e:	f47f af48 	bne.w	8001b02 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001c72:	b005      	add	sp, #20
 8001c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c78:	465d      	mov	r5, fp
 8001c7a:	e7d5      	b.n	8001c28 <HAL_GPIO_Init+0x13c>
 8001c7c:	2501      	movs	r5, #1
 8001c7e:	e7d3      	b.n	8001c28 <HAL_GPIO_Init+0x13c>
 8001c80:	2502      	movs	r5, #2
 8001c82:	e7d1      	b.n	8001c28 <HAL_GPIO_Init+0x13c>
 8001c84:	2503      	movs	r5, #3
 8001c86:	e7cf      	b.n	8001c28 <HAL_GPIO_Init+0x13c>
 8001c88:	2504      	movs	r5, #4
 8001c8a:	e7cd      	b.n	8001c28 <HAL_GPIO_Init+0x13c>
 8001c8c:	2505      	movs	r5, #5
 8001c8e:	e7cb      	b.n	8001c28 <HAL_GPIO_Init+0x13c>
 8001c90:	40013c00 	.word	0x40013c00
 8001c94:	40020000 	.word	0x40020000
 8001c98:	40023800 	.word	0x40023800
 8001c9c:	40021400 	.word	0x40021400

08001ca0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ca0:	b10a      	cbz	r2, 8001ca6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001ca2:	6181      	str	r1, [r0, #24]
 8001ca4:	4770      	bx	lr
 8001ca6:	0409      	lsls	r1, r1, #16
 8001ca8:	e7fb      	b.n	8001ca2 <HAL_GPIO_WritePin+0x2>

08001caa <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001caa:	6943      	ldr	r3, [r0, #20]
 8001cac:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001cb0:	bf08      	it	eq
 8001cb2:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cb4:	6181      	str	r1, [r0, #24]
 8001cb6:	4770      	bx	lr

08001cb8 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cb8:	4913      	ldr	r1, [pc, #76]	; (8001d08 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8001cba:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001cbc:	688b      	ldr	r3, [r1, #8]
 8001cbe:	f003 030c 	and.w	r3, r3, #12
 8001cc2:	2b04      	cmp	r3, #4
 8001cc4:	d003      	beq.n	8001cce <HAL_RCC_GetSysClockFreq+0x16>
 8001cc6:	2b08      	cmp	r3, #8
 8001cc8:	d003      	beq.n	8001cd2 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cca:	4810      	ldr	r0, [pc, #64]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001ccc:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001cce:	4810      	ldr	r0, [pc, #64]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x58>)
 8001cd0:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cd2:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cd4:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cd6:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cd8:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cdc:	bf14      	ite	ne
 8001cde:	480c      	ldrne	r0, [pc, #48]	; (8001d10 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ce0:	480a      	ldreq	r0, [pc, #40]	; (8001d0c <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ce2:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001ce6:	bf18      	it	ne
 8001ce8:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cea:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cee:	fba1 0100 	umull	r0, r1, r1, r0
 8001cf2:	f7ff f88b 	bl	8000e0c <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cf6:	4b04      	ldr	r3, [pc, #16]	; (8001d08 <HAL_RCC_GetSysClockFreq+0x50>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001cfe:	3301      	adds	r3, #1
 8001d00:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001d02:	fbb0 f0f3 	udiv	r0, r0, r3
 8001d06:	bd08      	pop	{r3, pc}
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	00f42400 	.word	0x00f42400
 8001d10:	017d7840 	.word	0x017d7840

08001d14 <HAL_RCC_ClockConfig>:
{
 8001d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d18:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001d1a:	4604      	mov	r4, r0
 8001d1c:	b910      	cbnz	r0, 8001d24 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001d1e:	2001      	movs	r0, #1
 8001d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d24:	4b44      	ldr	r3, [pc, #272]	; (8001e38 <HAL_RCC_ClockConfig+0x124>)
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	f002 020f 	and.w	r2, r2, #15
 8001d2c:	428a      	cmp	r2, r1
 8001d2e:	d328      	bcc.n	8001d82 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d30:	6821      	ldr	r1, [r4, #0]
 8001d32:	078f      	lsls	r7, r1, #30
 8001d34:	d42d      	bmi.n	8001d92 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d36:	07c8      	lsls	r0, r1, #31
 8001d38:	d440      	bmi.n	8001dbc <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d3a:	4b3f      	ldr	r3, [pc, #252]	; (8001e38 <HAL_RCC_ClockConfig+0x124>)
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	f002 020f 	and.w	r2, r2, #15
 8001d42:	4295      	cmp	r5, r2
 8001d44:	d366      	bcc.n	8001e14 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d46:	6822      	ldr	r2, [r4, #0]
 8001d48:	0751      	lsls	r1, r2, #29
 8001d4a:	d46c      	bmi.n	8001e26 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d4c:	0713      	lsls	r3, r2, #28
 8001d4e:	d507      	bpl.n	8001d60 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001d50:	4a3a      	ldr	r2, [pc, #232]	; (8001e3c <HAL_RCC_ClockConfig+0x128>)
 8001d52:	6921      	ldr	r1, [r4, #16]
 8001d54:	6893      	ldr	r3, [r2, #8]
 8001d56:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001d5a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001d5e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001d60:	f7ff ffaa 	bl	8001cb8 <HAL_RCC_GetSysClockFreq>
 8001d64:	4b35      	ldr	r3, [pc, #212]	; (8001e3c <HAL_RCC_ClockConfig+0x128>)
 8001d66:	4a36      	ldr	r2, [pc, #216]	; (8001e40 <HAL_RCC_ClockConfig+0x12c>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001d6e:	5cd3      	ldrb	r3, [r2, r3]
 8001d70:	40d8      	lsrs	r0, r3
 8001d72:	4b34      	ldr	r3, [pc, #208]	; (8001e44 <HAL_RCC_ClockConfig+0x130>)
 8001d74:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001d76:	2000      	movs	r0, #0
 8001d78:	f7ff f9d0 	bl	800111c <HAL_InitTick>
  return HAL_OK;
 8001d7c:	2000      	movs	r0, #0
 8001d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d82:	b2ca      	uxtb	r2, r1
 8001d84:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 030f 	and.w	r3, r3, #15
 8001d8c:	4299      	cmp	r1, r3
 8001d8e:	d1c6      	bne.n	8001d1e <HAL_RCC_ClockConfig+0xa>
 8001d90:	e7ce      	b.n	8001d30 <HAL_RCC_ClockConfig+0x1c>
 8001d92:	4b2a      	ldr	r3, [pc, #168]	; (8001e3c <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d94:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d98:	bf1e      	ittt	ne
 8001d9a:	689a      	ldrne	r2, [r3, #8]
 8001d9c:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001da0:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da2:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001da4:	bf42      	ittt	mi
 8001da6:	689a      	ldrmi	r2, [r3, #8]
 8001da8:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001dac:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001dae:	689a      	ldr	r2, [r3, #8]
 8001db0:	68a0      	ldr	r0, [r4, #8]
 8001db2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001db6:	4302      	orrs	r2, r0
 8001db8:	609a      	str	r2, [r3, #8]
 8001dba:	e7bc      	b.n	8001d36 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dbc:	6862      	ldr	r2, [r4, #4]
 8001dbe:	4b1f      	ldr	r3, [pc, #124]	; (8001e3c <HAL_RCC_ClockConfig+0x128>)
 8001dc0:	2a01      	cmp	r2, #1
 8001dc2:	d11d      	bne.n	8001e00 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001dca:	d0a8      	beq.n	8001d1e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001dcc:	4e1b      	ldr	r6, [pc, #108]	; (8001e3c <HAL_RCC_ClockConfig+0x128>)
 8001dce:	68b3      	ldr	r3, [r6, #8]
 8001dd0:	f023 0303 	bic.w	r3, r3, #3
 8001dd4:	4313      	orrs	r3, r2
 8001dd6:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001dd8:	f7ff f9ea 	bl	80011b0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ddc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001de0:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001de2:	68b3      	ldr	r3, [r6, #8]
 8001de4:	6862      	ldr	r2, [r4, #4]
 8001de6:	f003 030c 	and.w	r3, r3, #12
 8001dea:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001dee:	d0a4      	beq.n	8001d3a <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001df0:	f7ff f9de 	bl	80011b0 <HAL_GetTick>
 8001df4:	1bc0      	subs	r0, r0, r7
 8001df6:	4540      	cmp	r0, r8
 8001df8:	d9f3      	bls.n	8001de2 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001dfa:	2003      	movs	r0, #3
}
 8001dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e00:	1e91      	subs	r1, r2, #2
 8001e02:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e04:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001e06:	d802      	bhi.n	8001e0e <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e08:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001e0c:	e7dd      	b.n	8001dca <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e0e:	f013 0f02 	tst.w	r3, #2
 8001e12:	e7da      	b.n	8001dca <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e14:	b2ea      	uxtb	r2, r5
 8001e16:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	429d      	cmp	r5, r3
 8001e20:	f47f af7d 	bne.w	8001d1e <HAL_RCC_ClockConfig+0xa>
 8001e24:	e78f      	b.n	8001d46 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e26:	4905      	ldr	r1, [pc, #20]	; (8001e3c <HAL_RCC_ClockConfig+0x128>)
 8001e28:	68e0      	ldr	r0, [r4, #12]
 8001e2a:	688b      	ldr	r3, [r1, #8]
 8001e2c:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001e30:	4303      	orrs	r3, r0
 8001e32:	608b      	str	r3, [r1, #8]
 8001e34:	e78a      	b.n	8001d4c <HAL_RCC_ClockConfig+0x38>
 8001e36:	bf00      	nop
 8001e38:	40023c00 	.word	0x40023c00
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	08007642 	.word	0x08007642
 8001e44:	2000000c 	.word	0x2000000c

08001e48 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e48:	4b04      	ldr	r3, [pc, #16]	; (8001e5c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001e4a:	4a05      	ldr	r2, [pc, #20]	; (8001e60 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001e4c:	689b      	ldr	r3, [r3, #8]
 8001e4e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001e52:	5cd3      	ldrb	r3, [r2, r3]
 8001e54:	4a03      	ldr	r2, [pc, #12]	; (8001e64 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001e56:	6810      	ldr	r0, [r2, #0]
}
 8001e58:	40d8      	lsrs	r0, r3
 8001e5a:	4770      	bx	lr
 8001e5c:	40023800 	.word	0x40023800
 8001e60:	08007652 	.word	0x08007652
 8001e64:	2000000c 	.word	0x2000000c

08001e68 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e68:	4b04      	ldr	r3, [pc, #16]	; (8001e7c <HAL_RCC_GetPCLK2Freq+0x14>)
 8001e6a:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001e6c:	689b      	ldr	r3, [r3, #8]
 8001e6e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001e72:	5cd3      	ldrb	r3, [r2, r3]
 8001e74:	4a03      	ldr	r2, [pc, #12]	; (8001e84 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001e76:	6810      	ldr	r0, [r2, #0]
}
 8001e78:	40d8      	lsrs	r0, r3
 8001e7a:	4770      	bx	lr
 8001e7c:	40023800 	.word	0x40023800
 8001e80:	08007652 	.word	0x08007652
 8001e84:	2000000c 	.word	0x2000000c

08001e88 <HAL_RCC_OscConfig>:
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e88:	6803      	ldr	r3, [r0, #0]
{
 8001e8a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e8e:	07dd      	lsls	r5, r3, #31
{
 8001e90:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e92:	d410      	bmi.n	8001eb6 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e94:	6823      	ldr	r3, [r4, #0]
 8001e96:	0798      	lsls	r0, r3, #30
 8001e98:	d45b      	bmi.n	8001f52 <HAL_RCC_OscConfig+0xca>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001e9a:	6823      	ldr	r3, [r4, #0]
 8001e9c:	071a      	lsls	r2, r3, #28
 8001e9e:	f100 809d 	bmi.w	8001fdc <HAL_RCC_OscConfig+0x154>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ea2:	6823      	ldr	r3, [r4, #0]
 8001ea4:	075b      	lsls	r3, r3, #29
 8001ea6:	f100 80bb 	bmi.w	8002020 <HAL_RCC_OscConfig+0x198>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001eaa:	69a2      	ldr	r2, [r4, #24]
 8001eac:	2a00      	cmp	r2, #0
 8001eae:	f040 811c 	bne.w	80020ea <HAL_RCC_OscConfig+0x262>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	e015      	b.n	8001ee2 <HAL_RCC_OscConfig+0x5a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001eb6:	4ba7      	ldr	r3, [pc, #668]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
 8001eb8:	689a      	ldr	r2, [r3, #8]
 8001eba:	f002 020c 	and.w	r2, r2, #12
 8001ebe:	2a04      	cmp	r2, #4
 8001ec0:	d007      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x4a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ec2:	689a      	ldr	r2, [r3, #8]
 8001ec4:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001ec8:	2a08      	cmp	r2, #8
 8001eca:	d10d      	bne.n	8001ee8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	0259      	lsls	r1, r3, #9
 8001ed0:	d50a      	bpl.n	8001ee8 <HAL_RCC_OscConfig+0x60>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ed2:	4ba0      	ldr	r3, [pc, #640]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	039a      	lsls	r2, r3, #14
 8001ed8:	d5dc      	bpl.n	8001e94 <HAL_RCC_OscConfig+0xc>
 8001eda:	6863      	ldr	r3, [r4, #4]
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d1d9      	bne.n	8001e94 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001ee0:	2001      	movs	r0, #1
}
 8001ee2:	b002      	add	sp, #8
 8001ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee8:	6863      	ldr	r3, [r4, #4]
 8001eea:	4d9a      	ldr	r5, [pc, #616]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
 8001eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ef0:	d111      	bne.n	8001f16 <HAL_RCC_OscConfig+0x8e>
 8001ef2:	682b      	ldr	r3, [r5, #0]
 8001ef4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ef8:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001efa:	f7ff f959 	bl	80011b0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efe:	4d95      	ldr	r5, [pc, #596]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8001f00:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f02:	682b      	ldr	r3, [r5, #0]
 8001f04:	039b      	lsls	r3, r3, #14
 8001f06:	d4c5      	bmi.n	8001e94 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f08:	f7ff f952 	bl	80011b0 <HAL_GetTick>
 8001f0c:	1b80      	subs	r0, r0, r6
 8001f0e:	2864      	cmp	r0, #100	; 0x64
 8001f10:	d9f7      	bls.n	8001f02 <HAL_RCC_OscConfig+0x7a>
            return HAL_TIMEOUT;
 8001f12:	2003      	movs	r0, #3
 8001f14:	e7e5      	b.n	8001ee2 <HAL_RCC_OscConfig+0x5a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f16:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f1a:	d104      	bne.n	8001f26 <HAL_RCC_OscConfig+0x9e>
 8001f1c:	682b      	ldr	r3, [r5, #0]
 8001f1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f22:	602b      	str	r3, [r5, #0]
 8001f24:	e7e5      	b.n	8001ef2 <HAL_RCC_OscConfig+0x6a>
 8001f26:	682a      	ldr	r2, [r5, #0]
 8001f28:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f2c:	602a      	str	r2, [r5, #0]
 8001f2e:	682a      	ldr	r2, [r5, #0]
 8001f30:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f34:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1df      	bne.n	8001efa <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8001f3a:	f7ff f939 	bl	80011b0 <HAL_GetTick>
 8001f3e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f40:	682b      	ldr	r3, [r5, #0]
 8001f42:	039f      	lsls	r7, r3, #14
 8001f44:	d5a6      	bpl.n	8001e94 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f46:	f7ff f933 	bl	80011b0 <HAL_GetTick>
 8001f4a:	1b80      	subs	r0, r0, r6
 8001f4c:	2864      	cmp	r0, #100	; 0x64
 8001f4e:	d9f7      	bls.n	8001f40 <HAL_RCC_OscConfig+0xb8>
 8001f50:	e7df      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f52:	4b80      	ldr	r3, [pc, #512]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
 8001f54:	689a      	ldr	r2, [r3, #8]
 8001f56:	f012 0f0c 	tst.w	r2, #12
 8001f5a:	d007      	beq.n	8001f6c <HAL_RCC_OscConfig+0xe4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f5c:	689a      	ldr	r2, [r3, #8]
 8001f5e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f62:	2a08      	cmp	r2, #8
 8001f64:	d111      	bne.n	8001f8a <HAL_RCC_OscConfig+0x102>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	025e      	lsls	r6, r3, #9
 8001f6a:	d40e      	bmi.n	8001f8a <HAL_RCC_OscConfig+0x102>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f6c:	4b79      	ldr	r3, [pc, #484]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	0795      	lsls	r5, r2, #30
 8001f72:	d502      	bpl.n	8001f7a <HAL_RCC_OscConfig+0xf2>
 8001f74:	68e2      	ldr	r2, [r4, #12]
 8001f76:	2a01      	cmp	r2, #1
 8001f78:	d1b2      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	6921      	ldr	r1, [r4, #16]
 8001f7e:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001f82:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001f86:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f88:	e787      	b.n	8001e9a <HAL_RCC_OscConfig+0x12>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f8a:	68e2      	ldr	r2, [r4, #12]
 8001f8c:	4b72      	ldr	r3, [pc, #456]	; (8002158 <HAL_RCC_OscConfig+0x2d0>)
 8001f8e:	b1b2      	cbz	r2, 8001fbe <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_ENABLE();
 8001f90:	2201      	movs	r2, #1
 8001f92:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001f94:	f7ff f90c 	bl	80011b0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f98:	4d6e      	ldr	r5, [pc, #440]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8001f9a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f9c:	682b      	ldr	r3, [r5, #0]
 8001f9e:	0798      	lsls	r0, r3, #30
 8001fa0:	d507      	bpl.n	8001fb2 <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fa2:	682b      	ldr	r3, [r5, #0]
 8001fa4:	6922      	ldr	r2, [r4, #16]
 8001fa6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001faa:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001fae:	602b      	str	r3, [r5, #0]
 8001fb0:	e773      	b.n	8001e9a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fb2:	f7ff f8fd 	bl	80011b0 <HAL_GetTick>
 8001fb6:	1b80      	subs	r0, r0, r6
 8001fb8:	2802      	cmp	r0, #2
 8001fba:	d9ef      	bls.n	8001f9c <HAL_RCC_OscConfig+0x114>
 8001fbc:	e7a9      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
        __HAL_RCC_HSI_DISABLE();
 8001fbe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001fc0:	f7ff f8f6 	bl	80011b0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc4:	4d63      	ldr	r5, [pc, #396]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
        tickstart = HAL_GetTick();
 8001fc6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fc8:	682b      	ldr	r3, [r5, #0]
 8001fca:	0799      	lsls	r1, r3, #30
 8001fcc:	f57f af65 	bpl.w	8001e9a <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fd0:	f7ff f8ee 	bl	80011b0 <HAL_GetTick>
 8001fd4:	1b80      	subs	r0, r0, r6
 8001fd6:	2802      	cmp	r0, #2
 8001fd8:	d9f6      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x140>
 8001fda:	e79a      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001fdc:	6962      	ldr	r2, [r4, #20]
 8001fde:	4b5f      	ldr	r3, [pc, #380]	; (800215c <HAL_RCC_OscConfig+0x2d4>)
 8001fe0:	b17a      	cbz	r2, 8002002 <HAL_RCC_OscConfig+0x17a>
      __HAL_RCC_LSI_ENABLE();
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001fe6:	f7ff f8e3 	bl	80011b0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fea:	4d5a      	ldr	r5, [pc, #360]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 8001fec:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fee:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001ff0:	079f      	lsls	r7, r3, #30
 8001ff2:	f53f af56 	bmi.w	8001ea2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ff6:	f7ff f8db 	bl	80011b0 <HAL_GetTick>
 8001ffa:	1b80      	subs	r0, r0, r6
 8001ffc:	2802      	cmp	r0, #2
 8001ffe:	d9f6      	bls.n	8001fee <HAL_RCC_OscConfig+0x166>
 8002000:	e787      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
      __HAL_RCC_LSI_DISABLE();
 8002002:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002004:	f7ff f8d4 	bl	80011b0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002008:	4d52      	ldr	r5, [pc, #328]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 800200a:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800200c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800200e:	0798      	lsls	r0, r3, #30
 8002010:	f57f af47 	bpl.w	8001ea2 <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002014:	f7ff f8cc 	bl	80011b0 <HAL_GetTick>
 8002018:	1b80      	subs	r0, r0, r6
 800201a:	2802      	cmp	r0, #2
 800201c:	d9f6      	bls.n	800200c <HAL_RCC_OscConfig+0x184>
 800201e:	e778      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002020:	4b4c      	ldr	r3, [pc, #304]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
 8002022:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002024:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002028:	d128      	bne.n	800207c <HAL_RCC_OscConfig+0x1f4>
      __HAL_RCC_PWR_CLK_ENABLE();
 800202a:	9201      	str	r2, [sp, #4]
 800202c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800202e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002032:	641a      	str	r2, [r3, #64]	; 0x40
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800203a:	9301      	str	r3, [sp, #4]
 800203c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800203e:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002040:	4d47      	ldr	r5, [pc, #284]	; (8002160 <HAL_RCC_OscConfig+0x2d8>)
 8002042:	682b      	ldr	r3, [r5, #0]
 8002044:	05d9      	lsls	r1, r3, #23
 8002046:	d51b      	bpl.n	8002080 <HAL_RCC_OscConfig+0x1f8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002048:	68a3      	ldr	r3, [r4, #8]
 800204a:	4d42      	ldr	r5, [pc, #264]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
 800204c:	2b01      	cmp	r3, #1
 800204e:	d127      	bne.n	80020a0 <HAL_RCC_OscConfig+0x218>
 8002050:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002052:	f043 0301 	orr.w	r3, r3, #1
 8002056:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002058:	f7ff f8aa 	bl	80011b0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800205c:	4d3d      	ldr	r5, [pc, #244]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
      tickstart = HAL_GetTick();
 800205e:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002060:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002064:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002066:	079b      	lsls	r3, r3, #30
 8002068:	d539      	bpl.n	80020de <HAL_RCC_OscConfig+0x256>
    if(pwrclkchanged == SET)
 800206a:	2e00      	cmp	r6, #0
 800206c:	f43f af1d 	beq.w	8001eaa <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002070:	4a38      	ldr	r2, [pc, #224]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
 8002072:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002074:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002078:	6413      	str	r3, [r2, #64]	; 0x40
 800207a:	e716      	b.n	8001eaa <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 800207c:	2600      	movs	r6, #0
 800207e:	e7df      	b.n	8002040 <HAL_RCC_OscConfig+0x1b8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002080:	682b      	ldr	r3, [r5, #0]
 8002082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002086:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002088:	f7ff f892 	bl	80011b0 <HAL_GetTick>
 800208c:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800208e:	682b      	ldr	r3, [r5, #0]
 8002090:	05da      	lsls	r2, r3, #23
 8002092:	d4d9      	bmi.n	8002048 <HAL_RCC_OscConfig+0x1c0>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002094:	f7ff f88c 	bl	80011b0 <HAL_GetTick>
 8002098:	1bc0      	subs	r0, r0, r7
 800209a:	2802      	cmp	r0, #2
 800209c:	d9f7      	bls.n	800208e <HAL_RCC_OscConfig+0x206>
 800209e:	e738      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020a0:	2b05      	cmp	r3, #5
 80020a2:	d104      	bne.n	80020ae <HAL_RCC_OscConfig+0x226>
 80020a4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80020a6:	f043 0304 	orr.w	r3, r3, #4
 80020aa:	672b      	str	r3, [r5, #112]	; 0x70
 80020ac:	e7d0      	b.n	8002050 <HAL_RCC_OscConfig+0x1c8>
 80020ae:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80020b0:	f022 0201 	bic.w	r2, r2, #1
 80020b4:	672a      	str	r2, [r5, #112]	; 0x70
 80020b6:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 80020b8:	f022 0204 	bic.w	r2, r2, #4
 80020bc:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1ca      	bne.n	8002058 <HAL_RCC_OscConfig+0x1d0>
      tickstart = HAL_GetTick();
 80020c2:	f7ff f875 	bl	80011b0 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020c6:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80020ca:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020cc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80020ce:	0798      	lsls	r0, r3, #30
 80020d0:	d5cb      	bpl.n	800206a <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020d2:	f7ff f86d 	bl	80011b0 <HAL_GetTick>
 80020d6:	1bc0      	subs	r0, r0, r7
 80020d8:	4540      	cmp	r0, r8
 80020da:	d9f7      	bls.n	80020cc <HAL_RCC_OscConfig+0x244>
 80020dc:	e719      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020de:	f7ff f867 	bl	80011b0 <HAL_GetTick>
 80020e2:	1bc0      	subs	r0, r0, r7
 80020e4:	4540      	cmp	r0, r8
 80020e6:	d9bd      	bls.n	8002064 <HAL_RCC_OscConfig+0x1dc>
 80020e8:	e713      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020ea:	4d1a      	ldr	r5, [pc, #104]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
 80020ec:	68ab      	ldr	r3, [r5, #8]
 80020ee:	f003 030c 	and.w	r3, r3, #12
 80020f2:	2b08      	cmp	r3, #8
 80020f4:	f43f aef4 	beq.w	8001ee0 <HAL_RCC_OscConfig+0x58>
 80020f8:	4e1a      	ldr	r6, [pc, #104]	; (8002164 <HAL_RCC_OscConfig+0x2dc>)
 80020fa:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020fc:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80020fe:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002100:	d138      	bne.n	8002174 <HAL_RCC_OscConfig+0x2ec>
        tickstart = HAL_GetTick();
 8002102:	f7ff f855 	bl	80011b0 <HAL_GetTick>
 8002106:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002108:	682b      	ldr	r3, [r5, #0]
 800210a:	0199      	lsls	r1, r3, #6
 800210c:	d42c      	bmi.n	8002168 <HAL_RCC_OscConfig+0x2e0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800210e:	6a22      	ldr	r2, [r4, #32]
 8002110:	69e3      	ldr	r3, [r4, #28]
 8002112:	4313      	orrs	r3, r2
 8002114:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002116:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800211a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800211c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002120:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002122:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8002126:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002128:	4c0a      	ldr	r4, [pc, #40]	; (8002154 <HAL_RCC_OscConfig+0x2cc>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800212a:	0852      	lsrs	r2, r2, #1
 800212c:	3a01      	subs	r2, #1
 800212e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002132:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002134:	2301      	movs	r3, #1
 8002136:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002138:	f7ff f83a 	bl	80011b0 <HAL_GetTick>
 800213c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800213e:	6823      	ldr	r3, [r4, #0]
 8002140:	019a      	lsls	r2, r3, #6
 8002142:	f53f aeb6 	bmi.w	8001eb2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002146:	f7ff f833 	bl	80011b0 <HAL_GetTick>
 800214a:	1b40      	subs	r0, r0, r5
 800214c:	2802      	cmp	r0, #2
 800214e:	d9f6      	bls.n	800213e <HAL_RCC_OscConfig+0x2b6>
 8002150:	e6df      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
 8002152:	bf00      	nop
 8002154:	40023800 	.word	0x40023800
 8002158:	42470000 	.word	0x42470000
 800215c:	42470e80 	.word	0x42470e80
 8002160:	40007000 	.word	0x40007000
 8002164:	42470060 	.word	0x42470060
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002168:	f7ff f822 	bl	80011b0 <HAL_GetTick>
 800216c:	1bc0      	subs	r0, r0, r7
 800216e:	2802      	cmp	r0, #2
 8002170:	d9ca      	bls.n	8002108 <HAL_RCC_OscConfig+0x280>
 8002172:	e6ce      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
        tickstart = HAL_GetTick();
 8002174:	f7ff f81c 	bl	80011b0 <HAL_GetTick>
 8002178:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800217a:	682b      	ldr	r3, [r5, #0]
 800217c:	019b      	lsls	r3, r3, #6
 800217e:	f57f ae98 	bpl.w	8001eb2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002182:	f7ff f815 	bl	80011b0 <HAL_GetTick>
 8002186:	1b00      	subs	r0, r0, r4
 8002188:	2802      	cmp	r0, #2
 800218a:	d9f6      	bls.n	800217a <HAL_RCC_OscConfig+0x2f2>
 800218c:	e6c1      	b.n	8001f12 <HAL_RCC_OscConfig+0x8a>
 800218e:	bf00      	nop

08002190 <SPI_WaitFlagStateUntilTimeout.constprop.9>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8002190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002192:	4604      	mov	r4, r0
 8002194:	460e      	mov	r6, r1
 8002196:	4615      	mov	r5, r2
 8002198:	461f      	mov	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800219a:	6821      	ldr	r1, [r4, #0]
 800219c:	688a      	ldr	r2, [r1, #8]
 800219e:	ea36 0302 	bics.w	r3, r6, r2
 80021a2:	d001      	beq.n	80021a8 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80021a4:	2000      	movs	r0, #0
}
 80021a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80021a8:	1c6b      	adds	r3, r5, #1
 80021aa:	d0f7      	beq.n	800219c <SPI_WaitFlagStateUntilTimeout.constprop.9+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80021ac:	f7ff f800 	bl	80011b0 <HAL_GetTick>
 80021b0:	1bc0      	subs	r0, r0, r7
 80021b2:	4285      	cmp	r5, r0
 80021b4:	d8f1      	bhi.n	800219a <SPI_WaitFlagStateUntilTimeout.constprop.9+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80021b6:	6823      	ldr	r3, [r4, #0]
 80021b8:	685a      	ldr	r2, [r3, #4]
 80021ba:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80021be:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021c0:	6862      	ldr	r2, [r4, #4]
 80021c2:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80021c6:	d10a      	bne.n	80021de <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
 80021c8:	68a2      	ldr	r2, [r4, #8]
 80021ca:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80021ce:	d002      	beq.n	80021d6 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x46>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021d0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80021d4:	d103      	bne.n	80021de <SPI_WaitFlagStateUntilTimeout.constprop.9+0x4e>
          __HAL_SPI_DISABLE(hspi);
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80021dc:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021de:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80021e0:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80021e4:	d107      	bne.n	80021f6 <SPI_WaitFlagStateUntilTimeout.constprop.9+0x66>
          SPI_RESET_CRC(hspi);
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80021f4:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80021f6:	2301      	movs	r3, #1
 80021f8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80021fc:	2300      	movs	r3, #0
 80021fe:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8002202:	2003      	movs	r0, #3
 8002204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002206 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002206:	b538      	push	{r3, r4, r5, lr}
 8002208:	4613      	mov	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800220a:	6842      	ldr	r2, [r0, #4]
 800220c:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8002210:	4604      	mov	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002212:	d11f      	bne.n	8002254 <SPI_EndRxTransaction+0x4e>
 8002214:	6882      	ldr	r2, [r0, #8]
 8002216:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800221a:	d002      	beq.n	8002222 <SPI_EndRxTransaction+0x1c>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800221c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8002220:	d107      	bne.n	8002232 <SPI_EndRxTransaction+0x2c>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002222:	6825      	ldr	r5, [r4, #0]
 8002224:	6828      	ldr	r0, [r5, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002226:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    __HAL_SPI_DISABLE(hspi);
 800222a:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 800222e:	6028      	str	r0, [r5, #0]
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002230:	d007      	beq.n	8002242 <SPI_EndRxTransaction+0x3c>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002232:	460a      	mov	r2, r1
 8002234:	2180      	movs	r1, #128	; 0x80
 8002236:	4620      	mov	r0, r4
 8002238:	f7ff ffaa 	bl	8002190 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 800223c:	b920      	cbnz	r0, 8002248 <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800223e:	2000      	movs	r0, #0
 8002240:	bd38      	pop	{r3, r4, r5, pc}
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002242:	460a      	mov	r2, r1
 8002244:	2101      	movs	r1, #1
 8002246:	e7f6      	b.n	8002236 <SPI_EndRxTransaction+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002248:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800224a:	f043 0320 	orr.w	r3, r3, #32
 800224e:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8002250:	2003      	movs	r0, #3
 8002252:	bd38      	pop	{r3, r4, r5, pc}
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002254:	460a      	mov	r2, r1
 8002256:	2101      	movs	r1, #1
 8002258:	e7ee      	b.n	8002238 <SPI_EndRxTransaction+0x32>
	...

0800225c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800225c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800225e:	4613      	mov	r3, r2
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002260:	4a13      	ldr	r2, [pc, #76]	; (80022b0 <SPI_EndRxTxTransaction+0x54>)
 8002262:	4e14      	ldr	r6, [pc, #80]	; (80022b4 <SPI_EndRxTxTransaction+0x58>)
 8002264:	6815      	ldr	r5, [r2, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002266:	6842      	ldr	r2, [r0, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002268:	fbb5 f6f6 	udiv	r6, r5, r6
 800226c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8002270:	4375      	muls	r5, r6
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002272:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
{
 8002276:	4604      	mov	r4, r0
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002278:	9501      	str	r5, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800227a:	d10d      	bne.n	8002298 <SPI_EndRxTxTransaction+0x3c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800227c:	460a      	mov	r2, r1
 800227e:	2180      	movs	r1, #128	; 0x80
 8002280:	f7ff ff86 	bl	8002190 <SPI_WaitFlagStateUntilTimeout.constprop.9>
 8002284:	b910      	cbnz	r0, 800228c <SPI_EndRxTxTransaction+0x30>
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
  }

  return HAL_OK;
 8002286:	2000      	movs	r0, #0
}
 8002288:	b002      	add	sp, #8
 800228a:	bd70      	pop	{r4, r5, r6, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800228c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800228e:	f043 0320 	orr.w	r3, r3, #32
 8002292:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8002294:	2003      	movs	r0, #3
 8002296:	e7f7      	b.n	8002288 <SPI_EndRxTxTransaction+0x2c>
      if (count == 0U)
 8002298:	9b01      	ldr	r3, [sp, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f3      	beq.n	8002286 <SPI_EndRxTxTransaction+0x2a>
      count--;
 800229e:	9b01      	ldr	r3, [sp, #4]
 80022a0:	3b01      	subs	r3, #1
 80022a2:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80022a4:	6823      	ldr	r3, [r4, #0]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	061b      	lsls	r3, r3, #24
 80022aa:	d4f5      	bmi.n	8002298 <SPI_EndRxTxTransaction+0x3c>
 80022ac:	e7eb      	b.n	8002286 <SPI_EndRxTxTransaction+0x2a>
 80022ae:	bf00      	nop
 80022b0:	2000000c 	.word	0x2000000c
 80022b4:	016e3600 	.word	0x016e3600

080022b8 <HAL_SPI_Init>:
{
 80022b8:	b510      	push	{r4, lr}
  if (hspi == NULL)
 80022ba:	4604      	mov	r4, r0
 80022bc:	2800      	cmp	r0, #0
 80022be:	d036      	beq.n	800232e <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022c0:	2300      	movs	r3, #0
 80022c2:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80022c4:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 80022c8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80022cc:	b91b      	cbnz	r3, 80022d6 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 80022ce:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80022d2:	f002 f84b 	bl	800436c <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80022d6:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80022d8:	68a0      	ldr	r0, [r4, #8]
 80022da:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 80022dc:	2302      	movs	r3, #2
 80022de:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 80022e2:	680b      	ldr	r3, [r1, #0]
 80022e4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022e8:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80022ea:	6863      	ldr	r3, [r4, #4]
 80022ec:	4303      	orrs	r3, r0
 80022ee:	68e0      	ldr	r0, [r4, #12]
 80022f0:	4303      	orrs	r3, r0
 80022f2:	6920      	ldr	r0, [r4, #16]
 80022f4:	4303      	orrs	r3, r0
 80022f6:	6960      	ldr	r0, [r4, #20]
 80022f8:	4303      	orrs	r3, r0
 80022fa:	69e0      	ldr	r0, [r4, #28]
 80022fc:	4303      	orrs	r3, r0
 80022fe:	6a20      	ldr	r0, [r4, #32]
 8002300:	4303      	orrs	r3, r0
 8002302:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002304:	4303      	orrs	r3, r0
 8002306:	f402 7000 	and.w	r0, r2, #512	; 0x200
 800230a:	4303      	orrs	r3, r0
 800230c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800230e:	0c12      	lsrs	r2, r2, #16
 8002310:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002312:	f002 0204 	and.w	r2, r2, #4
 8002316:	431a      	orrs	r2, r3
 8002318:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800231a:	69cb      	ldr	r3, [r1, #28]
 800231c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002320:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002322:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8002324:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002326:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002328:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 800232c:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800232e:	2001      	movs	r0, #1
}
 8002330:	bd10      	pop	{r4, pc}

08002332 <HAL_SPI_Transmit>:
{
 8002332:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002336:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8002338:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 800233c:	2b01      	cmp	r3, #1
{
 800233e:	4604      	mov	r4, r0
 8002340:	460d      	mov	r5, r1
 8002342:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8002344:	f000 809b 	beq.w	800247e <HAL_SPI_Transmit+0x14c>
 8002348:	2301      	movs	r3, #1
 800234a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 800234e:	f7fe ff2f 	bl	80011b0 <HAL_GetTick>
 8002352:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002354:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8002358:	b2c0      	uxtb	r0, r0
 800235a:	2801      	cmp	r0, #1
 800235c:	f040 808d 	bne.w	800247a <HAL_SPI_Transmit+0x148>
  if ((pData == NULL) || (Size == 0U))
 8002360:	2d00      	cmp	r5, #0
 8002362:	d05d      	beq.n	8002420 <HAL_SPI_Transmit+0xee>
 8002364:	f1b8 0f00 	cmp.w	r8, #0
 8002368:	d05a      	beq.n	8002420 <HAL_SPI_Transmit+0xee>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800236a:	2303      	movs	r3, #3
 800236c:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002370:	2000      	movs	r0, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002372:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002374:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002376:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8002378:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 800237c:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800237e:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002380:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002382:	6420      	str	r0, [r4, #64]	; 0x40
 8002384:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002386:	6325      	str	r5, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002388:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 800238c:	bf08      	it	eq
 800238e:	6803      	ldreq	r3, [r0, #0]
  hspi->TxXferSize  = Size;
 8002390:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8002394:	bf04      	itt	eq
 8002396:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 800239a:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800239c:	6803      	ldr	r3, [r0, #0]
 800239e:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 80023a0:	bf5e      	ittt	pl
 80023a2:	6803      	ldrpl	r3, [r0, #0]
 80023a4:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 80023a8:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023aa:	68e3      	ldr	r3, [r4, #12]
 80023ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023b0:	6863      	ldr	r3, [r4, #4]
 80023b2:	d13e      	bne.n	8002432 <HAL_SPI_Transmit+0x100>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023b4:	b113      	cbz	r3, 80023bc <HAL_SPI_Transmit+0x8a>
 80023b6:	f1b8 0f01 	cmp.w	r8, #1
 80023ba:	d107      	bne.n	80023cc <HAL_SPI_Transmit+0x9a>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80023bc:	f835 3b02 	ldrh.w	r3, [r5], #2
 80023c0:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80023c2:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80023c4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80023c6:	3b01      	subs	r3, #1
 80023c8:	b29b      	uxth	r3, r3
 80023ca:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80023cc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80023ce:	b29b      	uxth	r3, r3
 80023d0:	b9a3      	cbnz	r3, 80023fc <HAL_SPI_Transmit+0xca>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80023d2:	463a      	mov	r2, r7
 80023d4:	4631      	mov	r1, r6
 80023d6:	4620      	mov	r0, r4
 80023d8:	f7ff ff40 	bl	800225c <SPI_EndRxTxTransaction>
 80023dc:	2800      	cmp	r0, #0
 80023de:	d149      	bne.n	8002474 <HAL_SPI_Transmit+0x142>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80023e0:	68a3      	ldr	r3, [r4, #8]
 80023e2:	b933      	cbnz	r3, 80023f2 <HAL_SPI_Transmit+0xc0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80023e4:	9301      	str	r3, [sp, #4]
 80023e6:	6823      	ldr	r3, [r4, #0]
 80023e8:	68da      	ldr	r2, [r3, #12]
 80023ea:	9201      	str	r2, [sp, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	9301      	str	r3, [sp, #4]
 80023f0:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80023f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80023f4:	3000      	adds	r0, #0
 80023f6:	bf18      	it	ne
 80023f8:	2001      	movne	r0, #1
 80023fa:	e011      	b.n	8002420 <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80023fc:	6822      	ldr	r2, [r4, #0]
 80023fe:	6893      	ldr	r3, [r2, #8]
 8002400:	0798      	lsls	r0, r3, #30
 8002402:	d505      	bpl.n	8002410 <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002404:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002406:	f833 1b02 	ldrh.w	r1, [r3], #2
 800240a:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800240c:	6323      	str	r3, [r4, #48]	; 0x30
 800240e:	e7d9      	b.n	80023c4 <HAL_SPI_Transmit+0x92>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002410:	f7fe fece 	bl	80011b0 <HAL_GetTick>
 8002414:	1bc0      	subs	r0, r0, r7
 8002416:	42b0      	cmp	r0, r6
 8002418:	d3d8      	bcc.n	80023cc <HAL_SPI_Transmit+0x9a>
 800241a:	1c71      	adds	r1, r6, #1
 800241c:	d0d6      	beq.n	80023cc <HAL_SPI_Transmit+0x9a>
          errorcode = HAL_TIMEOUT;
 800241e:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002420:	2301      	movs	r3, #1
 8002422:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002426:	2300      	movs	r3, #0
 8002428:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 800242c:	b002      	add	sp, #8
 800242e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002432:	b113      	cbz	r3, 800243a <HAL_SPI_Transmit+0x108>
 8002434:	f1b8 0f01 	cmp.w	r8, #1
 8002438:	d108      	bne.n	800244c <HAL_SPI_Transmit+0x11a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800243a:	782b      	ldrb	r3, [r5, #0]
 800243c:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800243e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002440:	3301      	adds	r3, #1
 8002442:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002444:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002446:	3b01      	subs	r3, #1
 8002448:	b29b      	uxth	r3, r3
 800244a:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 800244c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800244e:	b29b      	uxth	r3, r3
 8002450:	2b00      	cmp	r3, #0
 8002452:	d0be      	beq.n	80023d2 <HAL_SPI_Transmit+0xa0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002454:	6823      	ldr	r3, [r4, #0]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	0792      	lsls	r2, r2, #30
 800245a:	d503      	bpl.n	8002464 <HAL_SPI_Transmit+0x132>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800245c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800245e:	7812      	ldrb	r2, [r2, #0]
 8002460:	731a      	strb	r2, [r3, #12]
 8002462:	e7ec      	b.n	800243e <HAL_SPI_Transmit+0x10c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002464:	f7fe fea4 	bl	80011b0 <HAL_GetTick>
 8002468:	1bc0      	subs	r0, r0, r7
 800246a:	4286      	cmp	r6, r0
 800246c:	d8ee      	bhi.n	800244c <HAL_SPI_Transmit+0x11a>
 800246e:	1c73      	adds	r3, r6, #1
 8002470:	d0ec      	beq.n	800244c <HAL_SPI_Transmit+0x11a>
 8002472:	e7d4      	b.n	800241e <HAL_SPI_Transmit+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002474:	2320      	movs	r3, #32
 8002476:	6563      	str	r3, [r4, #84]	; 0x54
 8002478:	e7b2      	b.n	80023e0 <HAL_SPI_Transmit+0xae>
    errorcode = HAL_BUSY;
 800247a:	2002      	movs	r0, #2
 800247c:	e7d0      	b.n	8002420 <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 800247e:	2002      	movs	r0, #2
 8002480:	e7d4      	b.n	800242c <HAL_SPI_Transmit+0xfa>
	...

08002484 <HAL_SPI_TransmitReceive_DMA>:
{
 8002484:	b538      	push	{r3, r4, r5, lr}
 8002486:	4604      	mov	r4, r0
  __HAL_LOCK(hspi);
 8002488:	f890 0050 	ldrb.w	r0, [r0, #80]	; 0x50
 800248c:	2801      	cmp	r0, #1
 800248e:	d072      	beq.n	8002576 <HAL_SPI_TransmitReceive_DMA+0xf2>
 8002490:	2001      	movs	r0, #1
 8002492:	f884 0050 	strb.w	r0, [r4, #80]	; 0x50
  tmp_state           = hspi->State;
 8002496:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 800249a:	b2c0      	uxtb	r0, r0
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800249c:	2801      	cmp	r0, #1
 800249e:	d008      	beq.n	80024b2 <HAL_SPI_TransmitReceive_DMA+0x2e>
 80024a0:	6865      	ldr	r5, [r4, #4]
 80024a2:	f5b5 7f82 	cmp.w	r5, #260	; 0x104
 80024a6:	d162      	bne.n	800256e <HAL_SPI_TransmitReceive_DMA+0xea>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80024a8:	68a5      	ldr	r5, [r4, #8]
 80024aa:	2d00      	cmp	r5, #0
 80024ac:	d15f      	bne.n	800256e <HAL_SPI_TransmitReceive_DMA+0xea>
 80024ae:	2804      	cmp	r0, #4
 80024b0:	d15d      	bne.n	800256e <HAL_SPI_TransmitReceive_DMA+0xea>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80024b2:	2900      	cmp	r1, #0
 80024b4:	d05d      	beq.n	8002572 <HAL_SPI_TransmitReceive_DMA+0xee>
 80024b6:	2a00      	cmp	r2, #0
 80024b8:	d05b      	beq.n	8002572 <HAL_SPI_TransmitReceive_DMA+0xee>
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d059      	beq.n	8002572 <HAL_SPI_TransmitReceive_DMA+0xee>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80024be:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  hspi->TxXferSize  = Size;
 80024c2:	86a3      	strh	r3, [r4, #52]	; 0x34
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80024c4:	2804      	cmp	r0, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80024c6:	bf1c      	itt	ne
 80024c8:	2005      	movne	r0, #5
 80024ca:	f884 0051 	strbne.w	r0, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80024ce:	2000      	movs	r0, #0
 80024d0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->TxXferCount = Size;
 80024d2:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->RxXferCount = Size;
 80024d4:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80024d6:	87a3      	strh	r3, [r4, #60]	; 0x3c
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80024d8:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
  hspi->RxISR       = NULL;
 80024dc:	6420      	str	r0, [r4, #64]	; 0x40
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80024de:	2b04      	cmp	r3, #4
  hspi->TxISR       = NULL;
 80024e0:	6460      	str	r0, [r4, #68]	; 0x44
 80024e2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80024e4:	bf0c      	ite	eq
 80024e6:	4b25      	ldreq	r3, [pc, #148]	; (800257c <HAL_SPI_TransmitReceive_DMA+0xf8>)
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80024e8:	4b25      	ldrne	r3, [pc, #148]	; (8002580 <HAL_SPI_TransmitReceive_DMA+0xfc>)
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80024ea:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80024ec:	63a2      	str	r2, [r4, #56]	; 0x38
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80024ee:	bf0b      	itete	eq
 80024f0:	6403      	streq	r3, [r0, #64]	; 0x40
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80024f2:	6403      	strne	r3, [r0, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80024f4:	4b23      	ldreq	r3, [pc, #140]	; (8002584 <HAL_SPI_TransmitReceive_DMA+0x100>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80024f6:	4b24      	ldrne	r3, [pc, #144]	; (8002588 <HAL_SPI_TransmitReceive_DMA+0x104>)
 80024f8:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80024fa:	4b24      	ldr	r3, [pc, #144]	; (800258c <HAL_SPI_TransmitReceive_DMA+0x108>)
 80024fc:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->hdmarx->XferAbortCallback = NULL;
 80024fe:	2300      	movs	r3, #0
 8002500:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8002502:	6821      	ldr	r1, [r4, #0]
 8002504:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002506:	310c      	adds	r1, #12
 8002508:	b29b      	uxth	r3, r3
 800250a:	f7ff f979 	bl	8001800 <HAL_DMA_Start_IT>
 800250e:	4603      	mov	r3, r0
 8002510:	b150      	cbz	r0, 8002528 <HAL_SPI_TransmitReceive_DMA+0xa4>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002512:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8002514:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002516:	f043 0310 	orr.w	r3, r3, #16
 800251a:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 800251c:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002520:	2300      	movs	r3, #0
 8002522:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8002526:	bd38      	pop	{r3, r4, r5, pc}
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002528:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800252a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800252c:	6851      	ldr	r1, [r2, #4]
 800252e:	f041 0101 	orr.w	r1, r1, #1
 8002532:	6051      	str	r1, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002534:	6403      	str	r3, [r0, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002536:	63c3      	str	r3, [r0, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8002538:	64c3      	str	r3, [r0, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 800253a:	6503      	str	r3, [r0, #80]	; 0x50
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 800253c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800253e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002540:	b29b      	uxth	r3, r3
 8002542:	320c      	adds	r2, #12
 8002544:	f7ff f95c 	bl	8001800 <HAL_DMA_Start_IT>
 8002548:	2800      	cmp	r0, #0
 800254a:	d1e2      	bne.n	8002512 <HAL_SPI_TransmitReceive_DMA+0x8e>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800254c:	6823      	ldr	r3, [r4, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002552:	bf5e      	ittt	pl
 8002554:	681a      	ldrpl	r2, [r3, #0]
 8002556:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800255a:	601a      	strpl	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	f042 0220 	orr.w	r2, r2, #32
 8002562:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002564:	685a      	ldr	r2, [r3, #4]
 8002566:	f042 0202 	orr.w	r2, r2, #2
 800256a:	605a      	str	r2, [r3, #4]
 800256c:	e7d8      	b.n	8002520 <HAL_SPI_TransmitReceive_DMA+0x9c>
    errorcode = HAL_BUSY;
 800256e:	2002      	movs	r0, #2
 8002570:	e7d6      	b.n	8002520 <HAL_SPI_TransmitReceive_DMA+0x9c>
    errorcode = HAL_ERROR;
 8002572:	2001      	movs	r0, #1
 8002574:	e7d4      	b.n	8002520 <HAL_SPI_TransmitReceive_DMA+0x9c>
  __HAL_LOCK(hspi);
 8002576:	2002      	movs	r0, #2
}
 8002578:	bd38      	pop	{r3, r4, r5, pc}
 800257a:	bf00      	nop
 800257c:	08002595 	.word	0x08002595
 8002580:	080025a1 	.word	0x080025a1
 8002584:	080025cf 	.word	0x080025cf
 8002588:	08002621 	.word	0x08002621
 800258c:	080025ad 	.word	0x080025ad

08002590 <HAL_SPI_RxCpltCallback>:
 8002590:	4770      	bx	lr

08002592 <HAL_SPI_RxHalfCpltCallback>:
 8002592:	4770      	bx	lr

08002594 <SPI_DMAHalfReceiveCplt>:
{
 8002594:	b508      	push	{r3, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8002596:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8002598:	f7ff fffb 	bl	8002592 <HAL_SPI_RxHalfCpltCallback>
 800259c:	bd08      	pop	{r3, pc}

0800259e <HAL_SPI_TxRxHalfCpltCallback>:
 800259e:	4770      	bx	lr

080025a0 <SPI_DMAHalfTransmitReceiveCplt>:
{
 80025a0:	b508      	push	{r3, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80025a2:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80025a4:	f7ff fffb 	bl	800259e <HAL_SPI_TxRxHalfCpltCallback>
 80025a8:	bd08      	pop	{r3, pc}

080025aa <HAL_SPI_ErrorCallback>:
 80025aa:	4770      	bx	lr

080025ac <SPI_DMAError>:
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80025ac:	6b80      	ldr	r0, [r0, #56]	; 0x38
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80025ae:	6802      	ldr	r2, [r0, #0]
{
 80025b0:	b508      	push	{r3, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80025b2:	6853      	ldr	r3, [r2, #4]
 80025b4:	f023 0303 	bic.w	r3, r3, #3
 80025b8:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80025ba:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80025bc:	f043 0310 	orr.w	r3, r3, #16
 80025c0:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80025c2:	2301      	movs	r3, #1
 80025c4:	f880 3051 	strb.w	r3, [r0, #81]	; 0x51
  HAL_SPI_ErrorCallback(hspi);
 80025c8:	f7ff ffef 	bl	80025aa <HAL_SPI_ErrorCallback>
 80025cc:	bd08      	pop	{r3, pc}

080025ce <SPI_DMAReceiveCplt>:
{
 80025ce:	b538      	push	{r3, r4, r5, lr}
 80025d0:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80025d2:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 80025d4:	f7fe fdec 	bl	80011b0 <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80025d8:	682b      	ldr	r3, [r5, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	05db      	lsls	r3, r3, #23
  tickstart = HAL_GetTick();
 80025de:	4602      	mov	r2, r0
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80025e0:	d41a      	bmi.n	8002618 <SPI_DMAReceiveCplt+0x4a>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80025e2:	6823      	ldr	r3, [r4, #0]
 80025e4:	6859      	ldr	r1, [r3, #4]
 80025e6:	f021 0120 	bic.w	r1, r1, #32
 80025ea:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80025ec:	6859      	ldr	r1, [r3, #4]
 80025ee:	f021 0103 	bic.w	r1, r1, #3
 80025f2:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80025f4:	4620      	mov	r0, r4
 80025f6:	2164      	movs	r1, #100	; 0x64
 80025f8:	f7ff fe05 	bl	8002206 <SPI_EndRxTransaction>
 80025fc:	b108      	cbz	r0, 8002602 <SPI_DMAReceiveCplt+0x34>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80025fe:	2320      	movs	r3, #32
 8002600:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->RxXferCount = 0U;
 8002602:	2300      	movs	r3, #0
 8002604:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002606:	2301      	movs	r3, #1
 8002608:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800260c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800260e:	b11b      	cbz	r3, 8002618 <SPI_DMAReceiveCplt+0x4a>
      HAL_SPI_ErrorCallback(hspi);
 8002610:	4620      	mov	r0, r4
 8002612:	f7ff ffca 	bl	80025aa <HAL_SPI_ErrorCallback>
      return;
 8002616:	bd38      	pop	{r3, r4, r5, pc}
  HAL_SPI_RxCpltCallback(hspi);
 8002618:	4620      	mov	r0, r4
 800261a:	f7ff ffb9 	bl	8002590 <HAL_SPI_RxCpltCallback>
 800261e:	bd38      	pop	{r3, r4, r5, pc}

08002620 <SPI_DMATransmitReceiveCplt>:
{
 8002620:	b538      	push	{r3, r4, r5, lr}
 8002622:	4605      	mov	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002624:	6b84      	ldr	r4, [r0, #56]	; 0x38
  tickstart = HAL_GetTick();
 8002626:	f7fe fdc3 	bl	80011b0 <HAL_GetTick>
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800262a:	682b      	ldr	r3, [r5, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	05db      	lsls	r3, r3, #23
  tickstart = HAL_GetTick();
 8002630:	4602      	mov	r2, r0
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8002632:	d41e      	bmi.n	8002672 <SPI_DMATransmitReceiveCplt+0x52>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002634:	6821      	ldr	r1, [r4, #0]
 8002636:	684b      	ldr	r3, [r1, #4]
 8002638:	f023 0320 	bic.w	r3, r3, #32
 800263c:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800263e:	4620      	mov	r0, r4
 8002640:	2164      	movs	r1, #100	; 0x64
 8002642:	f7ff fe0b 	bl	800225c <SPI_EndRxTxTransaction>
 8002646:	b118      	cbz	r0, 8002650 <SPI_DMATransmitReceiveCplt+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002648:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800264a:	f043 0320 	orr.w	r3, r3, #32
 800264e:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002650:	6822      	ldr	r2, [r4, #0]
 8002652:	6853      	ldr	r3, [r2, #4]
 8002654:	f023 0303 	bic.w	r3, r3, #3
 8002658:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 800265a:	2300      	movs	r3, #0
 800265c:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 800265e:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002660:	2301      	movs	r3, #1
 8002662:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002666:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002668:	b11b      	cbz	r3, 8002672 <SPI_DMATransmitReceiveCplt+0x52>
      HAL_SPI_ErrorCallback(hspi);
 800266a:	4620      	mov	r0, r4
 800266c:	f7ff ff9d 	bl	80025aa <HAL_SPI_ErrorCallback>
      return;
 8002670:	bd38      	pop	{r3, r4, r5, pc}
  HAL_SPI_TxRxCpltCallback(hspi);
 8002672:	4620      	mov	r0, r4
 8002674:	f001 fa7e 	bl	8003b74 <HAL_SPI_TxRxCpltCallback>
 8002678:	bd38      	pop	{r3, r4, r5, pc}
	...

0800267c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800267c:	6a03      	ldr	r3, [r0, #32]
 800267e:	f023 0301 	bic.w	r3, r3, #1
 8002682:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002684:	6a03      	ldr	r3, [r0, #32]
{
 8002686:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002688:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800268a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800268c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800268e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8002692:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002694:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8002696:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 800269a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800269c:	4d0e      	ldr	r5, [pc, #56]	; (80026d8 <TIM_OC1_SetConfig+0x5c>)
 800269e:	42a8      	cmp	r0, r5
 80026a0:	d002      	beq.n	80026a8 <TIM_OC1_SetConfig+0x2c>
 80026a2:	4e0e      	ldr	r6, [pc, #56]	; (80026dc <TIM_OC1_SetConfig+0x60>)
 80026a4:	42b0      	cmp	r0, r6
 80026a6:	d110      	bne.n	80026ca <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80026a8:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80026aa:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80026ae:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026b0:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80026b2:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026b6:	d002      	beq.n	80026be <TIM_OC1_SetConfig+0x42>
 80026b8:	4d08      	ldr	r5, [pc, #32]	; (80026dc <TIM_OC1_SetConfig+0x60>)
 80026ba:	42a8      	cmp	r0, r5
 80026bc:	d105      	bne.n	80026ca <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80026be:	694d      	ldr	r5, [r1, #20]
 80026c0:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80026c2:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80026c6:	4335      	orrs	r5, r6
 80026c8:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80026ca:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80026cc:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80026ce:	684a      	ldr	r2, [r1, #4]
 80026d0:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026d2:	6203      	str	r3, [r0, #32]
 80026d4:	bd70      	pop	{r4, r5, r6, pc}
 80026d6:	bf00      	nop
 80026d8:	40010000 	.word	0x40010000
 80026dc:	40010400 	.word	0x40010400

080026e0 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026e0:	6a03      	ldr	r3, [r0, #32]
 80026e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026e6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026e8:	6a03      	ldr	r3, [r0, #32]
{
 80026ea:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026ec:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026ee:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026f0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80026f2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80026f6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80026f8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80026fa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80026fe:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002702:	4d11      	ldr	r5, [pc, #68]	; (8002748 <TIM_OC3_SetConfig+0x68>)
 8002704:	42a8      	cmp	r0, r5
 8002706:	d003      	beq.n	8002710 <TIM_OC3_SetConfig+0x30>
 8002708:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800270c:	42a8      	cmp	r0, r5
 800270e:	d114      	bne.n	800273a <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002710:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002712:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002716:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800271a:	4d0b      	ldr	r5, [pc, #44]	; (8002748 <TIM_OC3_SetConfig+0x68>)
 800271c:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 800271e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002722:	d003      	beq.n	800272c <TIM_OC3_SetConfig+0x4c>
 8002724:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002728:	42a8      	cmp	r0, r5
 800272a:	d106      	bne.n	800273a <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800272c:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800272e:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002730:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002734:	4335      	orrs	r5, r6
 8002736:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800273a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800273c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800273e:	684a      	ldr	r2, [r1, #4]
 8002740:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002742:	6203      	str	r3, [r0, #32]
 8002744:	bd70      	pop	{r4, r5, r6, pc}
 8002746:	bf00      	nop
 8002748:	40010000 	.word	0x40010000

0800274c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800274c:	6a03      	ldr	r3, [r0, #32]
 800274e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002752:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002754:	6a03      	ldr	r3, [r0, #32]
{
 8002756:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002758:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800275a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800275c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800275e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002762:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002766:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8002768:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800276c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002770:	4d08      	ldr	r5, [pc, #32]	; (8002794 <TIM_OC4_SetConfig+0x48>)
 8002772:	42a8      	cmp	r0, r5
 8002774:	d003      	beq.n	800277e <TIM_OC4_SetConfig+0x32>
 8002776:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800277a:	42a8      	cmp	r0, r5
 800277c:	d104      	bne.n	8002788 <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800277e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002780:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002784:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002788:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800278a:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800278c:	684a      	ldr	r2, [r1, #4]
 800278e:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002790:	6203      	str	r3, [r0, #32]
 8002792:	bd30      	pop	{r4, r5, pc}
 8002794:	40010000 	.word	0x40010000

08002798 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002798:	6803      	ldr	r3, [r0, #0]
 800279a:	68da      	ldr	r2, [r3, #12]
 800279c:	f042 0201 	orr.w	r2, r2, #1
 80027a0:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80027a2:	689a      	ldr	r2, [r3, #8]
 80027a4:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80027a8:	2a06      	cmp	r2, #6
    __HAL_TIM_ENABLE(htim);
 80027aa:	bf1e      	ittt	ne
 80027ac:	681a      	ldrne	r2, [r3, #0]
 80027ae:	f042 0201 	orrne.w	r2, r2, #1
 80027b2:	601a      	strne	r2, [r3, #0]
}
 80027b4:	2000      	movs	r0, #0
 80027b6:	4770      	bx	lr

080027b8 <HAL_TIM_PWM_MspInit>:
 80027b8:	4770      	bx	lr

080027ba <HAL_TIM_Encoder_Start>:
{
 80027ba:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 80027bc:	b189      	cbz	r1, 80027e2 <HAL_TIM_Encoder_Start+0x28>
 80027be:	2904      	cmp	r1, #4
 80027c0:	d007      	beq.n	80027d2 <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80027c2:	6a1a      	ldr	r2, [r3, #32]
 80027c4:	f022 0201 	bic.w	r2, r2, #1
 80027c8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80027ca:	6a1a      	ldr	r2, [r3, #32]
 80027cc:	f042 0201 	orr.w	r2, r2, #1
 80027d0:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 80027d2:	6a1a      	ldr	r2, [r3, #32]
 80027d4:	f022 0210 	bic.w	r2, r2, #16
 80027d8:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80027da:	6a1a      	ldr	r2, [r3, #32]
 80027dc:	f042 0210 	orr.w	r2, r2, #16
 80027e0:	e006      	b.n	80027f0 <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 80027e2:	6a1a      	ldr	r2, [r3, #32]
 80027e4:	f022 0201 	bic.w	r2, r2, #1
 80027e8:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80027ea:	6a1a      	ldr	r2, [r3, #32]
 80027ec:	f042 0201 	orr.w	r2, r2, #1
 80027f0:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	f042 0201 	orr.w	r2, r2, #1
 80027f8:	601a      	str	r2, [r3, #0]
}
 80027fa:	2000      	movs	r0, #0
 80027fc:	4770      	bx	lr

080027fe <HAL_TIM_PeriodElapsedCallback>:
 80027fe:	4770      	bx	lr

08002800 <HAL_TIM_OC_DelayElapsedCallback>:
 8002800:	4770      	bx	lr

08002802 <HAL_TIM_IC_CaptureCallback>:
 8002802:	4770      	bx	lr

08002804 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002804:	4770      	bx	lr

08002806 <HAL_TIM_TriggerCallback>:
 8002806:	4770      	bx	lr

08002808 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002808:	6803      	ldr	r3, [r0, #0]
 800280a:	691a      	ldr	r2, [r3, #16]
 800280c:	0791      	lsls	r1, r2, #30
{
 800280e:	b510      	push	{r4, lr}
 8002810:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002812:	d50e      	bpl.n	8002832 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002814:	68da      	ldr	r2, [r3, #12]
 8002816:	0792      	lsls	r2, r2, #30
 8002818:	d50b      	bpl.n	8002832 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800281a:	f06f 0202 	mvn.w	r2, #2
 800281e:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002820:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002822:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002824:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002826:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002828:	d077      	beq.n	800291a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800282a:	f7ff ffea 	bl	8002802 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800282e:	2300      	movs	r3, #0
 8002830:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002832:	6823      	ldr	r3, [r4, #0]
 8002834:	691a      	ldr	r2, [r3, #16]
 8002836:	0750      	lsls	r0, r2, #29
 8002838:	d510      	bpl.n	800285c <HAL_TIM_IRQHandler+0x54>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800283a:	68da      	ldr	r2, [r3, #12]
 800283c:	0751      	lsls	r1, r2, #29
 800283e:	d50d      	bpl.n	800285c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002840:	f06f 0204 	mvn.w	r2, #4
 8002844:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002846:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002848:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800284a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800284e:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002850:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002852:	d068      	beq.n	8002926 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002854:	f7ff ffd5 	bl	8002802 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002858:	2300      	movs	r3, #0
 800285a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800285c:	6823      	ldr	r3, [r4, #0]
 800285e:	691a      	ldr	r2, [r3, #16]
 8002860:	0712      	lsls	r2, r2, #28
 8002862:	d50f      	bpl.n	8002884 <HAL_TIM_IRQHandler+0x7c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002864:	68da      	ldr	r2, [r3, #12]
 8002866:	0710      	lsls	r0, r2, #28
 8002868:	d50c      	bpl.n	8002884 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800286a:	f06f 0208 	mvn.w	r2, #8
 800286e:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002870:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002872:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002874:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002876:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002878:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800287a:	d05a      	beq.n	8002932 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800287c:	f7ff ffc1 	bl	8002802 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002880:	2300      	movs	r3, #0
 8002882:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002884:	6823      	ldr	r3, [r4, #0]
 8002886:	691a      	ldr	r2, [r3, #16]
 8002888:	06d2      	lsls	r2, r2, #27
 800288a:	d510      	bpl.n	80028ae <HAL_TIM_IRQHandler+0xa6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800288c:	68da      	ldr	r2, [r3, #12]
 800288e:	06d0      	lsls	r0, r2, #27
 8002890:	d50d      	bpl.n	80028ae <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002892:	f06f 0210 	mvn.w	r2, #16
 8002896:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002898:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800289a:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800289c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028a0:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80028a2:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028a4:	d04b      	beq.n	800293e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 80028a6:	f7ff ffac 	bl	8002802 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028aa:	2300      	movs	r3, #0
 80028ac:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80028ae:	6823      	ldr	r3, [r4, #0]
 80028b0:	691a      	ldr	r2, [r3, #16]
 80028b2:	07d1      	lsls	r1, r2, #31
 80028b4:	d508      	bpl.n	80028c8 <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80028b6:	68da      	ldr	r2, [r3, #12]
 80028b8:	07d2      	lsls	r2, r2, #31
 80028ba:	d505      	bpl.n	80028c8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028bc:	f06f 0201 	mvn.w	r2, #1
 80028c0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80028c2:	4620      	mov	r0, r4
 80028c4:	f7ff ff9b 	bl	80027fe <HAL_TIM_PeriodElapsedCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028c8:	6823      	ldr	r3, [r4, #0]
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	0610      	lsls	r0, r2, #24
 80028ce:	d508      	bpl.n	80028e2 <HAL_TIM_IRQHandler+0xda>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028d0:	68da      	ldr	r2, [r3, #12]
 80028d2:	0611      	lsls	r1, r2, #24
 80028d4:	d505      	bpl.n	80028e2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028d6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028da:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80028dc:	4620      	mov	r0, r4
 80028de:	f000 fac4 	bl	8002e6a <HAL_TIMEx_BreakCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028e2:	6823      	ldr	r3, [r4, #0]
 80028e4:	691a      	ldr	r2, [r3, #16]
 80028e6:	0652      	lsls	r2, r2, #25
 80028e8:	d508      	bpl.n	80028fc <HAL_TIM_IRQHandler+0xf4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028ea:	68da      	ldr	r2, [r3, #12]
 80028ec:	0650      	lsls	r0, r2, #25
 80028ee:	d505      	bpl.n	80028fc <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80028f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80028f4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80028f6:	4620      	mov	r0, r4
 80028f8:	f7ff ff85 	bl	8002806 <HAL_TIM_TriggerCallback>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80028fc:	6823      	ldr	r3, [r4, #0]
 80028fe:	691a      	ldr	r2, [r3, #16]
 8002900:	0691      	lsls	r1, r2, #26
 8002902:	d522      	bpl.n	800294a <HAL_TIM_IRQHandler+0x142>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002904:	68da      	ldr	r2, [r3, #12]
 8002906:	0692      	lsls	r2, r2, #26
 8002908:	d51f      	bpl.n	800294a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800290a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800290e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002910:	611a      	str	r2, [r3, #16]
}
 8002912:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8002916:	f000 baa7 	b.w	8002e68 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800291a:	f7ff ff71 	bl	8002800 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800291e:	4620      	mov	r0, r4
 8002920:	f7ff ff70 	bl	8002804 <HAL_TIM_PWM_PulseFinishedCallback>
 8002924:	e783      	b.n	800282e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002926:	f7ff ff6b 	bl	8002800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800292a:	4620      	mov	r0, r4
 800292c:	f7ff ff6a 	bl	8002804 <HAL_TIM_PWM_PulseFinishedCallback>
 8002930:	e792      	b.n	8002858 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002932:	f7ff ff65 	bl	8002800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002936:	4620      	mov	r0, r4
 8002938:	f7ff ff64 	bl	8002804 <HAL_TIM_PWM_PulseFinishedCallback>
 800293c:	e7a0      	b.n	8002880 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800293e:	f7ff ff5f 	bl	8002800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002942:	4620      	mov	r0, r4
 8002944:	f7ff ff5e 	bl	8002804 <HAL_TIM_PWM_PulseFinishedCallback>
 8002948:	e7af      	b.n	80028aa <HAL_TIM_IRQHandler+0xa2>
 800294a:	bd10      	pop	{r4, pc}

0800294c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800294c:	4a30      	ldr	r2, [pc, #192]	; (8002a10 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 800294e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002950:	4290      	cmp	r0, r2
 8002952:	d012      	beq.n	800297a <TIM_Base_SetConfig+0x2e>
 8002954:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002958:	d00f      	beq.n	800297a <TIM_Base_SetConfig+0x2e>
 800295a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800295e:	4290      	cmp	r0, r2
 8002960:	d00b      	beq.n	800297a <TIM_Base_SetConfig+0x2e>
 8002962:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002966:	4290      	cmp	r0, r2
 8002968:	d007      	beq.n	800297a <TIM_Base_SetConfig+0x2e>
 800296a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800296e:	4290      	cmp	r0, r2
 8002970:	d003      	beq.n	800297a <TIM_Base_SetConfig+0x2e>
 8002972:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8002976:	4290      	cmp	r0, r2
 8002978:	d119      	bne.n	80029ae <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 800297a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800297c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002980:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002982:	4a23      	ldr	r2, [pc, #140]	; (8002a10 <TIM_Base_SetConfig+0xc4>)
 8002984:	4290      	cmp	r0, r2
 8002986:	d029      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 8002988:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800298c:	d026      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 800298e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8002992:	4290      	cmp	r0, r2
 8002994:	d022      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 8002996:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800299a:	4290      	cmp	r0, r2
 800299c:	d01e      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 800299e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029a2:	4290      	cmp	r0, r2
 80029a4:	d01a      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 80029a6:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 80029aa:	4290      	cmp	r0, r2
 80029ac:	d016      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 80029ae:	4a19      	ldr	r2, [pc, #100]	; (8002a14 <TIM_Base_SetConfig+0xc8>)
 80029b0:	4290      	cmp	r0, r2
 80029b2:	d013      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 80029b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029b8:	4290      	cmp	r0, r2
 80029ba:	d00f      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 80029bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029c0:	4290      	cmp	r0, r2
 80029c2:	d00b      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 80029c4:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80029c8:	4290      	cmp	r0, r2
 80029ca:	d007      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 80029cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029d0:	4290      	cmp	r0, r2
 80029d2:	d003      	beq.n	80029dc <TIM_Base_SetConfig+0x90>
 80029d4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029d8:	4290      	cmp	r0, r2
 80029da:	d103      	bne.n	80029e4 <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029dc:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80029de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029e2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029e4:	694a      	ldr	r2, [r1, #20]
 80029e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80029ea:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80029ec:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80029ee:	688b      	ldr	r3, [r1, #8]
 80029f0:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80029f2:	680b      	ldr	r3, [r1, #0]
 80029f4:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80029f6:	4b06      	ldr	r3, [pc, #24]	; (8002a10 <TIM_Base_SetConfig+0xc4>)
 80029f8:	4298      	cmp	r0, r3
 80029fa:	d003      	beq.n	8002a04 <TIM_Base_SetConfig+0xb8>
 80029fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002a00:	4298      	cmp	r0, r3
 8002a02:	d101      	bne.n	8002a08 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 8002a04:	690b      	ldr	r3, [r1, #16]
 8002a06:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	6143      	str	r3, [r0, #20]
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	40010000 	.word	0x40010000
 8002a14:	40014000 	.word	0x40014000

08002a18 <HAL_TIM_Base_Init>:
{
 8002a18:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002a1a:	4604      	mov	r4, r0
 8002a1c:	b1a0      	cbz	r0, 8002a48 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002a1e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002a22:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a26:	b91b      	cbnz	r3, 8002a30 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002a28:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002a2c:	f001 fed6 	bl	80047dc <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002a30:	2302      	movs	r3, #2
 8002a32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a36:	6820      	ldr	r0, [r4, #0]
 8002a38:	1d21      	adds	r1, r4, #4
 8002a3a:	f7ff ff87 	bl	800294c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002a3e:	2301      	movs	r3, #1
 8002a40:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002a44:	2000      	movs	r0, #0
 8002a46:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002a48:	2001      	movs	r0, #1
}
 8002a4a:	bd10      	pop	{r4, pc}

08002a4c <HAL_TIM_PWM_Init>:
{
 8002a4c:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002a4e:	4604      	mov	r4, r0
 8002a50:	b1a0      	cbz	r0, 8002a7c <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002a52:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002a56:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a5a:	b91b      	cbnz	r3, 8002a64 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002a5c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002a60:	f7ff feaa 	bl	80027b8 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002a64:	2302      	movs	r3, #2
 8002a66:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002a6a:	6820      	ldr	r0, [r4, #0]
 8002a6c:	1d21      	adds	r1, r4, #4
 8002a6e:	f7ff ff6d 	bl	800294c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002a72:	2301      	movs	r3, #1
 8002a74:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002a78:	2000      	movs	r0, #0
 8002a7a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002a7c:	2001      	movs	r0, #1
}
 8002a7e:	bd10      	pop	{r4, pc}

08002a80 <HAL_TIM_Encoder_Init>:
{
 8002a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a82:	460c      	mov	r4, r1
  if (htim == NULL)
 8002a84:	4605      	mov	r5, r0
 8002a86:	2800      	cmp	r0, #0
 8002a88:	d043      	beq.n	8002b12 <HAL_TIM_Encoder_Init+0x92>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002a8a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002a8e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a92:	b91b      	cbnz	r3, 8002a9c <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8002a94:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8002a98:	f001 ff30 	bl	80048fc <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002a9c:	4629      	mov	r1, r5
  htim->State = HAL_TIM_STATE_BUSY;
 8002a9e:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002aa0:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State = HAL_TIM_STATE_BUSY;
 8002aa4:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002aa8:	6883      	ldr	r3, [r0, #8]
 8002aaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002aae:	f023 0307 	bic.w	r3, r3, #7
 8002ab2:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ab4:	f7ff ff4a 	bl	800294c <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8002ab8:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8002aba:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8002abc:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002abe:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002ac0:	68a1      	ldr	r1, [r4, #8]
  tmpccer = htim->Instance->CCER;
 8002ac2:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 8002ac4:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002ac6:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002ac8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002acc:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002ad0:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 8002ad4:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002ad6:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002ada:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002adc:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002ade:	011b      	lsls	r3, r3, #4
 8002ae0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002ae4:	68e1      	ldr	r1, [r4, #12]
 8002ae6:	430b      	orrs	r3, r1
 8002ae8:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002aea:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002aee:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8002af2:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002af4:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002af6:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002afa:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 8002afc:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002afe:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 8002b02:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002b04:	4317      	orrs	r7, r2
  htim->State = HAL_TIM_STATE_READY;
 8002b06:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 8002b08:	6207      	str	r7, [r0, #32]
  htim->State = HAL_TIM_STATE_READY;
 8002b0a:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 8002b0e:	2000      	movs	r0, #0
 8002b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002b12:	2001      	movs	r0, #1
}
 8002b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002b18 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b18:	6a03      	ldr	r3, [r0, #32]
 8002b1a:	f023 0310 	bic.w	r3, r3, #16
 8002b1e:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002b20:	6a03      	ldr	r3, [r0, #32]
{
 8002b22:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 8002b24:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002b26:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b28:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b2a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b2e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b32:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8002b34:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b38:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b3c:	4d10      	ldr	r5, [pc, #64]	; (8002b80 <TIM_OC2_SetConfig+0x68>)
 8002b3e:	42a8      	cmp	r0, r5
 8002b40:	d003      	beq.n	8002b4a <TIM_OC2_SetConfig+0x32>
 8002b42:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b46:	42a8      	cmp	r0, r5
 8002b48:	d114      	bne.n	8002b74 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b4a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b4c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b50:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b54:	4d0a      	ldr	r5, [pc, #40]	; (8002b80 <TIM_OC2_SetConfig+0x68>)
 8002b56:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b5c:	d003      	beq.n	8002b66 <TIM_OC2_SetConfig+0x4e>
 8002b5e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002b62:	42a8      	cmp	r0, r5
 8002b64:	d106      	bne.n	8002b74 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b66:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b68:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b6a:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b6e:	4335      	orrs	r5, r6
 8002b70:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8002b74:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8002b76:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002b78:	684a      	ldr	r2, [r1, #4]
 8002b7a:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002b7c:	6203      	str	r3, [r0, #32]
 8002b7e:	bd70      	pop	{r4, r5, r6, pc}
 8002b80:	40010000 	.word	0x40010000

08002b84 <HAL_TIM_PWM_ConfigChannel>:
{
 8002b84:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002b86:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002b8a:	2b01      	cmp	r3, #1
{
 8002b8c:	4604      	mov	r4, r0
 8002b8e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002b92:	d025      	beq.n	8002be0 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8002b94:	2301      	movs	r3, #1
 8002b96:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002b9a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8002b9e:	2a0c      	cmp	r2, #12
 8002ba0:	d818      	bhi.n	8002bd4 <HAL_TIM_PWM_ConfigChannel+0x50>
 8002ba2:	e8df f002 	tbb	[pc, r2]
 8002ba6:	1707      	.short	0x1707
 8002ba8:	171e1717 	.word	0x171e1717
 8002bac:	172f1717 	.word	0x172f1717
 8002bb0:	1717      	.short	0x1717
 8002bb2:	40          	.byte	0x40
 8002bb3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002bb4:	6820      	ldr	r0, [r4, #0]
 8002bb6:	f7ff fd61 	bl	800267c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bba:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bbc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002bbe:	699a      	ldr	r2, [r3, #24]
 8002bc0:	f042 0208 	orr.w	r2, r2, #8
 8002bc4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002bc6:	699a      	ldr	r2, [r3, #24]
 8002bc8:	f022 0204 	bic.w	r2, r2, #4
 8002bcc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002bce:	699a      	ldr	r2, [r3, #24]
 8002bd0:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002bd2:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002bd4:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002bd6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002bd8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002bdc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002be0:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002be2:	6820      	ldr	r0, [r4, #0]
 8002be4:	f7ff ff98 	bl	8002b18 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002be8:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002bea:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002bec:	699a      	ldr	r2, [r3, #24]
 8002bee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bf2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002bf4:	699a      	ldr	r2, [r3, #24]
 8002bf6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002bfa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002bfc:	699a      	ldr	r2, [r3, #24]
 8002bfe:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c02:	e7e6      	b.n	8002bd2 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002c04:	6820      	ldr	r0, [r4, #0]
 8002c06:	f7ff fd6b 	bl	80026e0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c0a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c0c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002c0e:	69da      	ldr	r2, [r3, #28]
 8002c10:	f042 0208 	orr.w	r2, r2, #8
 8002c14:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002c16:	69da      	ldr	r2, [r3, #28]
 8002c18:	f022 0204 	bic.w	r2, r2, #4
 8002c1c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002c1e:	69da      	ldr	r2, [r3, #28]
 8002c20:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c22:	61da      	str	r2, [r3, #28]
      break;
 8002c24:	e7d6      	b.n	8002bd4 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002c26:	6820      	ldr	r0, [r4, #0]
 8002c28:	f7ff fd90 	bl	800274c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c2c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c2e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002c30:	69da      	ldr	r2, [r3, #28]
 8002c32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c36:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002c38:	69da      	ldr	r2, [r3, #28]
 8002c3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c3e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002c40:	69da      	ldr	r2, [r3, #28]
 8002c42:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002c46:	e7ec      	b.n	8002c22 <HAL_TIM_PWM_ConfigChannel+0x9e>

08002c48 <TIM_ETR_SetConfig>:
{
 8002c48:	b510      	push	{r4, lr}
  tmpsmcr = TIMx->SMCR;
 8002c4a:	6884      	ldr	r4, [r0, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c4c:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c4e:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002c52:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8002c56:	4323      	orrs	r3, r4
  TIMx->SMCR = tmpsmcr;
 8002c58:	6083      	str	r3, [r0, #8]
 8002c5a:	bd10      	pop	{r4, pc}

08002c5c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002c5c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002c60:	2b01      	cmp	r3, #1
{
 8002c62:	b570      	push	{r4, r5, r6, lr}
 8002c64:	4604      	mov	r4, r0
 8002c66:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8002c6a:	d019      	beq.n	8002ca0 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c6c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002c70:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 8002c72:	2301      	movs	r3, #1
 8002c74:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002c78:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c7a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c7e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002c82:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8002c84:	680b      	ldr	r3, [r1, #0]
 8002c86:	2b40      	cmp	r3, #64	; 0x40
 8002c88:	d065      	beq.n	8002d56 <HAL_TIM_ConfigClockSource+0xfa>
 8002c8a:	d815      	bhi.n	8002cb8 <HAL_TIM_ConfigClockSource+0x5c>
 8002c8c:	2b10      	cmp	r3, #16
 8002c8e:	d00c      	beq.n	8002caa <HAL_TIM_ConfigClockSource+0x4e>
 8002c90:	d807      	bhi.n	8002ca2 <HAL_TIM_ConfigClockSource+0x46>
 8002c92:	b153      	cbz	r3, 8002caa <HAL_TIM_ConfigClockSource+0x4e>
  htim->State = HAL_TIM_STATE_READY;
 8002c94:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8002c96:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002c98:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002c9c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002ca0:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8002ca2:	2b20      	cmp	r3, #32
 8002ca4:	d001      	beq.n	8002caa <HAL_TIM_ConfigClockSource+0x4e>
 8002ca6:	2b30      	cmp	r3, #48	; 0x30
 8002ca8:	d1f4      	bne.n	8002c94 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr = TIMx->SMCR;
 8002caa:	6882      	ldr	r2, [r0, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cac:	f043 0307 	orr.w	r3, r3, #7
  tmpsmcr &= ~TIM_SMCR_TS;
 8002cb0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	e01a      	b.n	8002cee <HAL_TIM_ConfigClockSource+0x92>
  switch (sClockSourceConfig->ClockSource)
 8002cb8:	2b60      	cmp	r3, #96	; 0x60
 8002cba:	d034      	beq.n	8002d26 <HAL_TIM_ConfigClockSource+0xca>
 8002cbc:	d819      	bhi.n	8002cf2 <HAL_TIM_ConfigClockSource+0x96>
 8002cbe:	2b50      	cmp	r3, #80	; 0x50
 8002cc0:	d1e8      	bne.n	8002c94 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cc2:	684a      	ldr	r2, [r1, #4]
 8002cc4:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002cc6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cc8:	6a05      	ldr	r5, [r0, #32]
 8002cca:	f025 0501 	bic.w	r5, r5, #1
 8002cce:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cd0:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002cd2:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002cd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002cda:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002cde:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002ce0:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002ce2:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002ce4:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002cea:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8002cee:	6083      	str	r3, [r0, #8]
 8002cf0:	e7d0      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8002cf2:	2b70      	cmp	r3, #112	; 0x70
 8002cf4:	d00c      	beq.n	8002d10 <HAL_TIM_ConfigClockSource+0xb4>
 8002cf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002cfa:	d1cb      	bne.n	8002c94 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8002cfc:	68cb      	ldr	r3, [r1, #12]
 8002cfe:	684a      	ldr	r2, [r1, #4]
 8002d00:	6889      	ldr	r1, [r1, #8]
 8002d02:	f7ff ffa1 	bl	8002c48 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d06:	6822      	ldr	r2, [r4, #0]
 8002d08:	6893      	ldr	r3, [r2, #8]
 8002d0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d0e:	e008      	b.n	8002d22 <HAL_TIM_ConfigClockSource+0xc6>
      TIM_ETR_SetConfig(htim->Instance,
 8002d10:	68cb      	ldr	r3, [r1, #12]
 8002d12:	684a      	ldr	r2, [r1, #4]
 8002d14:	6889      	ldr	r1, [r1, #8]
 8002d16:	f7ff ff97 	bl	8002c48 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002d1a:	6822      	ldr	r2, [r4, #0]
 8002d1c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002d1e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002d22:	6093      	str	r3, [r2, #8]
      break;
 8002d24:	e7b6      	b.n	8002c94 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002d26:	684d      	ldr	r5, [r1, #4]
 8002d28:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d2a:	6a01      	ldr	r1, [r0, #32]
 8002d2c:	f021 0110 	bic.w	r1, r1, #16
 8002d30:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d32:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 8002d34:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d36:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d3a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d3e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d42:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8002d46:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d48:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002d4a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d50:	f043 0367 	orr.w	r3, r3, #103	; 0x67
 8002d54:	e7cb      	b.n	8002cee <HAL_TIM_ConfigClockSource+0x92>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d56:	684a      	ldr	r2, [r1, #4]
 8002d58:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002d5a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d5c:	6a05      	ldr	r5, [r0, #32]
 8002d5e:	f025 0501 	bic.w	r5, r5, #1
 8002d62:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d64:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d66:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d6e:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8002d72:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8002d74:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002d76:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8002d78:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d7e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8002d82:	e7b4      	b.n	8002cee <HAL_TIM_ConfigClockSource+0x92>

08002d84 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8002d84:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d86:	f001 011f 	and.w	r1, r1, #31
{
 8002d8a:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002d8c:	2401      	movs	r4, #1
 8002d8e:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8002d90:	ea23 0304 	bic.w	r3, r3, r4
 8002d94:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002d96:	6a03      	ldr	r3, [r0, #32]
 8002d98:	408a      	lsls	r2, r1
 8002d9a:	431a      	orrs	r2, r3
 8002d9c:	6202      	str	r2, [r0, #32]
 8002d9e:	bd10      	pop	{r4, pc}

08002da0 <HAL_TIM_PWM_Start>:
{
 8002da0:	b510      	push	{r4, lr}
 8002da2:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002da4:	2201      	movs	r2, #1
 8002da6:	6800      	ldr	r0, [r0, #0]
 8002da8:	f7ff ffec 	bl	8002d84 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002dac:	6823      	ldr	r3, [r4, #0]
 8002dae:	4a0b      	ldr	r2, [pc, #44]	; (8002ddc <HAL_TIM_PWM_Start+0x3c>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d00e      	beq.n	8002dd2 <HAL_TIM_PWM_Start+0x32>
 8002db4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d00a      	beq.n	8002dd2 <HAL_TIM_PWM_Start+0x32>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dbc:	689a      	ldr	r2, [r3, #8]
 8002dbe:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dc2:	2a06      	cmp	r2, #6
 8002dc4:	d003      	beq.n	8002dce <HAL_TIM_PWM_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	f042 0201 	orr.w	r2, r2, #1
 8002dcc:	601a      	str	r2, [r3, #0]
}
 8002dce:	2000      	movs	r0, #0
 8002dd0:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 8002dd2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002dd4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dd8:	645a      	str	r2, [r3, #68]	; 0x44
 8002dda:	e7ef      	b.n	8002dbc <HAL_TIM_PWM_Start+0x1c>
 8002ddc:	40010000 	.word	0x40010000

08002de0 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002de0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002de4:	2b01      	cmp	r3, #1
{
 8002de6:	b530      	push	{r4, r5, lr}
 8002de8:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002dec:	d014      	beq.n	8002e18 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002dee:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002df0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8002df4:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002df6:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002df8:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dfa:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dfc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002e00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e04:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e06:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e08:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002e0a:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e12:	2300      	movs	r3, #0
 8002e14:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002e18:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002e1a:	bd30      	pop	{r4, r5, pc}

08002e1c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e1c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d01f      	beq.n	8002e64 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002e24:	68cb      	ldr	r3, [r1, #12]
 8002e26:	688a      	ldr	r2, [r1, #8]
 8002e28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e2c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002e2e:	684a      	ldr	r2, [r1, #4]
 8002e30:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e34:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002e36:	680a      	ldr	r2, [r1, #0]
 8002e38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002e3c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002e3e:	690a      	ldr	r2, [r1, #16]
 8002e40:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e44:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002e46:	694a      	ldr	r2, [r1, #20]
 8002e48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002e4c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002e4e:	69ca      	ldr	r2, [r1, #28]
 8002e50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e54:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002e56:	6802      	ldr	r2, [r0, #0]
 8002e58:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002e60:	4618      	mov	r0, r3
 8002e62:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002e64:	2002      	movs	r0, #2
}
 8002e66:	4770      	bx	lr

08002e68 <HAL_TIMEx_CommutCallback>:
 8002e68:	4770      	bx	lr

08002e6a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e6a:	4770      	bx	lr

08002e6c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e6c:	6803      	ldr	r3, [r0, #0]
 8002e6e:	68da      	ldr	r2, [r3, #12]
 8002e70:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002e74:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e76:	695a      	ldr	r2, [r3, #20]
 8002e78:	f022 0201 	bic.w	r2, r2, #1
 8002e7c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e7e:	2320      	movs	r3, #32
 8002e80:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002e84:	4770      	bx	lr
	...

08002e88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e8c:	6806      	ldr	r6, [r0, #0]
 8002e8e:	68c2      	ldr	r2, [r0, #12]
 8002e90:	6933      	ldr	r3, [r6, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e92:	69c1      	ldr	r1, [r0, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e94:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	6133      	str	r3, [r6, #16]
{
 8002e9c:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e9e:	6883      	ldr	r3, [r0, #8]
 8002ea0:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002ea2:	68f2      	ldr	r2, [r6, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ea4:	4303      	orrs	r3, r0
 8002ea6:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8002ea8:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002eac:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8002eae:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002eb2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eb8:	6973      	ldr	r3, [r6, #20]
 8002eba:	69a2      	ldr	r2, [r4, #24]
 8002ebc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ec0:	4313      	orrs	r3, r2

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ec2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ec6:	6173      	str	r3, [r6, #20]
 8002ec8:	4b7a      	ldr	r3, [pc, #488]	; (80030b4 <UART_SetConfig+0x22c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eca:	d17c      	bne.n	8002fc6 <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ecc:	429e      	cmp	r6, r3
 8002ece:	d003      	beq.n	8002ed8 <UART_SetConfig+0x50>
 8002ed0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ed4:	429e      	cmp	r6, r3
 8002ed6:	d144      	bne.n	8002f62 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002ed8:	f7fe ffc6 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8002edc:	2519      	movs	r5, #25
 8002ede:	fb05 f300 	mul.w	r3, r5, r0
 8002ee2:	6860      	ldr	r0, [r4, #4]
 8002ee4:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002ee8:	0040      	lsls	r0, r0, #1
 8002eea:	fbb3 f3f0 	udiv	r3, r3, r0
 8002eee:	fbb3 f3f9 	udiv	r3, r3, r9
 8002ef2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002ef6:	f7fe ffb7 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8002efa:	6863      	ldr	r3, [r4, #4]
 8002efc:	4368      	muls	r0, r5
 8002efe:	005b      	lsls	r3, r3, #1
 8002f00:	fbb0 f7f3 	udiv	r7, r0, r3
 8002f04:	f7fe ffb0 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8002f08:	6863      	ldr	r3, [r4, #4]
 8002f0a:	4368      	muls	r0, r5
 8002f0c:	005b      	lsls	r3, r3, #1
 8002f0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f12:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f16:	fb09 7313 	mls	r3, r9, r3, r7
 8002f1a:	00db      	lsls	r3, r3, #3
 8002f1c:	3332      	adds	r3, #50	; 0x32
 8002f1e:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f22:	005b      	lsls	r3, r3, #1
 8002f24:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002f28:	f7fe ff9e 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8002f2c:	6862      	ldr	r2, [r4, #4]
 8002f2e:	4368      	muls	r0, r5
 8002f30:	0052      	lsls	r2, r2, #1
 8002f32:	fbb0 faf2 	udiv	sl, r0, r2
 8002f36:	f7fe ff97 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002f3a:	6863      	ldr	r3, [r4, #4]
 8002f3c:	4368      	muls	r0, r5
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f44:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f48:	fb09 a313 	mls	r3, r9, r3, sl
 8002f4c:	00db      	lsls	r3, r3, #3
 8002f4e:	3332      	adds	r3, #50	; 0x32
 8002f50:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002f5a:	443b      	add	r3, r7
 8002f5c:	60b3      	str	r3, [r6, #8]
 8002f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002f62:	f7fe ff71 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002f66:	2519      	movs	r5, #25
 8002f68:	fb05 f300 	mul.w	r3, r5, r0
 8002f6c:	6860      	ldr	r0, [r4, #4]
 8002f6e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002f72:	0040      	lsls	r0, r0, #1
 8002f74:	fbb3 f3f0 	udiv	r3, r3, r0
 8002f78:	fbb3 f3f9 	udiv	r3, r3, r9
 8002f7c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f80:	f7fe ff62 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002f84:	6863      	ldr	r3, [r4, #4]
 8002f86:	4368      	muls	r0, r5
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	fbb0 f7f3 	udiv	r7, r0, r3
 8002f8e:	f7fe ff5b 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002f92:	6863      	ldr	r3, [r4, #4]
 8002f94:	4368      	muls	r0, r5
 8002f96:	005b      	lsls	r3, r3, #1
 8002f98:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f9c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002fa0:	fb09 7313 	mls	r3, r9, r3, r7
 8002fa4:	00db      	lsls	r3, r3, #3
 8002fa6:	3332      	adds	r3, #50	; 0x32
 8002fa8:	fbb3 f3f9 	udiv	r3, r3, r9
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002fb2:	f7fe ff49 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002fb6:	6862      	ldr	r2, [r4, #4]
 8002fb8:	4368      	muls	r0, r5
 8002fba:	0052      	lsls	r2, r2, #1
 8002fbc:	fbb0 faf2 	udiv	sl, r0, r2
 8002fc0:	f7fe ff42 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8002fc4:	e7b9      	b.n	8002f3a <UART_SetConfig+0xb2>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fc6:	429e      	cmp	r6, r3
 8002fc8:	d002      	beq.n	8002fd0 <UART_SetConfig+0x148>
 8002fca:	4b3b      	ldr	r3, [pc, #236]	; (80030b8 <UART_SetConfig+0x230>)
 8002fcc:	429e      	cmp	r6, r3
 8002fce:	d140      	bne.n	8003052 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002fd0:	f7fe ff4a 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8002fd4:	6867      	ldr	r7, [r4, #4]
 8002fd6:	2519      	movs	r5, #25
 8002fd8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002fdc:	fb05 f300 	mul.w	r3, r5, r0
 8002fe0:	00bf      	lsls	r7, r7, #2
 8002fe2:	fbb3 f3f7 	udiv	r3, r3, r7
 8002fe6:	fbb3 f3f9 	udiv	r3, r3, r9
 8002fea:	011f      	lsls	r7, r3, #4
 8002fec:	f7fe ff3c 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8002ff0:	6863      	ldr	r3, [r4, #4]
 8002ff2:	4368      	muls	r0, r5
 8002ff4:	009b      	lsls	r3, r3, #2
 8002ff6:	fbb0 f8f3 	udiv	r8, r0, r3
 8002ffa:	f7fe ff35 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8002ffe:	6863      	ldr	r3, [r4, #4]
 8003000:	4368      	muls	r0, r5
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	fbb0 f3f3 	udiv	r3, r0, r3
 8003008:	fbb3 f3f9 	udiv	r3, r3, r9
 800300c:	fb09 8313 	mls	r3, r9, r3, r8
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	3332      	adds	r3, #50	; 0x32
 8003014:	fbb3 f3f9 	udiv	r3, r3, r9
 8003018:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800301c:	f7fe ff24 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8003020:	6862      	ldr	r2, [r4, #4]
 8003022:	4368      	muls	r0, r5
 8003024:	0092      	lsls	r2, r2, #2
 8003026:	fbb0 faf2 	udiv	sl, r0, r2
 800302a:	f7fe ff1d 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800302e:	6863      	ldr	r3, [r4, #4]
 8003030:	4368      	muls	r0, r5
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	fbb0 f3f3 	udiv	r3, r0, r3
 8003038:	fbb3 f3f9 	udiv	r3, r3, r9
 800303c:	fb09 a313 	mls	r3, r9, r3, sl
 8003040:	011b      	lsls	r3, r3, #4
 8003042:	3332      	adds	r3, #50	; 0x32
 8003044:	fbb3 f3f9 	udiv	r3, r3, r9
 8003048:	f003 030f 	and.w	r3, r3, #15
 800304c:	ea43 0308 	orr.w	r3, r3, r8
 8003050:	e783      	b.n	8002f5a <UART_SetConfig+0xd2>
 8003052:	f7fe fef9 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8003056:	6867      	ldr	r7, [r4, #4]
 8003058:	2519      	movs	r5, #25
 800305a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800305e:	fb05 f300 	mul.w	r3, r5, r0
 8003062:	00bf      	lsls	r7, r7, #2
 8003064:	fbb3 f3f7 	udiv	r3, r3, r7
 8003068:	fbb3 f3f9 	udiv	r3, r3, r9
 800306c:	011f      	lsls	r7, r3, #4
 800306e:	f7fe feeb 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8003072:	6863      	ldr	r3, [r4, #4]
 8003074:	4368      	muls	r0, r5
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	fbb0 f8f3 	udiv	r8, r0, r3
 800307c:	f7fe fee4 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 8003080:	6863      	ldr	r3, [r4, #4]
 8003082:	4368      	muls	r0, r5
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	fbb0 f3f3 	udiv	r3, r0, r3
 800308a:	fbb3 f3f9 	udiv	r3, r3, r9
 800308e:	fb09 8313 	mls	r3, r9, r3, r8
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	3332      	adds	r3, #50	; 0x32
 8003096:	fbb3 f3f9 	udiv	r3, r3, r9
 800309a:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 800309e:	f7fe fed3 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 80030a2:	6862      	ldr	r2, [r4, #4]
 80030a4:	4368      	muls	r0, r5
 80030a6:	0092      	lsls	r2, r2, #2
 80030a8:	fbb0 faf2 	udiv	sl, r0, r2
 80030ac:	f7fe fecc 	bl	8001e48 <HAL_RCC_GetPCLK1Freq>
 80030b0:	e7bd      	b.n	800302e <UART_SetConfig+0x1a6>
 80030b2:	bf00      	nop
 80030b4:	40011000 	.word	0x40011000
 80030b8:	40011400 	.word	0x40011400

080030bc <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 80030bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030be:	4604      	mov	r4, r0
 80030c0:	460e      	mov	r6, r1
 80030c2:	4617      	mov	r7, r2
 80030c4:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030c6:	6821      	ldr	r1, [r4, #0]
 80030c8:	680b      	ldr	r3, [r1, #0]
 80030ca:	ea36 0303 	bics.w	r3, r6, r3
 80030ce:	d101      	bne.n	80030d4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 80030d0:	2000      	movs	r0, #0
}
 80030d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if (Timeout != HAL_MAX_DELAY)
 80030d4:	1c6b      	adds	r3, r5, #1
 80030d6:	d0f7      	beq.n	80030c8 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80030d8:	b995      	cbnz	r5, 8003100 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80030da:	6823      	ldr	r3, [r4, #0]
 80030dc:	68da      	ldr	r2, [r3, #12]
 80030de:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80030e2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030e4:	695a      	ldr	r2, [r3, #20]
 80030e6:	f022 0201 	bic.w	r2, r2, #1
 80030ea:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80030ec:	2320      	movs	r3, #32
 80030ee:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80030f2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 80030f6:	2300      	movs	r3, #0
 80030f8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 80030fc:	2003      	movs	r0, #3
 80030fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003100:	f7fe f856 	bl	80011b0 <HAL_GetTick>
 8003104:	1bc0      	subs	r0, r0, r7
 8003106:	4285      	cmp	r5, r0
 8003108:	d2dd      	bcs.n	80030c6 <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 800310a:	e7e6      	b.n	80030da <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

0800310c <HAL_UART_Init>:
{
 800310c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800310e:	4604      	mov	r4, r0
 8003110:	b340      	cbz	r0, 8003164 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003112:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003116:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800311a:	b91b      	cbnz	r3, 8003124 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800311c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003120:	f001 fd08 	bl	8004b34 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003124:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003126:	2324      	movs	r3, #36	; 0x24
 8003128:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800312c:	68d3      	ldr	r3, [r2, #12]
 800312e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003132:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003134:	4620      	mov	r0, r4
 8003136:	f7ff fea7 	bl	8002e88 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800313a:	6823      	ldr	r3, [r4, #0]
 800313c:	691a      	ldr	r2, [r3, #16]
 800313e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003142:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003144:	695a      	ldr	r2, [r3, #20]
 8003146:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800314a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800314c:	68da      	ldr	r2, [r3, #12]
 800314e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003152:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003154:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003156:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003158:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800315a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800315e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8003162:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003164:	2001      	movs	r0, #1
}
 8003166:	bd10      	pop	{r4, pc}

08003168 <HAL_UART_Receive>:
{
 8003168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800316c:	461f      	mov	r7, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 800316e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003172:	2b20      	cmp	r3, #32
{
 8003174:	4604      	mov	r4, r0
 8003176:	460d      	mov	r5, r1
 8003178:	4690      	mov	r8, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 800317a:	d152      	bne.n	8003222 <HAL_UART_Receive+0xba>
    if ((pData == NULL) || (Size == 0U))
 800317c:	2900      	cmp	r1, #0
 800317e:	d04d      	beq.n	800321c <HAL_UART_Receive+0xb4>
 8003180:	2a00      	cmp	r2, #0
 8003182:	d04b      	beq.n	800321c <HAL_UART_Receive+0xb4>
    __HAL_LOCK(huart);
 8003184:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003188:	2b01      	cmp	r3, #1
 800318a:	d04a      	beq.n	8003222 <HAL_UART_Receive+0xba>
 800318c:	2301      	movs	r3, #1
 800318e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003192:	2300      	movs	r3, #0
 8003194:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003196:	2322      	movs	r3, #34	; 0x22
 8003198:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
    tickstart = HAL_GetTick();
 800319c:	f7fe f808 	bl	80011b0 <HAL_GetTick>
    huart->RxXferSize = Size;
 80031a0:	f8a4 802c 	strh.w	r8, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 80031a4:	4606      	mov	r6, r0
    huart->RxXferCount = Size;
 80031a6:	f8a4 802e 	strh.w	r8, [r4, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80031aa:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 80031ac:	b280      	uxth	r0, r0
 80031ae:	b930      	cbnz	r0, 80031be <HAL_UART_Receive+0x56>
    huart->RxState = HAL_UART_STATE_READY;
 80031b0:	2320      	movs	r3, #32
 80031b2:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    __HAL_UNLOCK(huart);
 80031b6:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 80031ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->RxXferCount--;
 80031be:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	85e3      	strh	r3, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80031c6:	68a3      	ldr	r3, [r4, #8]
 80031c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80031cc:	4632      	mov	r2, r6
 80031ce:	463b      	mov	r3, r7
 80031d0:	f04f 0120 	mov.w	r1, #32
 80031d4:	4620      	mov	r0, r4
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80031d6:	d112      	bne.n	80031fe <HAL_UART_Receive+0x96>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80031d8:	f7ff ff70 	bl	80030bc <UART_WaitOnFlagUntilTimeout.constprop.3>
 80031dc:	b110      	cbz	r0, 80031e4 <HAL_UART_Receive+0x7c>
          return HAL_TIMEOUT;
 80031de:	2003      	movs	r0, #3
 80031e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80031e4:	6823      	ldr	r3, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80031e6:	6922      	ldr	r2, [r4, #16]
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80031e8:	685b      	ldr	r3, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80031ea:	b922      	cbnz	r2, 80031f6 <HAL_UART_Receive+0x8e>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80031ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031f0:	f825 3b02 	strh.w	r3, [r5], #2
 80031f4:	e7d9      	b.n	80031aa <HAL_UART_Receive+0x42>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	f825 3b01 	strh.w	r3, [r5], #1
 80031fc:	e7d5      	b.n	80031aa <HAL_UART_Receive+0x42>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80031fe:	f7ff ff5d 	bl	80030bc <UART_WaitOnFlagUntilTimeout.constprop.3>
 8003202:	2800      	cmp	r0, #0
 8003204:	d1eb      	bne.n	80031de <HAL_UART_Receive+0x76>
 8003206:	6823      	ldr	r3, [r4, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003208:	6921      	ldr	r1, [r4, #16]
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	1c6a      	adds	r2, r5, #1
        if (huart->Init.Parity == UART_PARITY_NONE)
 800320e:	b911      	cbnz	r1, 8003216 <HAL_UART_Receive+0xae>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003210:	702b      	strb	r3, [r5, #0]
 8003212:	4615      	mov	r5, r2
 8003214:	e7c9      	b.n	80031aa <HAL_UART_Receive+0x42>
 8003216:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800321a:	e7f9      	b.n	8003210 <HAL_UART_Receive+0xa8>
      return  HAL_ERROR;
 800321c:	2001      	movs	r0, #1
 800321e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003222:	2002      	movs	r0, #2
}
 8003224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003228 <HAL_UART_Transmit_DMA>:
{
 8003228:	b538      	push	{r3, r4, r5, lr}
 800322a:	4604      	mov	r4, r0
 800322c:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800322e:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8003232:	2a20      	cmp	r2, #32
 8003234:	d12a      	bne.n	800328c <HAL_UART_Transmit_DMA+0x64>
    if ((pData == NULL) || (Size == 0U))
 8003236:	b339      	cbz	r1, 8003288 <HAL_UART_Transmit_DMA+0x60>
 8003238:	b333      	cbz	r3, 8003288 <HAL_UART_Transmit_DMA+0x60>
    __HAL_LOCK(huart);
 800323a:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 800323e:	2a01      	cmp	r2, #1
 8003240:	d024      	beq.n	800328c <HAL_UART_Transmit_DMA+0x64>
 8003242:	2201      	movs	r2, #1
 8003244:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003248:	6b20      	ldr	r0, [r4, #48]	; 0x30
    huart->TxXferCount = Size;
 800324a:	84e3      	strh	r3, [r4, #38]	; 0x26
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800324c:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800324e:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003250:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003252:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003256:	4a0e      	ldr	r2, [pc, #56]	; (8003290 <HAL_UART_Transmit_DMA+0x68>)
    huart->TxXferSize = Size;
 8003258:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->pTxBuffPtr = pData;
 800325a:	6221      	str	r1, [r4, #32]
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800325c:	63c2      	str	r2, [r0, #60]	; 0x3c
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800325e:	4a0d      	ldr	r2, [pc, #52]	; (8003294 <HAL_UART_Transmit_DMA+0x6c>)
 8003260:	6402      	str	r2, [r0, #64]	; 0x40
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003262:	4a0d      	ldr	r2, [pc, #52]	; (8003298 <HAL_UART_Transmit_DMA+0x70>)
 8003264:	64c2      	str	r2, [r0, #76]	; 0x4c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003266:	6822      	ldr	r2, [r4, #0]
    huart->hdmatx->XferAbortCallback = NULL;
 8003268:	6505      	str	r5, [r0, #80]	; 0x50
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800326a:	3204      	adds	r2, #4
 800326c:	f7fe fac8 	bl	8001800 <HAL_DMA_Start_IT>
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003270:	6823      	ldr	r3, [r4, #0]
 8003272:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003276:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003278:	695a      	ldr	r2, [r3, #20]
    __HAL_UNLOCK(huart);
 800327a:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800327e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003282:	615a      	str	r2, [r3, #20]
    return HAL_OK;
 8003284:	4628      	mov	r0, r5
 8003286:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8003288:	2001      	movs	r0, #1
 800328a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_BUSY;
 800328c:	2002      	movs	r0, #2
}
 800328e:	bd38      	pop	{r3, r4, r5, pc}
 8003290:	080032fb 	.word	0x080032fb
 8003294:	08003329 	.word	0x08003329
 8003298:	080033b3 	.word	0x080033b3

0800329c <HAL_UART_DMAStop>:
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800329c:	6803      	ldr	r3, [r0, #0]
 800329e:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80032a0:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 80032a4:	2921      	cmp	r1, #33	; 0x21
{
 80032a6:	b510      	push	{r4, lr}
 80032a8:	4604      	mov	r4, r0
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80032aa:	d111      	bne.n	80032d0 <HAL_UART_DMAStop+0x34>
 80032ac:	0611      	lsls	r1, r2, #24
 80032ae:	d50f      	bpl.n	80032d0 <HAL_UART_DMAStop+0x34>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80032b0:	695a      	ldr	r2, [r3, #20]
    if (huart->hdmatx != NULL)
 80032b2:	6b00      	ldr	r0, [r0, #48]	; 0x30
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80032b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032b8:	615a      	str	r2, [r3, #20]
    if (huart->hdmatx != NULL)
 80032ba:	b108      	cbz	r0, 80032c0 <HAL_UART_DMAStop+0x24>
      HAL_DMA_Abort(huart->hdmatx);
 80032bc:	f7fe fade 	bl	800187c <HAL_DMA_Abort>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80032c0:	6822      	ldr	r2, [r4, #0]
 80032c2:	68d3      	ldr	r3, [r2, #12]
 80032c4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80032c8:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 80032ca:	2320      	movs	r3, #32
 80032cc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80032d0:	6823      	ldr	r3, [r4, #0]
 80032d2:	695a      	ldr	r2, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80032d4:	f894 103a 	ldrb.w	r1, [r4, #58]	; 0x3a
 80032d8:	2922      	cmp	r1, #34	; 0x22
 80032da:	d10c      	bne.n	80032f6 <HAL_UART_DMAStop+0x5a>
 80032dc:	0652      	lsls	r2, r2, #25
 80032de:	d50a      	bpl.n	80032f6 <HAL_UART_DMAStop+0x5a>
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032e0:	695a      	ldr	r2, [r3, #20]
    if (huart->hdmarx != NULL)
 80032e2:	6b60      	ldr	r0, [r4, #52]	; 0x34
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80032e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80032e8:	615a      	str	r2, [r3, #20]
    if (huart->hdmarx != NULL)
 80032ea:	b108      	cbz	r0, 80032f0 <HAL_UART_DMAStop+0x54>
      HAL_DMA_Abort(huart->hdmarx);
 80032ec:	f7fe fac6 	bl	800187c <HAL_DMA_Abort>
    UART_EndRxTransfer(huart);
 80032f0:	4620      	mov	r0, r4
 80032f2:	f7ff fdbb 	bl	8002e6c <UART_EndRxTransfer>
}
 80032f6:	2000      	movs	r0, #0
 80032f8:	bd10      	pop	{r4, pc}

080032fa <UART_DMATransmitCplt>:
{
 80032fa:	b508      	push	{r3, lr}
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80032fc:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032fe:	6b82      	ldr	r2, [r0, #56]	; 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8003306:	d10a      	bne.n	800331e <UART_DMATransmitCplt+0x24>
    huart->TxXferCount = 0x00U;
 8003308:	84d3      	strh	r3, [r2, #38]	; 0x26
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800330a:	6813      	ldr	r3, [r2, #0]
 800330c:	695a      	ldr	r2, [r3, #20]
 800330e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003312:	615a      	str	r2, [r3, #20]
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003314:	68da      	ldr	r2, [r3, #12]
 8003316:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800331a:	60da      	str	r2, [r3, #12]
 800331c:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 800331e:	4610      	mov	r0, r2
 8003320:	f000 fa96 	bl	8003850 <HAL_UART_TxCpltCallback>
 8003324:	bd08      	pop	{r3, pc}

08003326 <HAL_UART_TxHalfCpltCallback>:
 8003326:	4770      	bx	lr

08003328 <UART_DMATxHalfCplt>:
{
 8003328:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 800332a:	6b80      	ldr	r0, [r0, #56]	; 0x38
 800332c:	f7ff fffb 	bl	8003326 <HAL_UART_TxHalfCpltCallback>
 8003330:	bd08      	pop	{r3, pc}

08003332 <HAL_UART_RxCpltCallback>:
 8003332:	4770      	bx	lr

08003334 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003334:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003338:	2b22      	cmp	r3, #34	; 0x22
{
 800333a:	b510      	push	{r4, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800333c:	d136      	bne.n	80033ac <UART_Receive_IT+0x78>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800333e:	6883      	ldr	r3, [r0, #8]
 8003340:	6901      	ldr	r1, [r0, #16]
 8003342:	6802      	ldr	r2, [r0, #0]
 8003344:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003348:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800334a:	d123      	bne.n	8003394 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800334c:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800334e:	b9e9      	cbnz	r1, 800338c <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003350:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003354:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8003358:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 800335a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 800335c:	3c01      	subs	r4, #1
 800335e:	b2a4      	uxth	r4, r4
 8003360:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8003362:	b98c      	cbnz	r4, 8003388 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003364:	6803      	ldr	r3, [r0, #0]
 8003366:	68da      	ldr	r2, [r3, #12]
 8003368:	f022 0220 	bic.w	r2, r2, #32
 800336c:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800336e:	68da      	ldr	r2, [r3, #12]
 8003370:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003374:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003376:	695a      	ldr	r2, [r3, #20]
 8003378:	f022 0201 	bic.w	r2, r2, #1
 800337c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800337e:	2320      	movs	r3, #32
 8003380:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8003384:	f7ff ffd5 	bl	8003332 <HAL_UART_RxCpltCallback>
    if (--huart->RxXferCount == 0U)
 8003388:	2000      	movs	r0, #0
}
 800338a:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800338c:	b2d2      	uxtb	r2, r2
 800338e:	f823 2b01 	strh.w	r2, [r3], #1
 8003392:	e7e1      	b.n	8003358 <UART_Receive_IT+0x24>
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003394:	b921      	cbnz	r1, 80033a0 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003396:	1c59      	adds	r1, r3, #1
 8003398:	6852      	ldr	r2, [r2, #4]
 800339a:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800339c:	701a      	strb	r2, [r3, #0]
 800339e:	e7dc      	b.n	800335a <UART_Receive_IT+0x26>
 80033a0:	6852      	ldr	r2, [r2, #4]
 80033a2:	1c59      	adds	r1, r3, #1
 80033a4:	6281      	str	r1, [r0, #40]	; 0x28
 80033a6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80033aa:	e7f7      	b.n	800339c <UART_Receive_IT+0x68>
    return HAL_BUSY;
 80033ac:	2002      	movs	r0, #2
 80033ae:	bd10      	pop	{r4, pc}

080033b0 <HAL_UART_ErrorCallback>:
 80033b0:	4770      	bx	lr

080033b2 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80033b2:	6b81      	ldr	r1, [r0, #56]	; 0x38
{
 80033b4:	b508      	push	{r3, lr}
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80033b6:	680b      	ldr	r3, [r1, #0]
 80033b8:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80033ba:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 80033be:	2821      	cmp	r0, #33	; 0x21
 80033c0:	d10a      	bne.n	80033d8 <UART_DMAError+0x26>
 80033c2:	0612      	lsls	r2, r2, #24
 80033c4:	d508      	bpl.n	80033d8 <UART_DMAError+0x26>
    huart->TxXferCount = 0x00U;
 80033c6:	2200      	movs	r2, #0
 80033c8:	84ca      	strh	r2, [r1, #38]	; 0x26
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80033ca:	68da      	ldr	r2, [r3, #12]
 80033cc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80033d0:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 80033d2:	2220      	movs	r2, #32
 80033d4:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80033d8:	695b      	ldr	r3, [r3, #20]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80033da:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 80033de:	2a22      	cmp	r2, #34	; 0x22
 80033e0:	d106      	bne.n	80033f0 <UART_DMAError+0x3e>
 80033e2:	065b      	lsls	r3, r3, #25
 80033e4:	d504      	bpl.n	80033f0 <UART_DMAError+0x3e>
    huart->RxXferCount = 0x00U;
 80033e6:	2300      	movs	r3, #0
 80033e8:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80033ea:	4608      	mov	r0, r1
 80033ec:	f7ff fd3e 	bl	8002e6c <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80033f0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80033f2:	f043 0310 	orr.w	r3, r3, #16
 80033f6:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 80033f8:	4608      	mov	r0, r1
 80033fa:	f7ff ffd9 	bl	80033b0 <HAL_UART_ErrorCallback>
 80033fe:	bd08      	pop	{r3, pc}

08003400 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003400:	6803      	ldr	r3, [r0, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003404:	68d9      	ldr	r1, [r3, #12]
{
 8003406:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8003408:	0716      	lsls	r6, r2, #28
{
 800340a:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800340c:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 800340e:	d107      	bne.n	8003420 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003410:	0696      	lsls	r6, r2, #26
 8003412:	d55a      	bpl.n	80034ca <HAL_UART_IRQHandler+0xca>
 8003414:	068d      	lsls	r5, r1, #26
 8003416:	d558      	bpl.n	80034ca <HAL_UART_IRQHandler+0xca>
}
 8003418:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 800341c:	f7ff bf8a 	b.w	8003334 <UART_Receive_IT>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003420:	f015 0501 	ands.w	r5, r5, #1
 8003424:	d102      	bne.n	800342c <HAL_UART_IRQHandler+0x2c>
 8003426:	f411 7f90 	tst.w	r1, #288	; 0x120
 800342a:	d04e      	beq.n	80034ca <HAL_UART_IRQHandler+0xca>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800342c:	07d3      	lsls	r3, r2, #31
 800342e:	d505      	bpl.n	800343c <HAL_UART_IRQHandler+0x3c>
 8003430:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003432:	bf42      	ittt	mi
 8003434:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8003436:	f043 0301 	orrmi.w	r3, r3, #1
 800343a:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800343c:	0750      	lsls	r0, r2, #29
 800343e:	d504      	bpl.n	800344a <HAL_UART_IRQHandler+0x4a>
 8003440:	b11d      	cbz	r5, 800344a <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003442:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003444:	f043 0302 	orr.w	r3, r3, #2
 8003448:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800344a:	0793      	lsls	r3, r2, #30
 800344c:	d504      	bpl.n	8003458 <HAL_UART_IRQHandler+0x58>
 800344e:	b11d      	cbz	r5, 8003458 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003450:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003452:	f043 0304 	orr.w	r3, r3, #4
 8003456:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003458:	0716      	lsls	r6, r2, #28
 800345a:	d504      	bpl.n	8003466 <HAL_UART_IRQHandler+0x66>
 800345c:	b11d      	cbz	r5, 8003466 <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800345e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003460:	f043 0308 	orr.w	r3, r3, #8
 8003464:	63e3      	str	r3, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003466:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003468:	2b00      	cmp	r3, #0
 800346a:	d066      	beq.n	800353a <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800346c:	0695      	lsls	r5, r2, #26
 800346e:	d504      	bpl.n	800347a <HAL_UART_IRQHandler+0x7a>
 8003470:	0688      	lsls	r0, r1, #26
 8003472:	d502      	bpl.n	800347a <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8003474:	4620      	mov	r0, r4
 8003476:	f7ff ff5d 	bl	8003334 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800347a:	6823      	ldr	r3, [r4, #0]
 800347c:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800347e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003480:	0711      	lsls	r1, r2, #28
        UART_EndRxTransfer(huart);
 8003482:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003484:	d402      	bmi.n	800348c <HAL_UART_IRQHandler+0x8c>
 8003486:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 800348a:	d01a      	beq.n	80034c2 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 800348c:	f7ff fcee 	bl	8002e6c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003490:	6823      	ldr	r3, [r4, #0]
 8003492:	695a      	ldr	r2, [r3, #20]
 8003494:	0652      	lsls	r2, r2, #25
 8003496:	d510      	bpl.n	80034ba <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003498:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 800349a:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800349c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034a0:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 80034a2:	b150      	cbz	r0, 80034ba <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80034a4:	4b25      	ldr	r3, [pc, #148]	; (800353c <HAL_UART_IRQHandler+0x13c>)
 80034a6:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034a8:	f7fe fa2b 	bl	8001902 <HAL_DMA_Abort_IT>
 80034ac:	2800      	cmp	r0, #0
 80034ae:	d044      	beq.n	800353a <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034b0:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 80034b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034b6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80034b8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80034ba:	4620      	mov	r0, r4
 80034bc:	f7ff ff78 	bl	80033b0 <HAL_UART_ErrorCallback>
 80034c0:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80034c2:	f7ff ff75 	bl	80033b0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034c6:	63e5      	str	r5, [r4, #60]	; 0x3c
 80034c8:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80034ca:	0616      	lsls	r6, r2, #24
 80034cc:	d527      	bpl.n	800351e <HAL_UART_IRQHandler+0x11e>
 80034ce:	060d      	lsls	r5, r1, #24
 80034d0:	d525      	bpl.n	800351e <HAL_UART_IRQHandler+0x11e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80034d2:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80034d6:	2a21      	cmp	r2, #33	; 0x21
 80034d8:	d12f      	bne.n	800353a <HAL_UART_IRQHandler+0x13a>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80034da:	68a2      	ldr	r2, [r4, #8]
 80034dc:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80034e0:	6a22      	ldr	r2, [r4, #32]
 80034e2:	d117      	bne.n	8003514 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80034e4:	8811      	ldrh	r1, [r2, #0]
 80034e6:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80034ea:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80034ec:	6921      	ldr	r1, [r4, #16]
 80034ee:	b979      	cbnz	r1, 8003510 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 80034f0:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 80034f2:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 80034f4:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80034f6:	3a01      	subs	r2, #1
 80034f8:	b292      	uxth	r2, r2
 80034fa:	84e2      	strh	r2, [r4, #38]	; 0x26
 80034fc:	b9ea      	cbnz	r2, 800353a <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80034fe:	68da      	ldr	r2, [r3, #12]
 8003500:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003504:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003506:	68da      	ldr	r2, [r3, #12]
 8003508:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800350c:	60da      	str	r2, [r3, #12]
 800350e:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8003510:	3201      	adds	r2, #1
 8003512:	e7ee      	b.n	80034f2 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003514:	1c51      	adds	r1, r2, #1
 8003516:	6221      	str	r1, [r4, #32]
 8003518:	7812      	ldrb	r2, [r2, #0]
 800351a:	605a      	str	r2, [r3, #4]
 800351c:	e7ea      	b.n	80034f4 <HAL_UART_IRQHandler+0xf4>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800351e:	0650      	lsls	r0, r2, #25
 8003520:	d50b      	bpl.n	800353a <HAL_UART_IRQHandler+0x13a>
 8003522:	064a      	lsls	r2, r1, #25
 8003524:	d509      	bpl.n	800353a <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003526:	68da      	ldr	r2, [r3, #12]
 8003528:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800352c:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800352e:	2320      	movs	r3, #32
 8003530:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003534:	4620      	mov	r0, r4
 8003536:	f000 f98b 	bl	8003850 <HAL_UART_TxCpltCallback>
 800353a:	bd70      	pop	{r4, r5, r6, pc}
 800353c:	08003541 	.word	0x08003541

08003540 <UART_DMAAbortOnError>:
{
 8003540:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003542:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 8003544:	2300      	movs	r3, #0
 8003546:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003548:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 800354a:	f7ff ff31 	bl	80033b0 <HAL_UART_ErrorCallback>
 800354e:	bd08      	pop	{r3, pc}

08003550 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003550:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  ADC_ChannelConfTypeDef sConfig = {0};
 8003552:	2210      	movs	r2, #16
 8003554:	2100      	movs	r1, #0
 8003556:	4668      	mov	r0, sp
 8003558:	f001 fd4a 	bl	8004ff0 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800355c:	482b      	ldr	r0, [pc, #172]	; (800360c <MX_ADC1_Init+0xbc>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800355e:	4a2c      	ldr	r2, [pc, #176]	; (8003610 <MX_ADC1_Init+0xc0>)
 8003560:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003564:	e880 000c 	stmia.w	r0, {r2, r3}
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = ENABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8003568:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800356c:	62c2      	str	r2, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC3;
 800356e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003572:	2300      	movs	r3, #0
  hadc1.Init.ScanConvMode = ENABLE;
 8003574:	2401      	movs	r4, #1
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC3;
 8003576:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 5;
 8003578:	2205      	movs	r2, #5
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800357a:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 800357c:	6104      	str	r4, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800357e:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003580:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003584:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 5;
 8003586:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8003588:	f880 4030 	strb.w	r4, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800358c:	6143      	str	r3, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800358e:	f7fd fe29 	bl	80011e4 <HAL_ADC_Init>
 8003592:	b108      	cbz	r0, 8003598 <MX_ADC1_Init+0x48>
  {
    Error_Handler();
 8003594:	f000 fcee 	bl	8003f74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003598:	2308      	movs	r3, #8
  sConfig.Rank = 1;
 800359a:	e88d 0018 	stmia.w	sp, {r3, r4}
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800359e:	4669      	mov	r1, sp
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80035a0:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035a2:	481a      	ldr	r0, [pc, #104]	; (800360c <MX_ADC1_Init+0xbc>)
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 80035a4:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035a6:	f7fd ff8b 	bl	80014c0 <HAL_ADC_ConfigChannel>
 80035aa:	b108      	cbz	r0, 80035b0 <MX_ADC1_Init+0x60>
  {
    Error_Handler();
 80035ac:	f000 fce2 	bl	8003f74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = 2;
 80035b0:	2300      	movs	r3, #0
 80035b2:	2402      	movs	r4, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035b4:	4669      	mov	r1, sp
 80035b6:	4815      	ldr	r0, [pc, #84]	; (800360c <MX_ADC1_Init+0xbc>)
  sConfig.Rank = 2;
 80035b8:	e88d 0018 	stmia.w	sp, {r3, r4}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035bc:	f7fd ff80 	bl	80014c0 <HAL_ADC_ConfigChannel>
 80035c0:	b108      	cbz	r0, 80035c6 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 80035c2:	f000 fcd7 	bl	8003f74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = 3;
 80035c6:	2001      	movs	r0, #1
 80035c8:	2303      	movs	r3, #3
 80035ca:	e88d 0009 	stmia.w	sp, {r0, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035ce:	4669      	mov	r1, sp
 80035d0:	480e      	ldr	r0, [pc, #56]	; (800360c <MX_ADC1_Init+0xbc>)
 80035d2:	f7fd ff75 	bl	80014c0 <HAL_ADC_ConfigChannel>
 80035d6:	b108      	cbz	r0, 80035dc <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80035d8:	f000 fccc 	bl	8003f74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_2;
  sConfig.Rank = 4;
 80035dc:	2102      	movs	r1, #2
 80035de:	2304      	movs	r3, #4
 80035e0:	e88d 000a 	stmia.w	sp, {r1, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035e4:	4809      	ldr	r0, [pc, #36]	; (800360c <MX_ADC1_Init+0xbc>)
 80035e6:	4669      	mov	r1, sp
 80035e8:	f7fd ff6a 	bl	80014c0 <HAL_ADC_ConfigChannel>
 80035ec:	b108      	cbz	r0, 80035f2 <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 80035ee:	f000 fcc1 	bl	8003f74 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
  sConfig.Rank = 5;
 80035f2:	2203      	movs	r2, #3
 80035f4:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035f6:	4669      	mov	r1, sp
 80035f8:	4804      	ldr	r0, [pc, #16]	; (800360c <MX_ADC1_Init+0xbc>)
  sConfig.Rank = 5;
 80035fa:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035fe:	f7fd ff5f 	bl	80014c0 <HAL_ADC_ConfigChannel>
 8003602:	b108      	cbz	r0, 8003608 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 8003604:	f000 fcb6 	bl	8003f74 <Error_Handler>
  }

}
 8003608:	b004      	add	sp, #16
 800360a:	bd10      	pop	{r4, pc}
 800360c:	20000264 	.word	0x20000264
 8003610:	40012000 	.word	0x40012000

08003614 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8003614:	b570      	push	{r4, r5, r6, lr}
 8003616:	4606      	mov	r6, r0
 8003618:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800361a:	2214      	movs	r2, #20
 800361c:	2100      	movs	r1, #0
 800361e:	a803      	add	r0, sp, #12
 8003620:	f001 fce6 	bl	8004ff0 <memset>
  if(adcHandle->Instance==ADC1)
 8003624:	6832      	ldr	r2, [r6, #0]
 8003626:	4b2a      	ldr	r3, [pc, #168]	; (80036d0 <HAL_ADC_MspInit+0xbc>)
 8003628:	429a      	cmp	r2, r3
 800362a:	d14e      	bne.n	80036ca <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800362c:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8003630:	2500      	movs	r5, #0
 8003632:	9500      	str	r5, [sp, #0]
 8003634:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PB0     ------> ADC1_IN8 
    */
    GPIO_InitStruct.Pin = Sensor_FR_Pin|Sensor_SR_Pin|Sensor_SL_Pin|Sensor_FL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003636:	4827      	ldr	r0, [pc, #156]	; (80036d4 <HAL_ADC_MspInit+0xc0>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003638:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800363c:	645a      	str	r2, [r3, #68]	; 0x44
 800363e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003640:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8003644:	9200      	str	r2, [sp, #0]
 8003646:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003648:	9501      	str	r5, [sp, #4]
 800364a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800364c:	f042 0201 	orr.w	r2, r2, #1
 8003650:	631a      	str	r2, [r3, #48]	; 0x30
 8003652:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003654:	f002 0201 	and.w	r2, r2, #1
 8003658:	9201      	str	r2, [sp, #4]
 800365a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800365c:	9502      	str	r5, [sp, #8]
 800365e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003660:	f042 0202 	orr.w	r2, r2, #2
 8003664:	631a      	str	r2, [r3, #48]	; 0x30
 8003666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800366e:	2403      	movs	r4, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003670:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003672:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = Sensor_FR_Pin|Sensor_SR_Pin|Sensor_SL_Pin|Sensor_FL_Pin;
 8003674:	230f      	movs	r3, #15
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003676:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = Sensor_FR_Pin|Sensor_SR_Pin|Sensor_SL_Pin|Sensor_FL_Pin;
 8003678:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800367a:	f7fe fa37 	bl	8001aec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = V_Battery_Pin;
 800367e:	2301      	movs	r3, #1
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(V_Battery_GPIO_Port, &GPIO_InitStruct);
 8003680:	4815      	ldr	r0, [pc, #84]	; (80036d8 <HAL_ADC_MspInit+0xc4>)
    GPIO_InitStruct.Pin = V_Battery_Pin;
 8003682:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(V_Battery_GPIO_Port, &GPIO_InitStruct);
 8003684:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003686:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003688:	9505      	str	r5, [sp, #20]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800368a:	4c14      	ldr	r4, [pc, #80]	; (80036dc <HAL_ADC_MspInit+0xc8>)
    HAL_GPIO_Init(V_Battery_GPIO_Port, &GPIO_InitStruct);
 800368c:	f7fe fa2e 	bl	8001aec <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8003690:	4b13      	ldr	r3, [pc, #76]	; (80036e0 <HAL_ADC_MspInit+0xcc>)
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003692:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003694:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003698:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800369c:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800369e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80036a2:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80036a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036a8:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80036aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80036ae:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80036b0:	4620      	mov	r0, r4
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80036b2:	f44f 3340 	mov.w	r3, #196608	; 0x30000
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80036b6:	60e5      	str	r5, [r4, #12]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80036b8:	6223      	str	r3, [r4, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80036ba:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80036bc:	f7fe f822 	bl	8001704 <HAL_DMA_Init>
 80036c0:	b108      	cbz	r0, 80036c6 <HAL_ADC_MspInit+0xb2>
    {
      Error_Handler();
 80036c2:	f000 fc57 	bl	8003f74 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80036c6:	63b4      	str	r4, [r6, #56]	; 0x38
 80036c8:	63a6      	str	r6, [r4, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80036ca:	b008      	add	sp, #32
 80036cc:	bd70      	pop	{r4, r5, r6, pc}
 80036ce:	bf00      	nop
 80036d0:	40012000 	.word	0x40012000
 80036d4:	40020000 	.word	0x40020000
 80036d8:	40020400 	.word	0x40020400
 80036dc:	200002ac 	.word	0x200002ac
 80036e0:	40026410 	.word	0x40026410

080036e4 <Battery_GetVoltage>:

/* ---------------------------------------------------------------
	obed
--------------------------------------------------------------- */
float Battery_GetVoltage( void )
{
 80036e4:	b508      	push	{r3, lr}
	return (BATTERY_REFERENCE * (20.f / 10.f) * (float)Sensor_GetBatteryValue()) / 4096.f;
 80036e6:	f000 fbbb 	bl	8003e60 <Sensor_GetBatteryValue>
 80036ea:	ee07 0a90 	vmov	s15, r0
 80036ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036f2:	eeb1 0a08 	vmov.f32	s0, #24	; 0x40c00000  6.0
 80036f6:	ee67 7a80 	vmul.f32	s15, s15, s0
}
 80036fa:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8003704 <Battery_GetVoltage+0x20>
 80036fe:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003702:	bd08      	pop	{r3, pc}
 8003704:	39800000 	.word	0x39800000

08003708 <Battery_LimiterVoltage>:

/* ---------------------------------------------------------------
	obed
--------------------------------------------------------------- */
void Battery_LimiterVoltage( void )
{
 8003708:	b513      	push	{r0, r1, r4, lr}
	volatile int	i;
	volatile float	battery_voltage_average;

	for( i = 0; i < 10; i++) {
 800370a:	2300      	movs	r3, #0
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	9b00      	ldr	r3, [sp, #0]
 8003710:	2b09      	cmp	r3, #9
 8003712:	dd1a      	ble.n	800374a <Battery_LimiterVoltage+0x42>
		HAL_Delay(10);
		battery_voltage_average += Battery_GetVoltage();
	}
	battery_voltage_average /= 10;
 8003714:	eddd 6a01 	vldr	s13, [sp, #4]
 8003718:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800371c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003720:	edcd 7a01 	vstr	s15, [sp, #4]

	if( battery_voltage_average < BATTERY_LIMIT ) {
 8003724:	ed9d 7a01 	vldr	s14, [sp, #4]
 8003728:	eddf 7a10 	vldr	s15, [pc, #64]	; 800376c <Battery_LimiterVoltage+0x64>
 800372c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003734:	d517      	bpl.n	8003766 <Battery_LimiterVoltage+0x5e>
		while( 1 ) {
			LED_ALL_TOGGLE();
 8003736:	4c0e      	ldr	r4, [pc, #56]	; (8003770 <Battery_LimiterVoltage+0x68>)
 8003738:	4620      	mov	r0, r4
 800373a:	f44f 5164 	mov.w	r1, #14592	; 0x3900
 800373e:	f7fe fab4 	bl	8001caa <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 8003742:	20c8      	movs	r0, #200	; 0xc8
 8003744:	f7fd fd3a 	bl	80011bc <HAL_Delay>
 8003748:	e7f6      	b.n	8003738 <Battery_LimiterVoltage+0x30>
		HAL_Delay(10);
 800374a:	200a      	movs	r0, #10
 800374c:	f7fd fd36 	bl	80011bc <HAL_Delay>
		battery_voltage_average += Battery_GetVoltage();
 8003750:	f7ff ffc8 	bl	80036e4 <Battery_GetVoltage>
 8003754:	eddd 7a01 	vldr	s15, [sp, #4]
 8003758:	ee30 0a27 	vadd.f32	s0, s0, s15
 800375c:	ed8d 0a01 	vstr	s0, [sp, #4]
	for( i = 0; i < 10; i++) {
 8003760:	9b00      	ldr	r3, [sp, #0]
 8003762:	3301      	adds	r3, #1
 8003764:	e7d2      	b.n	800370c <Battery_LimiterVoltage+0x4>
		}
	} else;
}
 8003766:	b002      	add	sp, #8
 8003768:	bd10      	pop	{r4, pc}
 800376a:	bf00      	nop
 800376c:	404ccccd 	.word	0x404ccccd
 8003770:	40020000 	.word	0x40020000

08003774 <Communication_TerminalRecv>:

/* ---------------------------------------------------------------
	UART11M
--------------------------------------------------------------- */
uint8_t Communication_TerminalRecv( void )
{
 8003774:	b507      	push	{r0, r1, r2, lr}
	uint8_t data[1];
	HAL_UART_Receive( &huart1, (uint8_t*)data, sizeof(data), 1 );
 8003776:	2301      	movs	r3, #1
 8003778:	461a      	mov	r2, r3
 800377a:	a901      	add	r1, sp, #4
 800377c:	4803      	ldr	r0, [pc, #12]	; (800378c <Communication_TerminalRecv+0x18>)
 800377e:	f7ff fcf3 	bl	8003168 <HAL_UART_Receive>
	return (*data);
}
 8003782:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8003786:	b003      	add	sp, #12
 8003788:	f85d fb04 	ldr.w	pc, [sp], #4
 800378c:	20000774 	.word	0x20000774

08003790 <Communication_TxPushData>:

/* ---------------------------------------------------------------
	UART11M
--------------------------------------------------------------- */
void Communication_TxPushData( int8_t data )
{
 8003790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

		// DMAI~
		HAL_UART_DMAStop(&huart1);

		// obt@[v
		if( tx_buffer.remain < TRX_BUFFER_SIZE ) {
 8003792:	4c19      	ldr	r4, [pc, #100]	; (80037f8 <Communication_TxPushData+0x68>)
		HAL_UART_DMAStop(&huart1);
 8003794:	4e19      	ldr	r6, [pc, #100]	; (80037fc <Communication_TxPushData+0x6c>)
{
 8003796:	4605      	mov	r5, r0
 8003798:	4627      	mov	r7, r4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800379a:	b672      	cpsid	i
		HAL_UART_DMAStop(&huart1);
 800379c:	4630      	mov	r0, r6
 800379e:	f7ff fd7d 	bl	800329c <HAL_UART_DMAStop>
		if( tx_buffer.remain < TRX_BUFFER_SIZE ) {
 80037a2:	88a3      	ldrh	r3, [r4, #4]
 80037a4:	b29b      	uxth	r3, r3
 80037a6:	2b3f      	cmp	r3, #63	; 0x3f
 80037a8:	d90a      	bls.n	80037c0 <Communication_TxPushData+0x30>
			break;
		} else;

		// DMAJ
		HAL_UART_Transmit_DMA(&huart1, &tx_data, 1);
 80037aa:	2201      	movs	r2, #1
 80037ac:	4914      	ldr	r1, [pc, #80]	; (8003800 <Communication_TxPushData+0x70>)
 80037ae:	4630      	mov	r0, r6
 80037b0:	f7ff fd3a 	bl	8003228 <HAL_UART_Transmit_DMA>
  __ASM volatile ("cpsie i" : : : "memory");
 80037b4:	b662      	cpsie	i

		// 
		__enable_irq();

		// obt@@ij
		while(tx_buffer.remain == TRX_BUFFER_SIZE);
 80037b6:	88bb      	ldrh	r3, [r7, #4]
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	2b40      	cmp	r3, #64	; 0x40
 80037bc:	d0fb      	beq.n	80037b6 <Communication_TxPushData+0x26>
 80037be:	e7ec      	b.n	800379a <Communication_TxPushData+0xa>
	}
	// _DMAC~C~

	// |C^f[^i[
	tx_buffer.data[tx_buffer.head++] = data;
 80037c0:	8823      	ldrh	r3, [r4, #0]
	if(tx_buffer.head >= TRX_BUFFER_SIZE){
		tx_buffer.head = 0;
	} else;

	// DMAJ
	HAL_UART_Transmit_DMA(&huart1, &tx_data, 1);
 80037c2:	490f      	ldr	r1, [pc, #60]	; (8003800 <Communication_TxPushData+0x70>)
 80037c4:	480d      	ldr	r0, [pc, #52]	; (80037fc <Communication_TxPushData+0x6c>)
	tx_buffer.data[tx_buffer.head++] = data;
 80037c6:	b29b      	uxth	r3, r3
 80037c8:	1c5a      	adds	r2, r3, #1
 80037ca:	4423      	add	r3, r4
 80037cc:	b292      	uxth	r2, r2
 80037ce:	b2ed      	uxtb	r5, r5
 80037d0:	8022      	strh	r2, [r4, #0]
 80037d2:	719d      	strb	r5, [r3, #6]
	tx_buffer.remain++;
 80037d4:	88a3      	ldrh	r3, [r4, #4]
 80037d6:	3301      	adds	r3, #1
 80037d8:	b29b      	uxth	r3, r3
 80037da:	80a3      	strh	r3, [r4, #4]
	if(tx_buffer.head >= TRX_BUFFER_SIZE){
 80037dc:	8823      	ldrh	r3, [r4, #0]
 80037de:	b29b      	uxth	r3, r3
 80037e0:	2b3f      	cmp	r3, #63	; 0x3f
		tx_buffer.head = 0;
 80037e2:	bf88      	it	hi
 80037e4:	2300      	movhi	r3, #0
	HAL_UART_Transmit_DMA(&huart1, &tx_data, 1);
 80037e6:	f04f 0201 	mov.w	r2, #1
		tx_buffer.head = 0;
 80037ea:	bf88      	it	hi
 80037ec:	8023      	strhhi	r3, [r4, #0]
	HAL_UART_Transmit_DMA(&huart1, &tx_data, 1);
 80037ee:	f7ff fd1b 	bl	8003228 <HAL_UART_Transmit_DMA>
 80037f2:	b662      	cpsie	i
 80037f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037f6:	bf00      	nop
 80037f8:	20000352 	.word	0x20000352
 80037fc:	20000774 	.word	0x20000774
 8003800:	20000399 	.word	0x20000399

08003804 <Communication_TxPopData>:
}

void Communication_TxPopData( void )
{
	// f[^
	if( tx_buffer.remain == 0 ) {
 8003804:	4b0f      	ldr	r3, [pc, #60]	; (8003844 <Communication_TxPopData+0x40>)
 8003806:	889a      	ldrh	r2, [r3, #4]
 8003808:	b292      	uxth	r2, r2
 800380a:	b912      	cbnz	r2, 8003812 <Communication_TxPopData+0xe>
		// DMA~
		HAL_UART_DMAStop(&huart1);
 800380c:	480e      	ldr	r0, [pc, #56]	; (8003848 <Communication_TxPopData+0x44>)
 800380e:	f7ff bd45 	b.w	800329c <HAL_UART_DMAStop>
	} else {
		// of[^o
		tx_data = tx_buffer.data[tx_buffer.tail++];
 8003812:	885a      	ldrh	r2, [r3, #2]
		if(tx_buffer.tail >= TRX_BUFFER_SIZE){
			tx_buffer.tail = 0;
		} else;

		// DMAJ
		HAL_UART_Transmit_DMA(&huart1, &tx_data, 1);
 8003814:	480c      	ldr	r0, [pc, #48]	; (8003848 <Communication_TxPopData+0x44>)
		tx_data = tx_buffer.data[tx_buffer.tail++];
 8003816:	b292      	uxth	r2, r2
 8003818:	1c51      	adds	r1, r2, #1
 800381a:	b289      	uxth	r1, r1
 800381c:	441a      	add	r2, r3
 800381e:	8059      	strh	r1, [r3, #2]
 8003820:	7991      	ldrb	r1, [r2, #6]
 8003822:	4a0a      	ldr	r2, [pc, #40]	; (800384c <Communication_TxPopData+0x48>)
 8003824:	7011      	strb	r1, [r2, #0]
		tx_buffer.remain--;
 8003826:	889a      	ldrh	r2, [r3, #4]
		HAL_UART_Transmit_DMA(&huart1, &tx_data, 1);
 8003828:	4908      	ldr	r1, [pc, #32]	; (800384c <Communication_TxPopData+0x48>)
		tx_buffer.remain--;
 800382a:	3a01      	subs	r2, #1
 800382c:	b292      	uxth	r2, r2
 800382e:	809a      	strh	r2, [r3, #4]
		if(tx_buffer.tail >= TRX_BUFFER_SIZE){
 8003830:	885a      	ldrh	r2, [r3, #2]
 8003832:	b292      	uxth	r2, r2
 8003834:	2a3f      	cmp	r2, #63	; 0x3f
			tx_buffer.tail = 0;
 8003836:	bf84      	itt	hi
 8003838:	2200      	movhi	r2, #0
 800383a:	805a      	strhhi	r2, [r3, #2]
		HAL_UART_Transmit_DMA(&huart1, &tx_data, 1);
 800383c:	2201      	movs	r2, #1
 800383e:	f7ff bcf3 	b.w	8003228 <HAL_UART_Transmit_DMA>
 8003842:	bf00      	nop
 8003844:	20000352 	.word	0x20000352
 8003848:	20000774 	.word	0x20000774
 800384c:	20000399 	.word	0x20000399

08003850 <HAL_UART_TxCpltCallback>:
	}
}

void HAL_UART_TxCpltCallback( UART_HandleTypeDef *huart )
{
    if( huart->Instance == USART1 ) {
 8003850:	6802      	ldr	r2, [r0, #0]
 8003852:	4b03      	ldr	r3, [pc, #12]	; (8003860 <HAL_UART_TxCpltCallback+0x10>)
 8003854:	429a      	cmp	r2, r3
 8003856:	d101      	bne.n	800385c <HAL_UART_TxCpltCallback+0xc>
        Communication_TxPopData();
 8003858:	f7ff bfd4 	b.w	8003804 <Communication_TxPopData>
 800385c:	4770      	bx	lr
 800385e:	bf00      	nop
 8003860:	40011000 	.word	0x40011000

08003864 <Communication_Initialize>:

/* ---------------------------------------------------------------
	printfscanfgp
--------------------------------------------------------------- */
void Communication_Initialize( void )
{
 8003864:	b510      	push	{r4, lr}
	setbuf(stdout, NULL);
 8003866:	4c09      	ldr	r4, [pc, #36]	; (800388c <Communication_Initialize+0x28>)
 8003868:	6823      	ldr	r3, [r4, #0]
 800386a:	2100      	movs	r1, #0
 800386c:	6898      	ldr	r0, [r3, #8]
 800386e:	f002 f907 	bl	8005a80 <setbuf>
	setbuf(stdin, NULL);
 8003872:	6823      	ldr	r3, [r4, #0]
 8003874:	2100      	movs	r1, #0
 8003876:	6858      	ldr	r0, [r3, #4]
 8003878:	f002 f902 	bl	8005a80 <setbuf>
	setbuf(stderr, NULL);
 800387c:	6823      	ldr	r3, [r4, #0]
 800387e:	2100      	movs	r1, #0
 8003880:	68d8      	ldr	r0, [r3, #12]
}
 8003882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	setbuf(stderr, NULL);
 8003886:	f002 b8fb 	b.w	8005a80 <setbuf>
 800388a:	bf00      	nop
 800388c:	20000010 	.word	0x20000010

08003890 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8003890:	b508      	push	{r3, lr}
	Communication_TxPushData(ch);
 8003892:	b240      	sxtb	r0, r0
 8003894:	f7ff ff7c 	bl	8003790 <Communication_TxPushData>
	return 1;
}
 8003898:	2001      	movs	r0, #1
 800389a:	bd08      	pop	{r3, pc}

0800389c <__io_getchar>:
#define GETCHAR_PROTOTYPE int __io_getchar(void)
#else
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif /* __GNUC__ */
GETCHAR_PROTOTYPE
{
 800389c:	b508      	push	{r3, lr}
	return Communication_TerminalRecv();
 800389e:	f7ff ff69 	bl	8003774 <Communication_TerminalRecv>
}
 80038a2:	bd08      	pop	{r3, pc}

080038a4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80038a4:	b513      	push	{r0, r1, r4, lr}
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80038a6:	4b28      	ldr	r3, [pc, #160]	; (8003948 <MX_DMA_Init+0xa4>)
 80038a8:	2400      	movs	r4, #0
 80038aa:	9400      	str	r4, [sp, #0]
 80038ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038ae:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80038b2:	631a      	str	r2, [r3, #48]	; 0x30
 80038b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038b6:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80038ba:	9200      	str	r2, [sp, #0]
 80038bc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80038be:	9401      	str	r4, [sp, #4]
 80038c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038c2:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80038c6:	631a      	str	r2, [r3, #48]	; 0x30
 80038c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80038ce:	4622      	mov	r2, r4
 80038d0:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 80038d2:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80038d4:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 80038d6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80038d8:	f7fd fea6 	bl	8001628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80038dc:	200e      	movs	r0, #14
 80038de:	f7fd fed7 	bl	8001690 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80038e2:	4622      	mov	r2, r4
 80038e4:	4621      	mov	r1, r4
 80038e6:	200f      	movs	r0, #15
 80038e8:	f7fd fe9e 	bl	8001628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80038ec:	200f      	movs	r0, #15
 80038ee:	f7fd fecf 	bl	8001690 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80038f2:	4622      	mov	r2, r4
 80038f4:	4621      	mov	r1, r4
 80038f6:	2038      	movs	r0, #56	; 0x38
 80038f8:	f7fd fe96 	bl	8001628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80038fc:	2038      	movs	r0, #56	; 0x38
 80038fe:	f7fd fec7 	bl	8001690 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8003902:	4622      	mov	r2, r4
 8003904:	4621      	mov	r1, r4
 8003906:	2039      	movs	r0, #57	; 0x39
 8003908:	f7fd fe8e 	bl	8001628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800390c:	2039      	movs	r0, #57	; 0x39
 800390e:	f7fd febf 	bl	8001690 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003912:	4622      	mov	r2, r4
 8003914:	4621      	mov	r1, r4
 8003916:	203a      	movs	r0, #58	; 0x3a
 8003918:	f7fd fe86 	bl	8001628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800391c:	203a      	movs	r0, #58	; 0x3a
 800391e:	f7fd feb7 	bl	8001690 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 2, 0);
 8003922:	4622      	mov	r2, r4
 8003924:	2102      	movs	r1, #2
 8003926:	2044      	movs	r0, #68	; 0x44
 8003928:	f7fd fe7e 	bl	8001628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 800392c:	2044      	movs	r0, #68	; 0x44
 800392e:	f7fd feaf 	bl	8001690 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 2, 0);
 8003932:	4622      	mov	r2, r4
 8003934:	2102      	movs	r1, #2
 8003936:	2046      	movs	r0, #70	; 0x46
 8003938:	f7fd fe76 	bl	8001628 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800393c:	2046      	movs	r0, #70	; 0x46
 800393e:	f7fd fea7 	bl	8001690 <HAL_NVIC_EnableIRQ>

}
 8003942:	b002      	add	sp, #8
 8003944:	bd10      	pop	{r4, pc}
 8003946:	bf00      	nop
 8003948:	40023800 	.word	0x40023800

0800394c <Encoder_Initialize>:

/* ---------------------------------------------------------------
	W[h^C}[Jn
--------------------------------------------------------------- */
void Encoder_Initialize( void )
{
 800394c:	b508      	push	{r3, lr}
	HAL_TIM_Encoder_Start( &htim2, TIM_CHANNEL_ALL );
 800394e:	213c      	movs	r1, #60	; 0x3c
 8003950:	4804      	ldr	r0, [pc, #16]	; (8003964 <Encoder_Initialize+0x18>)
 8003952:	f7fe ff32 	bl	80027ba <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start( &htim3, TIM_CHANNEL_ALL );
 8003956:	213c      	movs	r1, #60	; 0x3c
 8003958:	4803      	ldr	r0, [pc, #12]	; (8003968 <Encoder_Initialize+0x1c>)
}
 800395a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_TIM_Encoder_Start( &htim3, TIM_CHANNEL_ALL );
 800395e:	f7fe bf2c 	b.w	80027ba <HAL_TIM_Encoder_Start>
 8003962:	bf00      	nop
 8003964:	20000674 	.word	0x20000674
 8003968:	200005b4 	.word	0x200005b4

0800396c <Encoder_ResetCount_Left>:
/* ---------------------------------------------------------------
	^CWJEg
--------------------------------------------------------------- */
void Encoder_ResetCount_Left( void )
{
	ENC_CNT_L = ENC_ZERO;
 800396c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003970:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003974:	625a      	str	r2, [r3, #36]	; 0x24
 8003976:	4770      	bx	lr

08003978 <Encoder_ResetCount_Right>:
/* ---------------------------------------------------------------
	E^CWJEg
--------------------------------------------------------------- */
void Encoder_ResetCount_Right( void )
{
	ENC_CNT_R = ENC_ZERO;
 8003978:	4b02      	ldr	r3, [pc, #8]	; (8003984 <Encoder_ResetCount_Right+0xc>)
 800397a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800397e:	625a      	str	r2, [r3, #36]	; 0x24
 8003980:	4770      	bx	lr
 8003982:	bf00      	nop
 8003984:	40000400 	.word	0x40000400

08003988 <Encoder_GetAngle_Left>:
/* ---------------------------------------------------------------
	^Cpx[rad]
--------------------------------------------------------------- */
float Encoder_GetAngle_Left( void )
{
	return(2 * PI * (float)( (int32_t)ENC_CNT_L - (int32_t)ENC_ZERO ) / (float)ENC_RESOLUTION);
 8003988:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800398c:	ed9f 0a08 	vldr	s0, [pc, #32]	; 80039b0 <Encoder_GetAngle_Left+0x28>
 8003990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003992:	f5a3 439c 	sub.w	r3, r3, #19968	; 0x4e00
 8003996:	3b20      	subs	r3, #32
 8003998:	ee07 3a90 	vmov	s15, r3
 800399c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039a0:	ee67 7a80 	vmul.f32	s15, s15, s0
}
 80039a4:	ed9f 0a03 	vldr	s0, [pc, #12]	; 80039b4 <Encoder_GetAngle_Left+0x2c>
 80039a8:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40c90fda 	.word	0x40c90fda
 80039b4:	447fc000 	.word	0x447fc000

080039b8 <Encoder_GetAngle_Right>:
/* ---------------------------------------------------------------
	E^Cpx[rad]
--------------------------------------------------------------- */
float Encoder_GetAngle_Right( void )
{
	return(2 * PI * (float)( (int32_t)ENC_ZERO - (int32_t)ENC_CNT_R ) / (float)ENC_RESOLUTION);
 80039b8:	4b08      	ldr	r3, [pc, #32]	; (80039dc <Encoder_GetAngle_Right+0x24>)
 80039ba:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80039e0 <Encoder_GetAngle_Right+0x28>
 80039be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c0:	f5c3 439c 	rsb	r3, r3, #19968	; 0x4e00
 80039c4:	3320      	adds	r3, #32
 80039c6:	ee07 3a90 	vmov	s15, r3
 80039ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80039ce:	ee67 7a80 	vmul.f32	s15, s15, s0
}
 80039d2:	ed9f 0a04 	vldr	s0, [pc, #16]	; 80039e4 <Encoder_GetAngle_Right+0x2c>
 80039d6:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80039da:	4770      	bx	lr
 80039dc:	40000400 	.word	0x40000400
 80039e0:	40c90fda 	.word	0x40c90fda
 80039e4:	447fc000 	.word	0x447fc000

080039e8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80039e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039ec:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039ee:	2214      	movs	r2, #20
 80039f0:	2100      	movs	r1, #0
 80039f2:	a803      	add	r0, sp, #12
 80039f4:	f001 fafc 	bl	8004ff0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80039f8:	2400      	movs	r4, #0
 80039fa:	4b22      	ldr	r3, [pc, #136]	; (8003a84 <MX_GPIO_Init+0x9c>)
 80039fc:	9401      	str	r4, [sp, #4]
 80039fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin 
 8003a00:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8003a8c <MX_GPIO_Init+0xa4>
                          |LED_Blue_Pin|LED_Green_Pin|LED_Red_Pin|LED_Yellow_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8003a04:	4d20      	ldr	r5, [pc, #128]	; (8003a88 <MX_GPIO_Init+0xa0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a06:	f042 0201 	orr.w	r2, r2, #1
 8003a0a:	631a      	str	r2, [r3, #48]	; 0x30
 8003a0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a0e:	f002 0201 	and.w	r2, r2, #1
 8003a12:	9201      	str	r2, [sp, #4]
 8003a14:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a16:	9402      	str	r4, [sp, #8]
 8003a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a1a:	f042 0202 	orr.w	r2, r2, #2
 8003a1e:	631a      	str	r2, [r3, #48]	; 0x30
 8003a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin 
 8003a28:	4622      	mov	r2, r4
 8003a2a:	4640      	mov	r0, r8
 8003a2c:	f643 11f0 	movw	r1, #14832	; 0x39f0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a30:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin 
 8003a32:	f7fe f935 	bl	8001ca0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8003a36:	4622      	mov	r2, r4
 8003a38:	4628      	mov	r0, r5
 8003a3a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a3e:	f7fe f92f 	bl	8001ca0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin 
                          |LED_Blue_Pin|LED_Green_Pin|LED_Red_Pin|LED_Yellow_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a42:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin 
 8003a44:	f643 13f0 	movw	r3, #14832	; 0x39f0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a48:	2702      	movs	r7, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a4a:	a903      	add	r1, sp, #12
 8003a4c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = LED_FR_Pin|LED_SR_Pin|LED_SL_Pin|LED_FL_Pin 
 8003a4e:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a50:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a52:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a54:	9706      	str	r7, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a56:	f7fe f849 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Switch_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(Switch_GPIO_Port, &GPIO_InitStruct);
 8003a5a:	a903      	add	r1, sp, #12
 8003a5c:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = Switch_Pin;
 8003a5e:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a60:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a62:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(Switch_GPIO_Port, &GPIO_InitStruct);
 8003a64:	f7fe f842 	bl	8001aec <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8003a68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a6c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8003a6e:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a70:	2303      	movs	r3, #3
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8003a72:	4628      	mov	r0, r5
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a74:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a76:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a78:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8003a7a:	f7fe f837 	bl	8001aec <HAL_GPIO_Init>

}
 8003a7e:	b008      	add	sp, #32
 8003a80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a84:	40023800 	.word	0x40023800
 8003a88:	40020400 	.word	0x40020400
 8003a8c:	40020000 	.word	0x40020000

08003a90 <IMU_Write1byte>:

/* ---------------------------------------------------------------
	ICM206481byte
--------------------------------------------------------------- */
void IMU_Write1byte( uint8_t addr , uint8_t data )
{
 8003a90:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t address = addr & 0x7f;

	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8003a92:	4d12      	ldr	r5, [pc, #72]	; (8003adc <IMU_Write1byte+0x4c>)
{
 8003a94:	f88d 1007 	strb.w	r1, [sp, #7]
	uint8_t address = addr & 0x7f;
 8003a98:	ac04      	add	r4, sp, #16
 8003a9a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8003a9e:	f804 0d01 	strb.w	r0, [r4, #-1]!
	HAL_SPI_Transmit(&hspi2, &address, 1, 1);
 8003aa2:	4e0f      	ldr	r6, [pc, #60]	; (8003ae0 <IMU_Write1byte+0x50>)
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8003aa4:	4628      	mov	r0, r5
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003aac:	f7fe f8f8 	bl	8001ca0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &address, 1, 1);
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	4621      	mov	r1, r4
 8003ab6:	4630      	mov	r0, r6
 8003ab8:	f7fe fc3b 	bl	8002332 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, 1);
 8003abc:	2301      	movs	r3, #1
 8003abe:	461a      	mov	r2, r3
 8003ac0:	f10d 0107 	add.w	r1, sp, #7
 8003ac4:	4630      	mov	r0, r6
 8003ac6:	f7fe fc34 	bl	8002332 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8003aca:	2201      	movs	r2, #1
 8003acc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ad0:	4628      	mov	r0, r5
 8003ad2:	f7fe f8e5 	bl	8001ca0 <HAL_GPIO_WritePin>
}
 8003ad6:	b004      	add	sp, #16
 8003ad8:	bd70      	pop	{r4, r5, r6, pc}
 8003ada:	bf00      	nop
 8003adc:	40020400 	.word	0x40020400
 8003ae0:	2000039c 	.word	0x2000039c

08003ae4 <IMU_Initialize>:

/* ---------------------------------------------------------------
	ICM20648p
--------------------------------------------------------------- */
void IMU_Initialize( void )
{
 8003ae4:	b510      	push	{r4, lr}
	IMU_Write1byte(REG_BANK_SEL, REG_USER_BANK_0);	// oN
 8003ae6:	2100      	movs	r1, #0
 8003ae8:	207f      	movs	r0, #127	; 0x7f
 8003aea:	f7ff ffd1 	bl	8003a90 <IMU_Write1byte>
	HAL_Delay(100);
 8003aee:	2064      	movs	r0, #100	; 0x64
 8003af0:	f7fd fb64 	bl	80011bc <HAL_Delay>

	IMU_Write1byte(USER_CTRL, 0x10);	// I2C[hDisable
 8003af4:	2110      	movs	r1, #16
 8003af6:	2003      	movs	r0, #3
 8003af8:	f7ff ffca 	bl	8003a90 <IMU_Write1byte>
	HAL_Delay(1);
 8003afc:	2001      	movs	r0, #1
 8003afe:	f7fd fb5d 	bl	80011bc <HAL_Delay>
	IMU_Write1byte(PWR_MGMT_1, 0x01);	// ICM20648Zbg
 8003b02:	2101      	movs	r1, #1
 8003b04:	2006      	movs	r0, #6
 8003b06:	f7ff ffc3 	bl	8003a90 <IMU_Write1byte>
	HAL_Delay(100);
 8003b0a:	2064      	movs	r0, #100	; 0x64
 8003b0c:	f7fd fb56 	bl	80011bc <HAL_Delay>

	IMU_Write1byte(REG_BANK_SEL, REG_USER_BANK_2); // oN
 8003b10:	2120      	movs	r1, #32
 8003b12:	207f      	movs	r0, #127	; 0x7f
 8003b14:	f7ff ffbc 	bl	8003a90 <IMU_Write1byte>
	HAL_Delay(100);
 8003b18:	2064      	movs	r0, #100	; 0x64
 8003b1a:	f7fd fb4f 	bl	80011bc <HAL_Delay>

	// WC
	IMU_Write1byte(GYRO_CONFIG_1, 0x07);	// WCXP[}2000deg/s
 8003b1e:	2107      	movs	r1, #7
 8003b20:	2001      	movs	r0, #1
 8003b22:	f7ff ffb5 	bl	8003a90 <IMU_Write1byte>
	HAL_Delay(1);							// WC[pXtB^Eable
 8003b26:	2001      	movs	r0, #1
 8003b28:	f7fd fb48 	bl	80011bc <HAL_Delay>
	// xv
	IMU_Write1byte(ACCEL_CONFIG, 0x0d);		// xvXP[}8g
 8003b2c:	210d      	movs	r1, #13
 8003b2e:	2014      	movs	r0, #20
 8003b30:	f7ff ffae 	bl	8003a90 <IMU_Write1byte>
	HAL_Delay(1);							// xv[pXtB^Eable
 8003b34:	2001      	movs	r0, #1
 8003b36:	f7fd fb41 	bl	80011bc <HAL_Delay>

	IMU_Write1byte(REG_BANK_SEL, REG_USER_BANK_0);	// oN
 8003b3a:	2100      	movs	r1, #0
 8003b3c:	207f      	movs	r0, #127	; 0x7f
 8003b3e:	f7ff ffa7 	bl	8003a90 <IMU_Write1byte>
	HAL_Delay(100);
 8003b42:	2064      	movs	r0, #100	; 0x64
 8003b44:	f7fd fb3a 	bl	80011bc <HAL_Delay>

	// DMAJn
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b4e:	4805      	ldr	r0, [pc, #20]	; (8003b64 <IMU_Initialize+0x80>)
 8003b50:	f7fe f8a6 	bl	8001ca0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA( &hspi2, &imu_address, imu_value, sizeof(imu_value)/sizeof(uint8_t) );
 8003b54:	230d      	movs	r3, #13
 8003b56:	4a04      	ldr	r2, [pc, #16]	; (8003b68 <IMU_Initialize+0x84>)
 8003b58:	4904      	ldr	r1, [pc, #16]	; (8003b6c <IMU_Initialize+0x88>)
 8003b5a:	4805      	ldr	r0, [pc, #20]	; (8003b70 <IMU_Initialize+0x8c>)
}
 8003b5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_SPI_TransmitReceive_DMA( &hspi2, &imu_address, imu_value, sizeof(imu_value)/sizeof(uint8_t) );
 8003b60:	f7fe bc90 	b.w	8002484 <HAL_SPI_TransmitReceive_DMA>
 8003b64:	40020400 	.word	0x40020400
 8003b68:	20000204 	.word	0x20000204
 8003b6c:	20000008 	.word	0x20000008
 8003b70:	2000039c 	.word	0x2000039c

08003b74 <HAL_SPI_TxRxCpltCallback>:

/* ---------------------------------------------------------------
	DMAMR[obN
--------------------------------------------------------------- */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef* hspi)
{
 8003b74:	b570      	push	{r4, r5, r6, lr}
	HAL_GPIO_WritePin( SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET );
 8003b76:	4d11      	ldr	r5, [pc, #68]	; (8003bbc <HAL_SPI_TxRxCpltCallback+0x48>)
	accel_x_value = ( ( (int16_t)imu_value[3]<<8 ) | ( (int16_t)imu_value[4]&0x00ff ) );
 8003b78:	4c11      	ldr	r4, [pc, #68]	; (8003bc0 <HAL_SPI_TxRxCpltCallback+0x4c>)
	HAL_GPIO_WritePin( SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET );
 8003b7a:	4628      	mov	r0, r5
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b82:	f7fe f88d 	bl	8001ca0 <HAL_GPIO_WritePin>
	accel_x_value = ( ( (int16_t)imu_value[3]<<8 ) | ( (int16_t)imu_value[4]&0x00ff ) );
 8003b86:	78e2      	ldrb	r2, [r4, #3]
 8003b88:	7923      	ldrb	r3, [r4, #4]
 8003b8a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003b8e:	4a0d      	ldr	r2, [pc, #52]	; (8003bc4 <HAL_SPI_TxRxCpltCallback+0x50>)
 8003b90:	8013      	strh	r3, [r2, #0]
	gyro_z_value =  ( ( (int16_t)imu_value[11]<<8 ) | ( (int16_t)imu_value[12]&0x00ff ) );
 8003b92:	7ae2      	ldrb	r2, [r4, #11]
 8003b94:	7b23      	ldrb	r3, [r4, #12]
 8003b96:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003b9a:	4a0b      	ldr	r2, [pc, #44]	; (8003bc8 <HAL_SPI_TxRxCpltCallback+0x54>)
	HAL_GPIO_WritePin( SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET );
 8003b9c:	4628      	mov	r0, r5
	gyro_z_value =  ( ( (int16_t)imu_value[11]<<8 ) | ( (int16_t)imu_value[12]&0x00ff ) );
 8003b9e:	8013      	strh	r3, [r2, #0]
	HAL_GPIO_WritePin( SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET );
 8003ba0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	f7fe f87b 	bl	8001ca0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_DMA( &hspi2, &imu_address, imu_value, sizeof(imu_value)/sizeof(uint8_t) );
 8003baa:	4622      	mov	r2, r4
 8003bac:	230d      	movs	r3, #13
 8003bae:	4907      	ldr	r1, [pc, #28]	; (8003bcc <HAL_SPI_TxRxCpltCallback+0x58>)
 8003bb0:	4807      	ldr	r0, [pc, #28]	; (8003bd0 <HAL_SPI_TxRxCpltCallback+0x5c>)
}
 8003bb2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_SPI_TransmitReceive_DMA( &hspi2, &imu_address, imu_value, sizeof(imu_value)/sizeof(uint8_t) );
 8003bb6:	f7fe bc65 	b.w	8002484 <HAL_SPI_TransmitReceive_DMA>
 8003bba:	bf00      	nop
 8003bbc:	40020400 	.word	0x40020400
 8003bc0:	20000204 	.word	0x20000204
 8003bc4:	200001fe 	.word	0x200001fe
 8003bc8:	20000202 	.word	0x20000202
 8003bcc:	20000008 	.word	0x20000008
 8003bd0:	2000039c 	.word	0x2000039c

08003bd4 <IMU_GetAccel_X>:
/* ---------------------------------------------------------------
	Xxvx[m/s^2]
--------------------------------------------------------------- */
float IMU_GetAccel_X( void )
{
	return ACCEL_X_SIGN * G * (accel_x_value - accel_x_reference) / ACCEL_X_SENSITIVITY;
 8003bd4:	4b09      	ldr	r3, [pc, #36]	; (8003bfc <IMU_GetAccel_X+0x28>)
 8003bd6:	4a0a      	ldr	r2, [pc, #40]	; (8003c00 <IMU_GetAccel_X+0x2c>)
 8003bd8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003bdc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003be0:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8003c04 <IMU_GetAccel_X+0x30>
 8003be4:	1a9b      	subs	r3, r3, r2
 8003be6:	ee07 3a90 	vmov	s15, r3
 8003bea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003bee:	ee67 7a80 	vmul.f32	s15, s15, s0
}
 8003bf2:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8003c08 <IMU_GetAccel_X+0x34>
 8003bf6:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003bfa:	4770      	bx	lr
 8003bfc:	200001fe 	.word	0x200001fe
 8003c00:	200001fc 	.word	0x200001fc
 8003c04:	411ce80a 	.word	0x411ce80a
 8003c08:	39800000 	.word	0x39800000

08003c0c <IMU_GetGyro_Z>:
/* ---------------------------------------------------------------
	ZWCpx[rad/s]
--------------------------------------------------------------- */
float IMU_GetGyro_Z( void )
{
	return GYRO_Z_SIGN * DEG2RAD( (gyro_z_value - gyro_z_reference) / GYRO_Z_SENSITIVITY );
 8003c0c:	4b0b      	ldr	r3, [pc, #44]	; (8003c3c <IMU_GetGyro_Z+0x30>)
 8003c0e:	4a0c      	ldr	r2, [pc, #48]	; (8003c40 <IMU_GetGyro_Z+0x34>)
 8003c10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c14:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003c18:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8003c44 <IMU_GetGyro_Z+0x38>
}
 8003c1c:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8003c48 <IMU_GetGyro_Z+0x3c>
	return GYRO_Z_SIGN * DEG2RAD( (gyro_z_value - gyro_z_reference) / GYRO_Z_SENSITIVITY );
 8003c20:	1a9b      	subs	r3, r3, r2
 8003c22:	ee07 3a90 	vmov	s15, r3
 8003c26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003c2a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003c2e:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8003c4c <IMU_GetGyro_Z+0x40>
 8003c32:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8003c36:	ee20 0a67 	vnmul.f32	s0, s0, s15
 8003c3a:	4770      	bx	lr
 8003c3c:	20000202 	.word	0x20000202
 8003c40:	20000200 	.word	0x20000200
 8003c44:	41833333 	.word	0x41833333
 8003c48:	40490fda 	.word	0x40490fda
 8003c4c:	43340000 	.word	0x43340000

08003c50 <Interrupt_Main>:

/* ---------------------------------------------------------------
	1ms
--------------------------------------------------------------- */
void Interrupt_Main( void )
{
 8003c50:	4770      	bx	lr
	...

08003c54 <Interrupt_Initialize>:
/* ---------------------------------------------------------------
	C
--------------------------------------------------------------- */
void Interrupt_Initialize( void )
{
	HAL_TIM_Base_Start_IT( &htim6 );
 8003c54:	4801      	ldr	r0, [pc, #4]	; (8003c5c <Interrupt_Initialize+0x8>)
 8003c56:	f7fe bd9f 	b.w	8002798 <HAL_TIM_Base_Start_IT>
 8003c5a:	bf00      	nop
 8003c5c:	200005f4 	.word	0x200005f4

08003c60 <Interrupt_PreProcess>:

/* ---------------------------------------------------------------
	O
--------------------------------------------------------------- */
void Interrupt_PreProcess( void )
{
 8003c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	static uint32_t		interrupt_count_old = 0;
	static uint64_t		boot_time_count = 0;

	interrupt_count_now = TIMER_COUNT;
 8003c62:	4f15      	ldr	r7, [pc, #84]	; (8003cb8 <Interrupt_PreProcess+0x58>)
 8003c64:	4a15      	ldr	r2, [pc, #84]	; (8003cbc <Interrupt_PreProcess+0x5c>)
 8003c66:	683b      	ldr	r3, [r7, #0]
	boot_time_count += (uint16_t)(interrupt_count_now - interrupt_count_old);
 8003c68:	4e15      	ldr	r6, [pc, #84]	; (8003cc0 <Interrupt_PreProcess+0x60>)
	interrupt_count_now = TIMER_COUNT;
 8003c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c6c:	6013      	str	r3, [r2, #0]
	boot_time_count += (uint16_t)(interrupt_count_now - interrupt_count_old);
 8003c6e:	4a15      	ldr	r2, [pc, #84]	; (8003cc4 <Interrupt_PreProcess+0x64>)
 8003c70:	6814      	ldr	r4, [r2, #0]
	interrupt_count_old = interrupt_count_now;
 8003c72:	6013      	str	r3, [r2, #0]
	boot_time_count += (uint16_t)(interrupt_count_now - interrupt_count_old);
 8003c74:	e9d6 0100 	ldrd	r0, r1, [r6]
 8003c78:	1b1c      	subs	r4, r3, r4
 8003c7a:	b2a4      	uxth	r4, r4
 8003c7c:	1824      	adds	r4, r4, r0
 8003c7e:	f04f 0500 	mov.w	r5, #0
 8003c82:	414d      	adcs	r5, r1
 8003c84:	e9c6 4500 	strd	r4, r5, [r6]
	boot_time = (float)boot_time_count / (float)(HAL_RCC_GetPCLK2Freq() / TIMER_PSC);
 8003c88:	f7fe f8ee 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	4606      	mov	r6, r0
 8003c90:	4629      	mov	r1, r5
 8003c92:	4620      	mov	r0, r4
 8003c94:	6a9f      	ldr	r7, [r3, #40]	; 0x28
 8003c96:	fbb6 f6f7 	udiv	r6, r6, r7
 8003c9a:	f7fd f871 	bl	8000d80 <__aeabi_ul2f>
 8003c9e:	ee07 6a90 	vmov	s15, r6
 8003ca2:	ee06 0a90 	vmov	s13, r0
 8003ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003caa:	4b07      	ldr	r3, [pc, #28]	; (8003cc8 <Interrupt_PreProcess+0x68>)
 8003cac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003cb0:	ed83 7a00 	vstr	s14, [r3]
 8003cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	200005f4 	.word	0x200005f4
 8003cbc:	20000220 	.word	0x20000220
 8003cc0:	20000218 	.word	0x20000218
 8003cc4:	20000224 	.word	0x20000224
 8003cc8:	20000214 	.word	0x20000214

08003ccc <Interrupt_PostProcess>:
/* ---------------------------------------------------------------
	
--------------------------------------------------------------- */
void Interrupt_PostProcess( void )
{
	interrupt_duty = (TIMER_COUNT - interrupt_count_now) * 1000 / TIMER_LOAD;
 8003ccc:	4b0a      	ldr	r3, [pc, #40]	; (8003cf8 <Interrupt_PostProcess+0x2c>)
 8003cce:	681a      	ldr	r2, [r3, #0]
 8003cd0:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8003cd2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003cd4:	4a09      	ldr	r2, [pc, #36]	; (8003cfc <Interrupt_PostProcess+0x30>)
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	1a9a      	subs	r2, r3, r2
 8003cda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cde:	4353      	muls	r3, r2
 8003ce0:	4a07      	ldr	r2, [pc, #28]	; (8003d00 <Interrupt_PostProcess+0x34>)
 8003ce2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ce6:	6013      	str	r3, [r2, #0]
	interrupt_duty_max = MAX( interrupt_duty_max, interrupt_duty );
 8003ce8:	4a06      	ldr	r2, [pc, #24]	; (8003d04 <Interrupt_PostProcess+0x38>)
 8003cea:	6811      	ldr	r1, [r2, #0]
 8003cec:	4299      	cmp	r1, r3
 8003cee:	bf2c      	ite	cs
 8003cf0:	6011      	strcs	r1, [r2, #0]
 8003cf2:	6013      	strcc	r3, [r2, #0]
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	200005f4 	.word	0x200005f4
 8003cfc:	20000220 	.word	0x20000220
 8003d00:	20000228 	.word	0x20000228
 8003d04:	2000022c 	.word	0x2000022c

08003d08 <Interrupt_GetDuty>:
	ou
--------------------------------------------------------------- */
uint16_t Interrupt_GetDuty( void )
{
	return interrupt_duty;
}
 8003d08:	4b01      	ldr	r3, [pc, #4]	; (8003d10 <Interrupt_GetDuty+0x8>)
 8003d0a:	8818      	ldrh	r0, [r3, #0]
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	20000228 	.word	0x20000228

08003d14 <Interrupt_GetDuty_Max>:
	Ll
--------------------------------------------------------------- */
uint16_t Interrupt_GetDuty_Max( void )
{
	return interrupt_duty_max;
}
 8003d14:	4b01      	ldr	r3, [pc, #4]	; (8003d1c <Interrupt_GetDuty_Max+0x8>)
 8003d16:	8818      	ldrh	r0, [r3, #0]
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop
 8003d1c:	2000022c 	.word	0x2000022c

08003d20 <Interrupt_GetBootTime>:
	}CRNo
--------------------------------------------------------------- */
float Interrupt_GetBootTime( void )
{
	return boot_time;
}
 8003d20:	4b01      	ldr	r3, [pc, #4]	; (8003d28 <Interrupt_GetBootTime+0x8>)
 8003d22:	ed93 0a00 	vldr	s0, [r3]
 8003d26:	4770      	bx	lr
 8003d28:	20000214 	.word	0x20000214

08003d2c <TIM1_CC2_Callback>:
/* ---------------------------------------------------------------
	LEDZVOp^[R[obN
--------------------------------------------------------------- */
void TIM1_CC2_Callback( DMA_HandleTypeDef* hdma )
{
	switch( sensor_mode ) {
 8003d2c:	490b      	ldr	r1, [pc, #44]	; (8003d5c <TIM1_CC2_Callback+0x30>)
 8003d2e:	780b      	ldrb	r3, [r1, #0]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	d00f      	beq.n	8003d54 <TIM1_CC2_Callback+0x28>
 8003d34:	d30a      	bcc.n	8003d4c <TIM1_CC2_Callback+0x20>
 8003d36:	2b02      	cmp	r3, #2
 8003d38:	d00e      	beq.n	8003d58 <TIM1_CC2_Callback+0x2c>
		case sensor_side_on_mode:
			sensor_on_pattern = SENSOR_SIDE_ON_PATTERN;
		break;
	}
	// LED_p^[
	sensor_mode = (sensor_mode + 1) % 3;
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	2203      	movs	r2, #3
 8003d3e:	fb93 f2f2 	sdiv	r2, r3, r2
 8003d42:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003d46:	1a9b      	subs	r3, r3, r2
 8003d48:	700b      	strb	r3, [r1, #0]
 8003d4a:	4770      	bx	lr
			sensor_on_pattern = SENSOR_ALL_OFF_PATTERN;
 8003d4c:	2000      	movs	r0, #0
			sensor_on_pattern = SENSOR_SIDE_ON_PATTERN;
 8003d4e:	4a04      	ldr	r2, [pc, #16]	; (8003d60 <TIM1_CC2_Callback+0x34>)
 8003d50:	8010      	strh	r0, [r2, #0]
		break;
 8003d52:	e7f2      	b.n	8003d3a <TIM1_CC2_Callback+0xe>
			sensor_on_pattern = SENSOR_FRONT_ON_PATTERN;
 8003d54:	2090      	movs	r0, #144	; 0x90
 8003d56:	e7fa      	b.n	8003d4e <TIM1_CC2_Callback+0x22>
			sensor_on_pattern = SENSOR_SIDE_ON_PATTERN;
 8003d58:	2060      	movs	r0, #96	; 0x60
 8003d5a:	e7f8      	b.n	8003d4e <TIM1_CC2_Callback+0x22>
 8003d5c:	2000023c 	.word	0x2000023c
 8003d60:	20000240 	.word	0x20000240

08003d64 <HAL_ADC_ConvCpltCallback>:
/* ---------------------------------------------------------------
	ADR[obN
--------------------------------------------------------------- */
void HAL_ADC_ConvCpltCallback( ADC_HandleTypeDef* hadc )
{
	switch( sensor_mode ) {
 8003d64:	4b11      	ldr	r3, [pc, #68]	; (8003dac <HAL_ADC_ConvCpltCallback+0x48>)
 8003d66:	781b      	ldrb	r3, [r3, #0]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d011      	beq.n	8003d90 <HAL_ADC_ConvCpltCallback+0x2c>
 8003d6c:	d302      	bcc.n	8003d74 <HAL_ADC_ConvCpltCallback+0x10>
 8003d6e:	2b02      	cmp	r3, #2
 8003d70:	d015      	beq.n	8003d9e <HAL_ADC_ConvCpltCallback+0x3a>
 8003d72:	4770      	bx	lr
		// LEDItZTl
		case sensor_all_off_mode:
			battery_value 					= adc_value[0];
 8003d74:	4b0e      	ldr	r3, [pc, #56]	; (8003db0 <HAL_ADC_ConvCpltCallback+0x4c>)
 8003d76:	4a0f      	ldr	r2, [pc, #60]	; (8003db4 <HAL_ADC_ConvCpltCallback+0x50>)
 8003d78:	8819      	ldrh	r1, [r3, #0]
 8003d7a:	8011      	strh	r1, [r2, #0]
			sensor_value[front_right].off 	= adc_value[1];
 8003d7c:	4a0e      	ldr	r2, [pc, #56]	; (8003db8 <HAL_ADC_ConvCpltCallback+0x54>)
 8003d7e:	8859      	ldrh	r1, [r3, #2]
 8003d80:	8011      	strh	r1, [r2, #0]
			sensor_value[side_right].off	= adc_value[2];
 8003d82:	8899      	ldrh	r1, [r3, #4]
 8003d84:	8091      	strh	r1, [r2, #4]
			sensor_value[side_left].off 	= adc_value[3];
 8003d86:	88d9      	ldrh	r1, [r3, #6]
			sensor_value[front_left].off 	= adc_value[4];
 8003d88:	891b      	ldrh	r3, [r3, #8]
			sensor_value[side_left].off 	= adc_value[3];
 8003d8a:	8111      	strh	r1, [r2, #8]
			sensor_value[front_left].off 	= adc_value[4];
 8003d8c:	8193      	strh	r3, [r2, #12]
		break;
 8003d8e:	4770      	bx	lr

		// OLEDIZTl
		case sensor_front_on_mode:
			sensor_value[front_right].on 	= adc_value[1];
 8003d90:	4a07      	ldr	r2, [pc, #28]	; (8003db0 <HAL_ADC_ConvCpltCallback+0x4c>)
 8003d92:	4b09      	ldr	r3, [pc, #36]	; (8003db8 <HAL_ADC_ConvCpltCallback+0x54>)
 8003d94:	8851      	ldrh	r1, [r2, #2]
			sensor_value[front_left].on 	= adc_value[4];
 8003d96:	8912      	ldrh	r2, [r2, #8]
			sensor_value[front_right].on 	= adc_value[1];
 8003d98:	8059      	strh	r1, [r3, #2]
			sensor_value[front_left].on 	= adc_value[4];
 8003d9a:	81da      	strh	r2, [r3, #14]
		break;
 8003d9c:	4770      	bx	lr

		// LEDIZTl
		case sensor_side_on_mode:
			sensor_value[side_right].on 	= adc_value[2];
 8003d9e:	4a04      	ldr	r2, [pc, #16]	; (8003db0 <HAL_ADC_ConvCpltCallback+0x4c>)
 8003da0:	4b05      	ldr	r3, [pc, #20]	; (8003db8 <HAL_ADC_ConvCpltCallback+0x54>)
 8003da2:	8891      	ldrh	r1, [r2, #4]
			sensor_value[side_left].on 		= adc_value[3];
 8003da4:	88d2      	ldrh	r2, [r2, #6]
			sensor_value[side_right].on 	= adc_value[2];
 8003da6:	80d9      	strh	r1, [r3, #6]
			sensor_value[side_left].on 		= adc_value[3];
 8003da8:	815a      	strh	r2, [r3, #10]
 8003daa:	4770      	bx	lr
 8003dac:	2000023c 	.word	0x2000023c
 8003db0:	20000230 	.word	0x20000230
 8003db4:	2000023a 	.word	0x2000023a
 8003db8:	20000242 	.word	0x20000242

08003dbc <Sensor_StartADC>:
/* ---------------------------------------------------------------
	OZTvJn
--------------------------------------------------------------- */
void Sensor_StartADC( void )
{
	sensor_on_pattern = SENSOR_ALL_OFF_PATTERN;
 8003dbc:	4b09      	ldr	r3, [pc, #36]	; (8003de4 <Sensor_StartADC+0x28>)
 8003dbe:	2100      	movs	r1, #0
{
 8003dc0:	b510      	push	{r4, lr}
	sensor_on_pattern = SENSOR_ALL_OFF_PATTERN;
 8003dc2:	8019      	strh	r1, [r3, #0]
	sensor_mode = sensor_all_off_mode;

	__HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8003dc4:	4c08      	ldr	r4, [pc, #32]	; (8003de8 <Sensor_StartADC+0x2c>)
	sensor_mode = sensor_all_off_mode;
 8003dc6:	4b09      	ldr	r3, [pc, #36]	; (8003dec <Sensor_StartADC+0x30>)
 8003dc8:	7019      	strb	r1, [r3, #0]
	__HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8003dca:	6823      	ldr	r3, [r4, #0]
 8003dcc:	f06f 0201 	mvn.w	r2, #1
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003dd0:	4620      	mov	r0, r4
	__HAL_TIM_CLEAR_FLAG(&htim1, TIM_FLAG_UPDATE);
 8003dd2:	611a      	str	r2, [r3, #16]
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003dd4:	f7fe ffe4 	bl	8002da0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003dd8:	4620      	mov	r0, r4
 8003dda:	2104      	movs	r1, #4
}
 8003ddc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8003de0:	f7fe bfde 	b.w	8002da0 <HAL_TIM_PWM_Start>
 8003de4:	20000240 	.word	0x20000240
 8003de8:	20000634 	.word	0x20000634
 8003dec:	2000023c 	.word	0x2000023c

08003df0 <Sensor_Initialize>:
{
 8003df0:	b538      	push	{r3, r4, r5, lr}
	HAL_DMA_RegisterCallback (htim1.hdma[TIM_DMA_ID_CC2], HAL_DMA_XFER_CPLT_CB_ID, TIM1_CC2_Callback);
 8003df2:	4c14      	ldr	r4, [pc, #80]	; (8003e44 <Sensor_Initialize+0x54>)
	HAL_DMA_Start_IT(htim1.hdma[TIM_DMA_ID_CC1], (uint32_t)&sensor_on_pattern,  (uint32_t)(&(GPIOA->ODR)), 1);
 8003df4:	4d14      	ldr	r5, [pc, #80]	; (8003e48 <Sensor_Initialize+0x58>)
	HAL_DMA_RegisterCallback (htim1.hdma[TIM_DMA_ID_CC2], HAL_DMA_XFER_CPLT_CB_ID, TIM1_CC2_Callback);
 8003df6:	4a15      	ldr	r2, [pc, #84]	; (8003e4c <Sensor_Initialize+0x5c>)
 8003df8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003dfa:	2100      	movs	r1, #0
 8003dfc:	f7fd fe4e 	bl	8001a9c <HAL_DMA_RegisterCallback>
	HAL_DMA_Start_IT(htim1.hdma[TIM_DMA_ID_CC1], (uint32_t)&sensor_on_pattern,  (uint32_t)(&(GPIOA->ODR)), 1);
 8003e00:	462a      	mov	r2, r5
 8003e02:	2301      	movs	r3, #1
 8003e04:	4912      	ldr	r1, [pc, #72]	; (8003e50 <Sensor_Initialize+0x60>)
 8003e06:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003e08:	f7fd fcfa 	bl	8001800 <HAL_DMA_Start_IT>
	HAL_DMA_Start_IT(htim1.hdma[TIM_DMA_ID_CC2], (uint32_t)&sensor_off_pattern, (uint32_t)(&(GPIOA->ODR)), 1);
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	462a      	mov	r2, r5
 8003e10:	4910      	ldr	r1, [pc, #64]	; (8003e54 <Sensor_Initialize+0x64>)
 8003e12:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003e14:	f7fd fcf4 	bl	8001800 <HAL_DMA_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_value, sizeof(adc_value)/sizeof(uint16_t));
 8003e18:	490f      	ldr	r1, [pc, #60]	; (8003e58 <Sensor_Initialize+0x68>)
 8003e1a:	4810      	ldr	r0, [pc, #64]	; (8003e5c <Sensor_Initialize+0x6c>)
 8003e1c:	2205      	movs	r2, #5
 8003e1e:	f7fd fa87 	bl	8001330 <HAL_ADC_Start_DMA>
	htim1.Instance->DIER |= TIM_DIER_CC1DE | TIM_DIER_CC2DE;
 8003e22:	6823      	ldr	r3, [r4, #0]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 8003e2a:	60da      	str	r2, [r3, #12]
	__HAL_TIM_MOE_ENABLE(&htim1);
 8003e2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e2e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003e32:	645a      	str	r2, [r3, #68]	; 0x44
	Sensor_StartADC();
 8003e34:	f7ff ffc2 	bl	8003dbc <Sensor_StartADC>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003e38:	4620      	mov	r0, r4
 8003e3a:	2108      	movs	r1, #8
}
 8003e3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8003e40:	f7fe bfae 	b.w	8002da0 <HAL_TIM_PWM_Start>
 8003e44:	20000634 	.word	0x20000634
 8003e48:	40020014 	.word	0x40020014
 8003e4c:	08003d2d 	.word	0x08003d2d
 8003e50:	20000240 	.word	0x20000240
 8003e54:	2000023e 	.word	0x2000023e
 8003e58:	20000230 	.word	0x20000230
 8003e5c:	20000264 	.word	0x20000264

08003e60 <Sensor_GetBatteryValue>:
	obeADl
--------------------------------------------------------------- */
uint16_t Sensor_GetBatteryValue( void )
{
	return( battery_value );
}
 8003e60:	4b01      	ldr	r3, [pc, #4]	; (8003e68 <Sensor_GetBatteryValue+0x8>)
 8003e62:	8818      	ldrh	r0, [r3, #0]
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	2000023a 	.word	0x2000023a

08003e6c <Sensor_GetValue>:
	OZTl
--------------------------------------------------------------- */
int16_t Sensor_GetValue( uint8_t dir )
{
	if( 0 <= dir || dir <= 3 ) {
		return sensor_value[dir].on - sensor_value[dir].off;
 8003e6c:	4a04      	ldr	r2, [pc, #16]	; (8003e80 <Sensor_GetValue+0x14>)
 8003e6e:	eb02 0380 	add.w	r3, r2, r0, lsl #2
 8003e72:	f832 0020 	ldrh.w	r0, [r2, r0, lsl #2]
 8003e76:	885b      	ldrh	r3, [r3, #2]
 8003e78:	1a18      	subs	r0, r3, r0
	} else {
		return -1;
	}
}
 8003e7a:	b200      	sxth	r0, r0
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	20000242 	.word	0x20000242

08003e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e84:	b530      	push	{r4, r5, lr}
 8003e86:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e88:	2234      	movs	r2, #52	; 0x34
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	a807      	add	r0, sp, #28
 8003e8e:	f001 f8af 	bl	8004ff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e92:	2100      	movs	r1, #0
 8003e94:	2214      	movs	r2, #20
 8003e96:	a802      	add	r0, sp, #8
 8003e98:	f001 f8aa 	bl	8004ff0 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003e9c:	2500      	movs	r5, #0
 8003e9e:	4b1a      	ldr	r3, [pc, #104]	; (8003f08 <SystemClock_Config+0x84>)
 8003ea0:	9500      	str	r5, [sp, #0]
 8003ea2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003ea4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003ea8:	641a      	str	r2, [r3, #64]	; 0x40
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb0:	9300      	str	r3, [sp, #0]
 8003eb2:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003eb4:	4b15      	ldr	r3, [pc, #84]	; (8003f0c <SystemClock_Config+0x88>)
 8003eb6:	9501      	str	r5, [sp, #4]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8003ebe:	601a      	str	r2, [r3, #0]
 8003ec0:	681b      	ldr	r3, [r3, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003ec2:	950e      	str	r5, [sp, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ec4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003ec8:	9301      	str	r3, [sp, #4]
 8003eca:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003ed0:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ed2:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003ed4:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8003ed6:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ed8:	a807      	add	r0, sp, #28
  RCC_OscInitStruct.PLL.PLLN = 192;
 8003eda:	23c0      	movs	r3, #192	; 0xc0
 8003edc:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ede:	9407      	str	r4, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003ee0:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003ee2:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003ee4:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003ee6:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ee8:	f7fd ffce 	bl	8001e88 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003eec:	230f      	movs	r3, #15
 8003eee:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003ef0:	2103      	movs	r1, #3
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003ef2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003ef6:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003ef8:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003efa:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003efc:	9505      	str	r5, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003efe:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003f00:	f7fd ff08 	bl	8001d14 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8003f04:	b015      	add	sp, #84	; 0x54
 8003f06:	bd30      	pop	{r4, r5, pc}
 8003f08:	40023800 	.word	0x40023800
 8003f0c:	40007000 	.word	0x40007000

08003f10 <main>:
{
 8003f10:	b508      	push	{r3, lr}
  HAL_Init();
 8003f12:	f7fd f927 	bl	8001164 <HAL_Init>
  SystemClock_Config();
 8003f16:	f7ff ffb5 	bl	8003e84 <SystemClock_Config>
  MX_GPIO_Init();
 8003f1a:	f7ff fd65 	bl	80039e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8003f1e:	f7ff fcc1 	bl	80038a4 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8003f22:	f000 fdeb 	bl	8004afc <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8003f26:	f000 f9fd 	bl	8004324 <MX_SPI2_Init>
  MX_ADC1_Init();
 8003f2a:	f7ff fb11 	bl	8003550 <MX_ADC1_Init>
  MX_TIM2_Init();
 8003f2e:	f000 fbd7 	bl	80046e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8003f32:	f000 fc03 	bl	800473c <MX_TIM3_Init>
  MX_TIM4_Init();
 8003f36:	f000 fd79 	bl	8004a2c <MX_TIM4_Init>
  MX_TIM1_Init();
 8003f3a:	f000 fb53 	bl	80045e4 <MX_TIM1_Init>
  MX_TIM6_Init();
 8003f3e:	f000 fc2b 	bl	8004798 <MX_TIM6_Init>
  	LED_ALL_ON();				// LEDS_
 8003f42:	2201      	movs	r2, #1
 8003f44:	f44f 5164 	mov.w	r1, #14592	; 0x3900
 8003f48:	4809      	ldr	r0, [pc, #36]	; (8003f70 <main+0x60>)
 8003f4a:	f7fd fea9 	bl	8001ca0 <HAL_GPIO_WritePin>
  	Communication_Initialize();	// ^[~iM
 8003f4e:	f7ff fc89 	bl	8003864 <Communication_Initialize>
  	Motor_Initialize();			// [^p^C}[
 8003f52:	f000 f945 	bl	80041e0 <Motor_Initialize>
  	Encoder_Initialize();		// GR[_p^C}[
 8003f56:	f7ff fcf9 	bl	800394c <Encoder_Initialize>
  	IMU_Initialize();			// IMUpMICM20648
 8003f5a:	f7ff fdc3 	bl	8003ae4 <IMU_Initialize>
  	Sensor_Initialize();		// ZTpAD^C}[
 8003f5e:	f7ff ff47 	bl	8003df0 <Sensor_Initialize>
  	Interrupt_Initialize();		// C
 8003f62:	f7ff fe77 	bl	8003c54 <Interrupt_Initialize>
  	Battery_LimiterVoltage();	// obe[d
 8003f66:	f7ff fbcf 	bl	8003708 <Battery_LimiterVoltage>
  	module_test();				// e@\mFimFRgAEgj
 8003f6a:	f000 f805 	bl	8003f78 <module_test>
 8003f6e:	e7fe      	b.n	8003f6e <main+0x5e>
 8003f70:	40020000 	.word	0x40020000

08003f74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f74:	4770      	bx	lr
	...

08003f78 <module_test>:

/* ---------------------------------------------------------------
	e@\mFp
--------------------------------------------------------------- */
void module_test( void )
{
 8003f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f7c:	ed2d 8b04 	vpush	{d8-d9}
 8003f80:	b085      	sub	sp, #20
	uint8_t		key;
	int16_t		duty_l	  = 0;
	int16_t		duty_r	  = 0;

	// GR[_JEgZbg
	Encoder_ResetCount_Left();
 8003f82:	f7ff fcf3 	bl	800396c <Encoder_ResetCount_Left>
	Encoder_ResetCount_Right();
 8003f86:	f7ff fcf7 	bl	8003978 <Encoder_ResetCount_Right>
	int16_t		duty_r	  = 0;
 8003f8a:	2400      	movs	r4, #0

	while( 1 ) {
		// \
		printf("<Boot Time> %8.3f[s]\r\n", Interrupt_GetBootTime()); line++;
 8003f8c:	f8df b248 	ldr.w	fp, [pc, #584]	; 80041d8 <module_test+0x260>
		printf("<Interrupt> %3.1f[%%] (MAX : %3.1f[%%])\r\n",
 8003f90:	f8df a248 	ldr.w	sl, [pc, #584]	; 80041dc <module_test+0x264>
				(float)Interrupt_GetDuty()/10.f, (float)Interrupt_GetDuty_Max()/10.f); line++;

		// [^wDuty\
		printf("<PWM Duty> L: %4.1f[%%],  R: %4.1f[%%]\r\n",
 8003f94:	4f86      	ldr	r7, [pc, #536]	; (80041b0 <module_test+0x238>)
	int16_t		duty_l	  = 0;
 8003f96:	4625      	mov	r5, r4
	uint16_t	line 	  = 0;
 8003f98:	4626      	mov	r6, r4
		printf("<Boot Time> %8.3f[s]\r\n", Interrupt_GetBootTime()); line++;
 8003f9a:	f7ff fec1 	bl	8003d20 <Interrupt_GetBootTime>
 8003f9e:	ee10 0a10 	vmov	r0, s0
 8003fa2:	f7fc faf9 	bl	8000598 <__aeabi_f2d>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	460b      	mov	r3, r1
 8003faa:	4658      	mov	r0, fp
 8003fac:	f001 fd40 	bl	8005a30 <iprintf>
				(float)Interrupt_GetDuty()/10.f, (float)Interrupt_GetDuty_Max()/10.f); line++;
 8003fb0:	f7ff feaa 	bl	8003d08 <Interrupt_GetDuty>
 8003fb4:	ee08 0a10 	vmov	s16, r0
 8003fb8:	f7ff feac 	bl	8003d14 <Interrupt_GetDuty_Max>
 8003fbc:	eef8 7a48 	vcvt.f32.u32	s15, s16
 8003fc0:	eeb2 8a04 	vmov.f32	s16, #36	; 0x41200000  10.0
		printf("<Interrupt> %3.1f[%%] (MAX : %3.1f[%%])\r\n",
 8003fc4:	ee87 7a88 	vdiv.f32	s14, s15, s16
		printf("<IR Sensor> FL: %4d, SL: %4d SR: %4d, FR: %4d\r\n",
				Sensor_GetValue(3), Sensor_GetValue(2), Sensor_GetValue(1), Sensor_GetValue(0)); line++;

		// IMUixvWCjvl\
		printf("<IMU> Accel_X: %5.3f[m/s^2], Gyro_Z: %6.3f[rad/s]\r\n",
				IMU_GetAccel_X(), IMU_GetGyro_Z()); line++;
 8003fc8:	3607      	adds	r6, #7
 8003fca:	b2b6      	uxth	r6, r6
				(float)Interrupt_GetDuty()/10.f, (float)Interrupt_GetDuty_Max()/10.f); line++;
 8003fcc:	ee08 0a90 	vmov	s17, r0
 8003fd0:	eef8 8a68 	vcvt.f32.u32	s17, s17
		printf("<Interrupt> %3.1f[%%] (MAX : %3.1f[%%])\r\n",
 8003fd4:	ee17 0a10 	vmov	r0, s14
 8003fd8:	f7fc fade 	bl	8000598 <__aeabi_f2d>
 8003fdc:	eec8 7a88 	vdiv.f32	s15, s17, s16
 8003fe0:	4680      	mov	r8, r0
 8003fe2:	4689      	mov	r9, r1
				RAD2DEG(Encoder_GetAngle_Left()), RAD2DEG(Encoder_GetAngle_Right())); line++;
 8003fe4:	eddf 8a73 	vldr	s17, [pc, #460]	; 80041b4 <module_test+0x23c>
		printf("<Interrupt> %3.1f[%%] (MAX : %3.1f[%%])\r\n",
 8003fe8:	ee17 0a90 	vmov	r0, s15
 8003fec:	f7fc fad4 	bl	8000598 <__aeabi_f2d>
 8003ff0:	4642      	mov	r2, r8
 8003ff2:	464b      	mov	r3, r9
 8003ff4:	e9cd 0100 	strd	r0, r1, [sp]
 8003ff8:	4650      	mov	r0, sl
 8003ffa:	f001 fd19 	bl	8005a30 <iprintf>
				(float)duty_l/10.f, (float)duty_r/10.f); line++;
 8003ffe:	ee07 5a90 	vmov	s15, r5
 8004002:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		printf("<PWM Duty> L: %4.1f[%%],  R: %4.1f[%%]\r\n",
 8004006:	ee87 7a88 	vdiv.f32	s14, s15, s16
 800400a:	ee17 0a10 	vmov	r0, s14
 800400e:	f7fc fac3 	bl	8000598 <__aeabi_f2d>
				(float)duty_l/10.f, (float)duty_r/10.f); line++;
 8004012:	ee07 4a90 	vmov	s15, r4
 8004016:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		printf("<PWM Duty> L: %4.1f[%%],  R: %4.1f[%%]\r\n",
 800401a:	4680      	mov	r8, r0
 800401c:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8004020:	4689      	mov	r9, r1
 8004022:	ee17 0a10 	vmov	r0, s14
 8004026:	f7fc fab7 	bl	8000598 <__aeabi_f2d>
 800402a:	4642      	mov	r2, r8
 800402c:	464b      	mov	r3, r9
 800402e:	e9cd 0100 	strd	r0, r1, [sp]
 8004032:	4638      	mov	r0, r7
 8004034:	f001 fcfc 	bl	8005a30 <iprintf>
				RAD2DEG(Encoder_GetAngle_Left()), RAD2DEG(Encoder_GetAngle_Right())); line++;
 8004038:	f7ff fca6 	bl	8003988 <Encoder_GetAngle_Left>
 800403c:	eeb0 8a40 	vmov.f32	s16, s0
 8004040:	f7ff fcba 	bl	80039b8 <Encoder_GetAngle_Right>
 8004044:	eec8 7a28 	vdiv.f32	s15, s16, s17
 8004048:	ed9f 8a5b 	vldr	s16, [pc, #364]	; 80041b8 <module_test+0x240>
		printf("<Encoder> L: %5.1f[deg],  R: %5.1f[deg]\r\n",
 800404c:	ee67 7a88 	vmul.f32	s15, s15, s16
				RAD2DEG(Encoder_GetAngle_Left()), RAD2DEG(Encoder_GetAngle_Right())); line++;
 8004050:	eeb0 9a40 	vmov.f32	s18, s0
		printf("<Encoder> L: %5.1f[deg],  R: %5.1f[deg]\r\n",
 8004054:	ee17 0a90 	vmov	r0, s15
 8004058:	f7fc fa9e 	bl	8000598 <__aeabi_f2d>
				RAD2DEG(Encoder_GetAngle_Left()), RAD2DEG(Encoder_GetAngle_Right())); line++;
 800405c:	eec9 7a28 	vdiv.f32	s15, s18, s17
		printf("<Encoder> L: %5.1f[deg],  R: %5.1f[deg]\r\n",
 8004060:	4680      	mov	r8, r0
 8004062:	4689      	mov	r9, r1
 8004064:	ee67 7a88 	vmul.f32	s15, s15, s16
 8004068:	ee17 0a90 	vmov	r0, s15
 800406c:	f7fc fa94 	bl	8000598 <__aeabi_f2d>
 8004070:	4642      	mov	r2, r8
 8004072:	464b      	mov	r3, r9
 8004074:	e9cd 0100 	strd	r0, r1, [sp]
 8004078:	4850      	ldr	r0, [pc, #320]	; (80041bc <module_test+0x244>)
 800407a:	f001 fcd9 	bl	8005a30 <iprintf>
		printf("<Battery> %3.2f[V]\r\n", Battery_GetVoltage()); line++;
 800407e:	f7ff fb31 	bl	80036e4 <Battery_GetVoltage>
 8004082:	ee10 0a10 	vmov	r0, s0
 8004086:	f7fc fa87 	bl	8000598 <__aeabi_f2d>
 800408a:	4602      	mov	r2, r0
 800408c:	460b      	mov	r3, r1
 800408e:	484c      	ldr	r0, [pc, #304]	; (80041c0 <module_test+0x248>)
 8004090:	f001 fcce 	bl	8005a30 <iprintf>
				Sensor_GetValue(3), Sensor_GetValue(2), Sensor_GetValue(1), Sensor_GetValue(0)); line++;
 8004094:	2003      	movs	r0, #3
 8004096:	f7ff fee9 	bl	8003e6c <Sensor_GetValue>
 800409a:	4680      	mov	r8, r0
 800409c:	2002      	movs	r0, #2
 800409e:	f7ff fee5 	bl	8003e6c <Sensor_GetValue>
 80040a2:	4681      	mov	r9, r0
 80040a4:	2001      	movs	r0, #1
 80040a6:	f7ff fee1 	bl	8003e6c <Sensor_GetValue>
 80040aa:	9002      	str	r0, [sp, #8]
 80040ac:	2000      	movs	r0, #0
 80040ae:	f7ff fedd 	bl	8003e6c <Sensor_GetValue>
		printf("<IR Sensor> FL: %4d, SL: %4d SR: %4d, FR: %4d\r\n",
 80040b2:	464a      	mov	r2, r9
 80040b4:	9b02      	ldr	r3, [sp, #8]
 80040b6:	9000      	str	r0, [sp, #0]
 80040b8:	4641      	mov	r1, r8
 80040ba:	4842      	ldr	r0, [pc, #264]	; (80041c4 <module_test+0x24c>)
 80040bc:	f001 fcb8 	bl	8005a30 <iprintf>
				IMU_GetAccel_X(), IMU_GetGyro_Z()); line++;
 80040c0:	f7ff fd88 	bl	8003bd4 <IMU_GetAccel_X>
 80040c4:	ed8d 0a03 	vstr	s0, [sp, #12]
 80040c8:	f7ff fda0 	bl	8003c0c <IMU_GetGyro_Z>
		printf("<IMU> Accel_X: %5.3f[m/s^2], Gyro_Z: %6.3f[rad/s]\r\n",
 80040cc:	9803      	ldr	r0, [sp, #12]
				IMU_GetAccel_X(), IMU_GetGyro_Z()); line++;
 80040ce:	ed8d 0a02 	vstr	s0, [sp, #8]
		printf("<IMU> Accel_X: %5.3f[m/s^2], Gyro_Z: %6.3f[rad/s]\r\n",
 80040d2:	f7fc fa61 	bl	8000598 <__aeabi_f2d>
 80040d6:	ed9d 0a02 	vldr	s0, [sp, #8]
 80040da:	4680      	mov	r8, r0
 80040dc:	ee10 0a10 	vmov	r0, s0
 80040e0:	4689      	mov	r9, r1
 80040e2:	f7fc fa59 	bl	8000598 <__aeabi_f2d>
 80040e6:	4642      	mov	r2, r8
 80040e8:	e9cd 0100 	strd	r0, r1, [sp]
 80040ec:	464b      	mov	r3, r9
 80040ee:	4836      	ldr	r0, [pc, #216]	; (80041c8 <module_test+0x250>)
 80040f0:	f001 fc9e 	bl	8005a30 <iprintf>

		// [^Duty
		key = Communication_TerminalRecv();
 80040f4:	f7ff fb3e 	bl	8003774 <Communication_TerminalRecv>
		switch( key ) {
 80040f8:	2839      	cmp	r0, #57	; 0x39
 80040fa:	d04d      	beq.n	8004198 <module_test+0x220>
 80040fc:	d826      	bhi.n	800414c <module_test+0x1d4>
 80040fe:	2832      	cmp	r0, #50	; 0x32
 8004100:	d03d      	beq.n	800417e <module_test+0x206>
 8004102:	d81c      	bhi.n	800413e <module_test+0x1c6>
 8004104:	281b      	cmp	r0, #27
 8004106:	d04b      	beq.n	80041a0 <module_test+0x228>
 8004108:	2831      	cmp	r0, #49	; 0x31
 800410a:	d033      	beq.n	8004174 <module_test+0x1fc>
			case 'r': // reset
				duty_l = duty_r = 0;
				break;
			case 0x1b: goto END; // [esc] exit
		}
		Motor_SetDuty_Left(duty_l);
 800410c:	4628      	mov	r0, r5
 800410e:	f000 f889 	bl	8004224 <Motor_SetDuty_Left>
		Motor_SetDuty_Right(duty_r);
 8004112:	4620      	mov	r0, r4
 8004114:	f000 f8c6 	bl	80042a4 <Motor_SetDuty_Right>

		fflush(stdout);
 8004118:	4b2c      	ldr	r3, [pc, #176]	; (80041cc <module_test+0x254>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6898      	ldr	r0, [r3, #8]
 800411e:	f000 fe67 	bl	8004df0 <fflush>
		HAL_Delay(500);
 8004122:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004126:	f7fd f849 	bl	80011bc <HAL_Delay>
		// NA
		printf("%c[0J", 0x1b);
 800412a:	211b      	movs	r1, #27
 800412c:	4828      	ldr	r0, [pc, #160]	; (80041d0 <module_test+0x258>)
 800412e:	f001 fc7f 	bl	8005a30 <iprintf>
		printf("%c[%dA", 0x1b, line);
 8004132:	4632      	mov	r2, r6
 8004134:	211b      	movs	r1, #27
 8004136:	4827      	ldr	r0, [pc, #156]	; (80041d4 <module_test+0x25c>)
 8004138:	f001 fc7a 	bl	8005a30 <iprintf>
		printf("<Boot Time> %8.3f[s]\r\n", Interrupt_GetBootTime()); line++;
 800413c:	e72d      	b.n	8003f9a <module_test+0x22>
		switch( key ) {
 800413e:	2837      	cmp	r0, #55	; 0x37
 8004140:	d021      	beq.n	8004186 <module_test+0x20e>
 8004142:	d825      	bhi.n	8004190 <module_test+0x218>
 8004144:	2833      	cmp	r0, #51	; 0x33
 8004146:	d1e1      	bne.n	800410c <module_test+0x194>
			case '3': duty_l += 100; break;
 8004148:	3564      	adds	r5, #100	; 0x64
 800414a:	e014      	b.n	8004176 <module_test+0x1fe>
		switch( key ) {
 800414c:	2871      	cmp	r0, #113	; 0x71
 800414e:	d014      	beq.n	800417a <module_test+0x202>
 8004150:	d807      	bhi.n	8004162 <module_test+0x1ea>
 8004152:	2869      	cmp	r0, #105	; 0x69
 8004154:	d01e      	beq.n	8004194 <module_test+0x21c>
 8004156:	286f      	cmp	r0, #111	; 0x6f
 8004158:	d020      	beq.n	800419c <module_test+0x224>
 800415a:	2865      	cmp	r0, #101	; 0x65
 800415c:	d1d6      	bne.n	800410c <module_test+0x194>
			case 'e': duty_l -= 100; break;
 800415e:	3d64      	subs	r5, #100	; 0x64
 8004160:	e009      	b.n	8004176 <module_test+0x1fe>
		switch( key ) {
 8004162:	2875      	cmp	r0, #117	; 0x75
 8004164:	d012      	beq.n	800418c <module_test+0x214>
 8004166:	2877      	cmp	r0, #119	; 0x77
 8004168:	d00b      	beq.n	8004182 <module_test+0x20a>
 800416a:	2872      	cmp	r0, #114	; 0x72
 800416c:	d1ce      	bne.n	800410c <module_test+0x194>
				duty_l = duty_r = 0;
 800416e:	2400      	movs	r4, #0
 8004170:	4625      	mov	r5, r4
 8004172:	e7cb      	b.n	800410c <module_test+0x194>
			case '1': duty_l += 1; 	 break;
 8004174:	3501      	adds	r5, #1
			case 'q': duty_l -= 1; 	 break;
 8004176:	b22d      	sxth	r5, r5
 8004178:	e7c8      	b.n	800410c <module_test+0x194>
 800417a:	3d01      	subs	r5, #1
 800417c:	e7fb      	b.n	8004176 <module_test+0x1fe>
			case '2': duty_l += 10;  break;
 800417e:	350a      	adds	r5, #10
 8004180:	e7f9      	b.n	8004176 <module_test+0x1fe>
			case 'w': duty_l -= 10;  break;
 8004182:	3d0a      	subs	r5, #10
 8004184:	e7f7      	b.n	8004176 <module_test+0x1fe>
			case '7': duty_r += 1; 	 break;
 8004186:	3401      	adds	r4, #1
			case 'o': duty_r -= 100; break;
 8004188:	b224      	sxth	r4, r4
 800418a:	e7bf      	b.n	800410c <module_test+0x194>
			case 'u': duty_r -= 1; 	 break;
 800418c:	3c01      	subs	r4, #1
 800418e:	e7fb      	b.n	8004188 <module_test+0x210>
			case '8': duty_r += 10;  break;
 8004190:	340a      	adds	r4, #10
 8004192:	e7f9      	b.n	8004188 <module_test+0x210>
			case 'i': duty_r -= 10;  break;
 8004194:	3c0a      	subs	r4, #10
 8004196:	e7f7      	b.n	8004188 <module_test+0x210>
			case '9': duty_r += 100; break;
 8004198:	3464      	adds	r4, #100	; 0x64
 800419a:	e7f5      	b.n	8004188 <module_test+0x210>
			case 'o': duty_r -= 100; break;
 800419c:	3c64      	subs	r4, #100	; 0x64
 800419e:	e7f3      	b.n	8004188 <module_test+0x210>
	}
	END:;
	Motor_StopPWM();
}
 80041a0:	b005      	add	sp, #20
 80041a2:	ecbd 8b04 	vpop	{d8-d9}
 80041a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	Motor_StopPWM();
 80041aa:	f000 b82f 	b.w	800420c <Motor_StopPWM>
 80041ae:	bf00      	nop
 80041b0:	08007569 	.word	0x08007569
 80041b4:	40490fda 	.word	0x40490fda
 80041b8:	43340000 	.word	0x43340000
 80041bc:	08007592 	.word	0x08007592
 80041c0:	080075bc 	.word	0x080075bc
 80041c4:	080075d1 	.word	0x080075d1
 80041c8:	08007601 	.word	0x08007601
 80041cc:	20000010 	.word	0x20000010
 80041d0:	08007635 	.word	0x08007635
 80041d4:	0800763b 	.word	0x0800763b
 80041d8:	08007528 	.word	0x08007528
 80041dc:	0800753f 	.word	0x0800753f

080041e0 <Motor_Initialize>:

/* ---------------------------------------------------------------
	[^p^C}[Jn
--------------------------------------------------------------- */
void Motor_Initialize( void )
{
 80041e0:	b510      	push	{r4, lr}
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80041e2:	4c09      	ldr	r4, [pc, #36]	; (8004208 <Motor_Initialize+0x28>)
 80041e4:	2100      	movs	r1, #0
 80041e6:	4620      	mov	r0, r4
 80041e8:	f7fe fdda 	bl	8002da0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 80041ec:	2104      	movs	r1, #4
 80041ee:	4620      	mov	r0, r4
 80041f0:	f7fe fdd6 	bl	8002da0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 80041f4:	2108      	movs	r1, #8
 80041f6:	4620      	mov	r0, r4
 80041f8:	f7fe fdd2 	bl	8002da0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80041fc:	4620      	mov	r0, r4
 80041fe:	210c      	movs	r1, #12
}
 8004200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8004204:	f7fe bdcc 	b.w	8002da0 <HAL_TIM_PWM_Start>
 8004208:	20000514 	.word	0x20000514

0800420c <Motor_StopPWM>:
/* ---------------------------------------------------------------
	[^]~
--------------------------------------------------------------- */
void Motor_StopPWM( void )
{
	MOT_SET_COMPARE_L_FORWARD( 0xffff );
 800420c:	4b04      	ldr	r3, [pc, #16]	; (8004220 <Motor_StopPWM+0x14>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004214:	639a      	str	r2, [r3, #56]	; 0x38
	MOT_SET_COMPARE_L_REVERSE( 0xffff );
 8004216:	635a      	str	r2, [r3, #52]	; 0x34
	MOT_SET_COMPARE_R_FORWARD( 0xffff );
 8004218:	641a      	str	r2, [r3, #64]	; 0x40
	MOT_SET_COMPARE_R_REVERSE( 0xffff );
 800421a:	63da      	str	r2, [r3, #60]	; 0x3c
 800421c:	4770      	bx	lr
 800421e:	bf00      	nop
 8004220:	20000514 	.word	0x20000514

08004224 <Motor_SetDuty_Left>:

/* ---------------------------------------------------------------
	[^wDutyi0`1000j]
--------------------------------------------------------------- */
void Motor_SetDuty_Left( int16_t duty_l )
{
 8004224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t	pulse_l;

	if( ABS(duty_l) > MOT_DUTY_MAX ) {
 8004226:	ea80 77e0 	eor.w	r7, r0, r0, asr #31
 800422a:	eba7 77e0 	sub.w	r7, r7, r0, asr #31
 800422e:	f240 35b6 	movw	r5, #950	; 0x3b6
 8004232:	42af      	cmp	r7, r5
{
 8004234:	4606      	mov	r6, r0
 8004236:	4c19      	ldr	r4, [pc, #100]	; (800429c <Motor_SetDuty_Left+0x78>)
	if( ABS(duty_l) > MOT_DUTY_MAX ) {
 8004238:	dd12      	ble.n	8004260 <Motor_SetDuty_Left+0x3c>
		pulse_l = (uint32_t)(PCLK / PWMFREQ * MOT_DUTY_MAX / 1000) - 1;
 800423a:	f7fd fe15 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 800423e:	fbb0 f0f4 	udiv	r0, r0, r4
 8004242:	4368      	muls	r0, r5
 8004244:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004248:	fbb0 f0f5 	udiv	r0, r0, r5
 800424c:	4b14      	ldr	r3, [pc, #80]	; (80042a0 <Motor_SetDuty_Left+0x7c>)
		pulse_l = (uint32_t)(PCLK / PWMFREQ * MOT_DUTY_MIN / 1000) - 1;
	} else {
		pulse_l = (uint32_t)(PCLK / PWMFREQ * ABS(duty_l) / 1000) - 1;
	}

	if( duty_l > 0 ) {
 800424e:	2e00      	cmp	r6, #0
		pulse_l = (uint32_t)(PCLK / PWMFREQ * ABS(duty_l) / 1000) - 1;
 8004250:	f100 30ff 	add.w	r0, r0, #4294967295
		MOT_SET_COMPARE_L_FORWARD( pulse_l );
 8004254:	681b      	ldr	r3, [r3, #0]
	if( duty_l > 0 ) {
 8004256:	dd19      	ble.n	800428c <Motor_SetDuty_Left+0x68>
		MOT_SET_COMPARE_L_REVERSE( 0 );
 8004258:	2200      	movs	r2, #0
		MOT_SET_COMPARE_L_FORWARD( pulse_l );
 800425a:	6398      	str	r0, [r3, #56]	; 0x38
		MOT_SET_COMPARE_L_REVERSE( 0 );
 800425c:	635a      	str	r2, [r3, #52]	; 0x34
 800425e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	} else if( ABS(duty_l) < MOT_DUTY_MIN ) {
 8004260:	f100 031d 	add.w	r3, r0, #29
 8004264:	b29b      	uxth	r3, r3
 8004266:	2b3a      	cmp	r3, #58	; 0x3a
 8004268:	d80a      	bhi.n	8004280 <Motor_SetDuty_Left+0x5c>
		pulse_l = (uint32_t)(PCLK / PWMFREQ * MOT_DUTY_MIN / 1000) - 1;
 800426a:	f7fd fdfd 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 800426e:	fbb0 f0f4 	udiv	r0, r0, r4
 8004272:	241e      	movs	r4, #30
 8004274:	4360      	muls	r0, r4
		pulse_l = (uint32_t)(PCLK / PWMFREQ * ABS(duty_l) / 1000) - 1;
 8004276:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 800427a:	fbb0 f0f4 	udiv	r0, r0, r4
 800427e:	e7e5      	b.n	800424c <Motor_SetDuty_Left+0x28>
 8004280:	f7fd fdf2 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8004284:	fbb0 f0f4 	udiv	r0, r0, r4
 8004288:	4378      	muls	r0, r7
 800428a:	e7f4      	b.n	8004276 <Motor_SetDuty_Left+0x52>
	} else if( duty_l < 0 ) {
		MOT_SET_COMPARE_L_FORWARD( 0 );
 800428c:	bf1b      	ittet	ne
 800428e:	2200      	movne	r2, #0
 8004290:	639a      	strne	r2, [r3, #56]	; 0x38
		MOT_SET_COMPARE_L_REVERSE( pulse_l );
	} else {
		MOT_SET_COMPARE_L_FORWARD( 0 );
 8004292:	639e      	streq	r6, [r3, #56]	; 0x38
		MOT_SET_COMPARE_L_REVERSE( pulse_l );
 8004294:	6358      	strne	r0, [r3, #52]	; 0x34
		MOT_SET_COMPARE_L_REVERSE( 0 );
 8004296:	bf08      	it	eq
 8004298:	635e      	streq	r6, [r3, #52]	; 0x34
 800429a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800429c:	00030d40 	.word	0x00030d40
 80042a0:	20000514 	.word	0x20000514

080042a4 <Motor_SetDuty_Right>:

/* ---------------------------------------------------------------
	E[^wDutyi0`1000j]
--------------------------------------------------------------- */
void Motor_SetDuty_Right( int16_t duty_r )
{
 80042a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t	pulse_r;

	if( ABS(duty_r) > MOT_DUTY_MAX ) {
 80042a6:	ea80 77e0 	eor.w	r7, r0, r0, asr #31
 80042aa:	eba7 77e0 	sub.w	r7, r7, r0, asr #31
 80042ae:	f240 35b6 	movw	r5, #950	; 0x3b6
 80042b2:	42af      	cmp	r7, r5
{
 80042b4:	4606      	mov	r6, r0
 80042b6:	4c19      	ldr	r4, [pc, #100]	; (800431c <Motor_SetDuty_Right+0x78>)
	if( ABS(duty_r) > MOT_DUTY_MAX ) {
 80042b8:	dd12      	ble.n	80042e0 <Motor_SetDuty_Right+0x3c>
		pulse_r = (uint32_t)(PCLK / PWMFREQ * MOT_DUTY_MAX / 1000) - 1;
 80042ba:	f7fd fdd5 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 80042be:	fbb0 f0f4 	udiv	r0, r0, r4
 80042c2:	4368      	muls	r0, r5
 80042c4:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80042c8:	fbb0 f0f5 	udiv	r0, r0, r5
 80042cc:	4b14      	ldr	r3, [pc, #80]	; (8004320 <Motor_SetDuty_Right+0x7c>)
		pulse_r = (uint32_t)(PCLK / PWMFREQ * MOT_DUTY_MIN / 1000) - 1;
	} else {
		pulse_r = (uint32_t)(PCLK / PWMFREQ * ABS(duty_r) / 1000) - 1;
	}

	if( duty_r > 0 ) {
 80042ce:	2e00      	cmp	r6, #0
		pulse_r = (uint32_t)(PCLK / PWMFREQ * ABS(duty_r) / 1000) - 1;
 80042d0:	f100 30ff 	add.w	r0, r0, #4294967295
		MOT_SET_COMPARE_R_FORWARD( pulse_r );
 80042d4:	681b      	ldr	r3, [r3, #0]
	if( duty_r > 0 ) {
 80042d6:	dd19      	ble.n	800430c <Motor_SetDuty_Right+0x68>
		MOT_SET_COMPARE_R_REVERSE( 0 );
 80042d8:	2200      	movs	r2, #0
		MOT_SET_COMPARE_R_FORWARD( pulse_r );
 80042da:	6418      	str	r0, [r3, #64]	; 0x40
		MOT_SET_COMPARE_R_REVERSE( 0 );
 80042dc:	63da      	str	r2, [r3, #60]	; 0x3c
 80042de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	} else if( ABS(duty_r) < MOT_DUTY_MIN ) {
 80042e0:	f100 031d 	add.w	r3, r0, #29
 80042e4:	b29b      	uxth	r3, r3
 80042e6:	2b3a      	cmp	r3, #58	; 0x3a
 80042e8:	d80a      	bhi.n	8004300 <Motor_SetDuty_Right+0x5c>
		pulse_r = (uint32_t)(PCLK / PWMFREQ * MOT_DUTY_MIN / 1000) - 1;
 80042ea:	f7fd fdbd 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 80042ee:	fbb0 f0f4 	udiv	r0, r0, r4
 80042f2:	241e      	movs	r4, #30
 80042f4:	4360      	muls	r0, r4
		pulse_r = (uint32_t)(PCLK / PWMFREQ * ABS(duty_r) / 1000) - 1;
 80042f6:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80042fa:	fbb0 f0f4 	udiv	r0, r0, r4
 80042fe:	e7e5      	b.n	80042cc <Motor_SetDuty_Right+0x28>
 8004300:	f7fd fdb2 	bl	8001e68 <HAL_RCC_GetPCLK2Freq>
 8004304:	fbb0 f0f4 	udiv	r0, r0, r4
 8004308:	4378      	muls	r0, r7
 800430a:	e7f4      	b.n	80042f6 <Motor_SetDuty_Right+0x52>
	} else if( duty_r < 0 ) {
		MOT_SET_COMPARE_R_FORWARD( 0 );
 800430c:	bf1b      	ittet	ne
 800430e:	2200      	movne	r2, #0
 8004310:	641a      	strne	r2, [r3, #64]	; 0x40
		MOT_SET_COMPARE_R_REVERSE( pulse_r );
	} else {
		MOT_SET_COMPARE_R_FORWARD( 0 );
 8004312:	641e      	streq	r6, [r3, #64]	; 0x40
		MOT_SET_COMPARE_R_REVERSE( pulse_r );
 8004314:	63d8      	strne	r0, [r3, #60]	; 0x3c
		MOT_SET_COMPARE_R_REVERSE( 0 );
 8004316:	bf08      	it	eq
 8004318:	63de      	streq	r6, [r3, #60]	; 0x3c
 800431a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800431c:	00030d40 	.word	0x00030d40
 8004320:	20000514 	.word	0x20000514

08004324 <MX_SPI2_Init>:

/* SPI2 init function */
void MX_SPI2_Init(void)
{

  hspi2.Instance = SPI2;
 8004324:	480f      	ldr	r0, [pc, #60]	; (8004364 <MX_SPI2_Init+0x40>)
{
 8004326:	b508      	push	{r3, lr}
  hspi2.Init.Mode = SPI_MODE_MASTER;
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8004328:	2202      	movs	r2, #2
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800432a:	4b0f      	ldr	r3, [pc, #60]	; (8004368 <MX_SPI2_Init+0x44>)
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800432c:	6102      	str	r2, [r0, #16]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800432e:	f44f 7e82 	mov.w	lr, #260	; 0x104
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004332:	2201      	movs	r2, #1
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004334:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8004338:	6142      	str	r2, [r0, #20]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800433a:	2300      	movs	r3, #0
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800433c:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004340:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004342:	60c3      	str	r3, [r0, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004344:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004346:	6203      	str	r3, [r0, #32]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004348:	2228      	movs	r2, #40	; 0x28
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800434a:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800434c:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800434e:	230a      	movs	r3, #10
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8004350:	61c2      	str	r2, [r0, #28]
  hspi2.Init.CRCPolynomial = 10;
 8004352:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8004354:	f7fd ffb0 	bl	80022b8 <HAL_SPI_Init>
 8004358:	b118      	cbz	r0, 8004362 <MX_SPI2_Init+0x3e>
  {
    Error_Handler();
  }

}
 800435a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800435e:	f7ff be09 	b.w	8003f74 <Error_Handler>
 8004362:	bd08      	pop	{r3, pc}
 8004364:	2000039c 	.word	0x2000039c
 8004368:	40003800 	.word	0x40003800

0800436c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800436c:	b570      	push	{r4, r5, r6, lr}
 800436e:	4606      	mov	r6, r0
 8004370:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004372:	2214      	movs	r2, #20
 8004374:	2100      	movs	r1, #0
 8004376:	a803      	add	r0, sp, #12
 8004378:	f000 fe3a 	bl	8004ff0 <memset>
  if(spiHandle->Instance==SPI2)
 800437c:	6832      	ldr	r2, [r6, #0]
 800437e:	4b2d      	ldr	r3, [pc, #180]	; (8004434 <HAL_SPI_MspInit+0xc8>)
 8004380:	429a      	cmp	r2, r3
 8004382:	d155      	bne.n	8004430 <HAL_SPI_MspInit+0xc4>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004384:	2500      	movs	r5, #0
 8004386:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800438a:	9501      	str	r5, [sp, #4]
 800438c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800438e:	482a      	ldr	r0, [pc, #168]	; (8004438 <HAL_SPI_MspInit+0xcc>)

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8004390:	4c2a      	ldr	r4, [pc, #168]	; (800443c <HAL_SPI_MspInit+0xd0>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004392:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004396:	641a      	str	r2, [r3, #64]	; 0x40
 8004398:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800439a:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800439e:	9201      	str	r2, [sp, #4]
 80043a0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043a2:	9502      	str	r5, [sp, #8]
 80043a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80043a6:	f042 0202 	orr.w	r2, r2, #2
 80043aa:	631a      	str	r2, [r3, #48]	; 0x30
 80043ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	9302      	str	r3, [sp, #8]
 80043b4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80043b6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80043ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043bc:	2302      	movs	r3, #2
 80043be:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043c0:	2303      	movs	r3, #3
 80043c2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043c4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80043c6:	2305      	movs	r3, #5
 80043c8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80043ca:	f7fd fb8f 	bl	8001aec <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Stream3;
 80043ce:	4b1c      	ldr	r3, [pc, #112]	; (8004440 <HAL_SPI_MspInit+0xd4>)
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043d0:	60a5      	str	r5, [r4, #8]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 80043d2:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80043da:	6123      	str	r3, [r4, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80043dc:	4620      	mov	r0, r4
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80043de:	f44f 3340 	mov.w	r3, #196608	; 0x30000
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043e2:	60e5      	str	r5, [r4, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043e4:	6165      	str	r5, [r4, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043e6:	61a5      	str	r5, [r4, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80043e8:	61e5      	str	r5, [r4, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80043ea:	6223      	str	r3, [r4, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80043ec:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80043ee:	f7fd f989 	bl	8001704 <HAL_DMA_Init>
 80043f2:	b108      	cbz	r0, 80043f8 <HAL_SPI_MspInit+0x8c>
    {
      Error_Handler();
 80043f4:	f7ff fdbe 	bl	8003f74 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80043f8:	64f4      	str	r4, [r6, #76]	; 0x4c
 80043fa:	63a6      	str	r6, [r4, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80043fc:	4c11      	ldr	r4, [pc, #68]	; (8004444 <HAL_SPI_MspInit+0xd8>)
 80043fe:	4b12      	ldr	r3, [pc, #72]	; (8004448 <HAL_SPI_MspInit+0xdc>)
 8004400:	6023      	str	r3, [r4, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004402:	2240      	movs	r2, #64	; 0x40
 8004404:	60a2      	str	r2, [r4, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004406:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800440a:	2300      	movs	r3, #0
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800440c:	6122      	str	r2, [r4, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800440e:	4620      	mov	r0, r4
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004410:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8004414:	6063      	str	r3, [r4, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004416:	60e3      	str	r3, [r4, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004418:	6163      	str	r3, [r4, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800441a:	61a3      	str	r3, [r4, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 800441c:	61e3      	str	r3, [r4, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800441e:	6222      	str	r2, [r4, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004420:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004422:	f7fd f96f 	bl	8001704 <HAL_DMA_Init>
 8004426:	b108      	cbz	r0, 800442c <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 8004428:	f7ff fda4 	bl	8003f74 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 800442c:	64b4      	str	r4, [r6, #72]	; 0x48
 800442e:	63a6      	str	r6, [r4, #56]	; 0x38

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004430:	b008      	add	sp, #32
 8004432:	bd70      	pop	{r4, r5, r6, pc}
 8004434:	40003800 	.word	0x40003800
 8004438:	40020400 	.word	0x40020400
 800443c:	200003f4 	.word	0x200003f4
 8004440:	40026058 	.word	0x40026058
 8004444:	20000454 	.word	0x20000454
 8004448:	40026070 	.word	0x40026070

0800444c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800444c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800444e:	4b0c      	ldr	r3, [pc, #48]	; (8004480 <HAL_MspInit+0x34>)
 8004450:	2100      	movs	r1, #0
 8004452:	9100      	str	r1, [sp, #0]
 8004454:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004456:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800445a:	645a      	str	r2, [r3, #68]	; 0x44
 800445c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800445e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004462:	9200      	str	r2, [sp, #0]
 8004464:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004466:	9101      	str	r1, [sp, #4]
 8004468:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800446a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800446e:	641a      	str	r2, [r3, #64]	; 0x40
 8004470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004476:	9301      	str	r3, [sp, #4]
 8004478:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800447a:	b002      	add	sp, #8
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	40023800 	.word	0x40023800

08004484 <NMI_Handler>:
 8004484:	4770      	bx	lr

08004486 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004486:	e7fe      	b.n	8004486 <HardFault_Handler>

08004488 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004488:	e7fe      	b.n	8004488 <MemManage_Handler>

0800448a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800448a:	e7fe      	b.n	800448a <BusFault_Handler>

0800448c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800448c:	e7fe      	b.n	800448c <UsageFault_Handler>

0800448e <SVC_Handler>:
 800448e:	4770      	bx	lr

08004490 <DebugMon_Handler>:
 8004490:	4770      	bx	lr

08004492 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004492:	4770      	bx	lr

08004494 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004494:	f7fc be80 	b.w	8001198 <HAL_IncTick>

08004498 <DMA1_Stream3_IRQHandler>:
void DMA1_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004498:	4801      	ldr	r0, [pc, #4]	; (80044a0 <DMA1_Stream3_IRQHandler+0x8>)
 800449a:	f7fd ba45 	b.w	8001928 <HAL_DMA_IRQHandler>
 800449e:	bf00      	nop
 80044a0:	200003f4 	.word	0x200003f4

080044a4 <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80044a4:	4801      	ldr	r0, [pc, #4]	; (80044ac <DMA1_Stream4_IRQHandler+0x8>)
 80044a6:	f7fd ba3f 	b.w	8001928 <HAL_DMA_IRQHandler>
 80044aa:	bf00      	nop
 80044ac:	20000454 	.word	0x20000454

080044b0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80044b0:	4801      	ldr	r0, [pc, #4]	; (80044b8 <USART1_IRQHandler+0x8>)
 80044b2:	f7fe bfa5 	b.w	8003400 <HAL_UART_IRQHandler>
 80044b6:	bf00      	nop
 80044b8:	20000774 	.word	0x20000774

080044bc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80044bc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80044be:	4805      	ldr	r0, [pc, #20]	; (80044d4 <TIM6_DAC_IRQHandler+0x18>)
 80044c0:	f7fe f9a2 	bl	8002808 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */
  	Interrupt_PreProcess();
 80044c4:	f7ff fbcc 	bl	8003c60 <Interrupt_PreProcess>
  	Interrupt_Main();
 80044c8:	f7ff fbc2 	bl	8003c50 <Interrupt_Main>
  	Interrupt_PostProcess();
  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80044cc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  	Interrupt_PostProcess();
 80044d0:	f7ff bbfc 	b.w	8003ccc <Interrupt_PostProcess>
 80044d4:	200005f4 	.word	0x200005f4

080044d8 <DMA2_Stream0_IRQHandler>:
void DMA2_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80044d8:	4801      	ldr	r0, [pc, #4]	; (80044e0 <DMA2_Stream0_IRQHandler+0x8>)
 80044da:	f7fd ba25 	b.w	8001928 <HAL_DMA_IRQHandler>
 80044de:	bf00      	nop
 80044e0:	200002ac 	.word	0x200002ac

080044e4 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 80044e4:	4801      	ldr	r0, [pc, #4]	; (80044ec <DMA2_Stream1_IRQHandler+0x8>)
 80044e6:	f7fd ba1f 	b.w	8001928 <HAL_DMA_IRQHandler>
 80044ea:	bf00      	nop
 80044ec:	200004b4 	.word	0x200004b4

080044f0 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch2);
 80044f0:	4801      	ldr	r0, [pc, #4]	; (80044f8 <DMA2_Stream2_IRQHandler+0x8>)
 80044f2:	f7fd ba19 	b.w	8001928 <HAL_DMA_IRQHandler>
 80044f6:	bf00      	nop
 80044f8:	20000554 	.word	0x20000554

080044fc <DMA2_Stream5_IRQHandler>:
void DMA2_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80044fc:	4801      	ldr	r0, [pc, #4]	; (8004504 <DMA2_Stream5_IRQHandler+0x8>)
 80044fe:	f7fd ba13 	b.w	8001928 <HAL_DMA_IRQHandler>
 8004502:	bf00      	nop
 8004504:	20000714 	.word	0x20000714

08004508 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004508:	4801      	ldr	r0, [pc, #4]	; (8004510 <DMA2_Stream7_IRQHandler+0x8>)
 800450a:	f7fd ba0d 	b.w	8001928 <HAL_DMA_IRQHandler>
 800450e:	bf00      	nop
 8004510:	200006b4 	.word	0x200006b4

08004514 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8004514:	b570      	push	{r4, r5, r6, lr}
 8004516:	460e      	mov	r6, r1
 8004518:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800451a:	460c      	mov	r4, r1
 800451c:	1ba3      	subs	r3, r4, r6
 800451e:	429d      	cmp	r5, r3
 8004520:	dc01      	bgt.n	8004526 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8004522:	4628      	mov	r0, r5
 8004524:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8004526:	f7ff f9b9 	bl	800389c <__io_getchar>
 800452a:	f804 0b01 	strb.w	r0, [r4], #1
 800452e:	e7f5      	b.n	800451c <_read+0x8>

08004530 <_write>:

int _write(int file, char *ptr, int len)
{
 8004530:	b570      	push	{r4, r5, r6, lr}
 8004532:	460e      	mov	r6, r1
 8004534:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004536:	460c      	mov	r4, r1
 8004538:	1ba3      	subs	r3, r4, r6
 800453a:	429d      	cmp	r5, r3
 800453c:	dc01      	bgt.n	8004542 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 800453e:	4628      	mov	r0, r5
 8004540:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 8004542:	f814 0b01 	ldrb.w	r0, [r4], #1
 8004546:	f7ff f9a3 	bl	8003890 <__io_putchar>
 800454a:	e7f5      	b.n	8004538 <_write+0x8>

0800454c <_sbrk>:

caddr_t _sbrk(int incr)
{
 800454c:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800454e:	4b0a      	ldr	r3, [pc, #40]	; (8004578 <_sbrk+0x2c>)
 8004550:	6819      	ldr	r1, [r3, #0]
{
 8004552:	4602      	mov	r2, r0
	if (heap_end == 0)
 8004554:	b909      	cbnz	r1, 800455a <_sbrk+0xe>
		heap_end = &end;
 8004556:	4909      	ldr	r1, [pc, #36]	; (800457c <_sbrk+0x30>)
 8004558:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800455a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800455c:	4669      	mov	r1, sp
 800455e:	4402      	add	r2, r0
 8004560:	428a      	cmp	r2, r1
 8004562:	d906      	bls.n	8004572 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004564:	f000 fb8c 	bl	8004c80 <__errno>
 8004568:	230c      	movs	r3, #12
 800456a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800456c:	f04f 30ff 	mov.w	r0, #4294967295
 8004570:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8004572:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8004574:	bd08      	pop	{r3, pc}
 8004576:	bf00      	nop
 8004578:	20000254 	.word	0x20000254
 800457c:	200007b8 	.word	0x200007b8

08004580 <_close>:

int _close(int file)
{
	return -1;
}
 8004580:	f04f 30ff 	mov.w	r0, #4294967295
 8004584:	4770      	bx	lr

08004586 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004586:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800458a:	604b      	str	r3, [r1, #4]
	return 0;
}
 800458c:	2000      	movs	r0, #0
 800458e:	4770      	bx	lr

08004590 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004590:	2001      	movs	r0, #1
 8004592:	4770      	bx	lr

08004594 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004594:	2000      	movs	r0, #0
 8004596:	4770      	bx	lr

08004598 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004598:	490f      	ldr	r1, [pc, #60]	; (80045d8 <SystemInit+0x40>)
 800459a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800459e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80045a6:	4b0d      	ldr	r3, [pc, #52]	; (80045dc <SystemInit+0x44>)
 80045a8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80045aa:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80045ac:	f042 0201 	orr.w	r2, r2, #1
 80045b0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80045b2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80045ba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80045be:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80045c0:	4a07      	ldr	r2, [pc, #28]	; (80045e0 <SystemInit+0x48>)
 80045c2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045ca:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80045cc:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80045ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80045d2:	608b      	str	r3, [r1, #8]
 80045d4:	4770      	bx	lr
 80045d6:	bf00      	nop
 80045d8:	e000ed00 	.word	0xe000ed00
 80045dc:	40023800 	.word	0x40023800
 80045e0:	24003010 	.word	0x24003010

080045e4 <MX_TIM1_Init>:
DMA_HandleTypeDef hdma_tim1_ch1;
DMA_HandleTypeDef hdma_tim1_ch2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80045e4:	b510      	push	{r4, lr}
 80045e6:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80045e8:	2210      	movs	r2, #16
 80045ea:	2100      	movs	r1, #0
 80045ec:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045ee:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80045f0:	f000 fcfe 	bl	8004ff0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80045f4:	221c      	movs	r2, #28
 80045f6:	4621      	mov	r1, r4
 80045f8:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045fc:	9401      	str	r4, [sp, #4]
 80045fe:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004600:	f000 fcf6 	bl	8004ff0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004604:	2220      	movs	r2, #32
 8004606:	4621      	mov	r1, r4
 8004608:	a80e      	add	r0, sp, #56	; 0x38
 800460a:	f000 fcf1 	bl	8004ff0 <memset>

  htim1.Instance = TIM1;
 800460e:	4832      	ldr	r0, [pc, #200]	; (80046d8 <MX_TIM1_Init+0xf4>)
 8004610:	4b32      	ldr	r3, [pc, #200]	; (80046dc <MX_TIM1_Init+0xf8>)
  htim1.Init.Prescaler = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004612:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 0;
 8004614:	e880 0018 	stmia.w	r0, {r3, r4}
  htim1.Init.Period = 32000-1;
 8004618:	f647 43ff 	movw	r3, #31999	; 0x7cff
 800461c:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800461e:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8004620:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004622:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004624:	f7fe f9f8 	bl	8002a18 <HAL_TIM_Base_Init>
 8004628:	b108      	cbz	r0, 800462e <MX_TIM1_Init+0x4a>
  {
    Error_Handler();
 800462a:	f7ff fca3 	bl	8003f74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800462e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004632:	a903      	add	r1, sp, #12
 8004634:	4828      	ldr	r0, [pc, #160]	; (80046d8 <MX_TIM1_Init+0xf4>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004636:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004638:	f7fe fb10 	bl	8002c5c <HAL_TIM_ConfigClockSource>
 800463c:	b108      	cbz	r0, 8004642 <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 800463e:	f7ff fc99 	bl	8003f74 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004642:	4825      	ldr	r0, [pc, #148]	; (80046d8 <MX_TIM1_Init+0xf4>)
 8004644:	f7fe fa02 	bl	8002a4c <HAL_TIM_PWM_Init>
 8004648:	b108      	cbz	r0, 800464e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800464a:	f7ff fc93 	bl	8003f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800464e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004650:	a901      	add	r1, sp, #4
 8004652:	4821      	ldr	r0, [pc, #132]	; (80046d8 <MX_TIM1_Init+0xf4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004654:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004656:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004658:	f7fe fbc2 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 800465c:	b108      	cbz	r0, 8004662 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800465e:	f7ff fc89 	bl	8003f74 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004662:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 2-1;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004664:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004666:	9307      	str	r3, [sp, #28]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004668:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 2-1;
 800466a:	2301      	movs	r3, #1
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800466c:	481a      	ldr	r0, [pc, #104]	; (80046d8 <MX_TIM1_Init+0xf4>)
  sConfigOC.Pulse = 2-1;
 800466e:	9308      	str	r3, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004670:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004672:	920a      	str	r2, [sp, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004674:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004676:	920c      	str	r2, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004678:	920d      	str	r2, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800467a:	f7fe fa83 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 800467e:	b108      	cbz	r0, 8004684 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8004680:	f7ff fc78 	bl	8003f74 <Error_Handler>
  }
  sConfigOC.Pulse = 2402-1;
 8004684:	f640 1361 	movw	r3, #2401	; 0x961
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004688:	2204      	movs	r2, #4
 800468a:	a907      	add	r1, sp, #28
 800468c:	4812      	ldr	r0, [pc, #72]	; (80046d8 <MX_TIM1_Init+0xf4>)
  sConfigOC.Pulse = 2402-1;
 800468e:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004690:	f7fe fa78 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004694:	b108      	cbz	r0, 800469a <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8004696:	f7ff fc6d 	bl	8003f74 <Error_Handler>
  }
  sConfigOC.Pulse = 1922-1;
 800469a:	f240 7381 	movw	r3, #1921	; 0x781
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800469e:	2208      	movs	r2, #8
 80046a0:	a907      	add	r1, sp, #28
 80046a2:	480d      	ldr	r0, [pc, #52]	; (80046d8 <MX_TIM1_Init+0xf4>)
  sConfigOC.Pulse = 1922-1;
 80046a4:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80046a6:	f7fe fa6d 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 80046aa:	b108      	cbz	r0, 80046b0 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 80046ac:	f7ff fc62 	bl	8003f74 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80046b0:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80046b6:	a90e      	add	r1, sp, #56	; 0x38
 80046b8:	4807      	ldr	r0, [pc, #28]	; (80046d8 <MX_TIM1_Init+0xf4>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80046ba:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80046bc:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80046be:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = 0;
 80046c0:	9311      	str	r3, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80046c2:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046c4:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80046c6:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80046c8:	f7fe fba8 	bl	8002e1c <HAL_TIMEx_ConfigBreakDeadTime>
 80046cc:	b108      	cbz	r0, 80046d2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 80046ce:	f7ff fc51 	bl	8003f74 <Error_Handler>
  }

}
 80046d2:	b016      	add	sp, #88	; 0x58
 80046d4:	bd10      	pop	{r4, pc}
 80046d6:	bf00      	nop
 80046d8:	20000634 	.word	0x20000634
 80046dc:	40010000 	.word	0x40010000

080046e0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80046e0:	b510      	push	{r4, lr}
 80046e2:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 80046e4:	2100      	movs	r1, #0
 80046e6:	2224      	movs	r2, #36	; 0x24
 80046e8:	a803      	add	r0, sp, #12
 80046ea:	f000 fc81 	bl	8004ff0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim2.Instance = TIM2;
 80046ee:	4812      	ldr	r0, [pc, #72]	; (8004738 <MX_TIM2_Init+0x58>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80046f0:	2400      	movs	r4, #0
  htim2.Instance = TIM2;
 80046f2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
 80046f6:	e880 0018 	stmia.w	r0, {r3, r4}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 65535;
 80046fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80046fe:	60c3      	str	r3, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004700:	2303      	movs	r3, #3
 8004702:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8004704:	a903      	add	r1, sp, #12
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004706:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004708:	9401      	str	r4, [sp, #4]
 800470a:	9402      	str	r4, [sp, #8]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800470c:	6084      	str	r4, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800470e:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004710:	6184      	str	r4, [r0, #24]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004712:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004714:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8004716:	f7fe f9b3 	bl	8002a80 <HAL_TIM_Encoder_Init>
 800471a:	b108      	cbz	r0, 8004720 <MX_TIM2_Init+0x40>
  {
    Error_Handler();
 800471c:	f7ff fc2a 	bl	8003f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004720:	a901      	add	r1, sp, #4
 8004722:	4805      	ldr	r0, [pc, #20]	; (8004738 <MX_TIM2_Init+0x58>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004724:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004726:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004728:	f7fe fb5a 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 800472c:	b108      	cbz	r0, 8004732 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800472e:	f7ff fc21 	bl	8003f74 <Error_Handler>
  }

}
 8004732:	b00c      	add	sp, #48	; 0x30
 8004734:	bd10      	pop	{r4, pc}
 8004736:	bf00      	nop
 8004738:	20000674 	.word	0x20000674

0800473c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800473c:	b510      	push	{r4, lr}
 800473e:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8004740:	2100      	movs	r1, #0
 8004742:	2224      	movs	r2, #36	; 0x24
 8004744:	a803      	add	r0, sp, #12
 8004746:	f000 fc53 	bl	8004ff0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim3.Instance = TIM3;
 800474a:	4811      	ldr	r0, [pc, #68]	; (8004790 <MX_TIM3_Init+0x54>)
 800474c:	4b11      	ldr	r3, [pc, #68]	; (8004794 <MX_TIM3_Init+0x58>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800474e:	2400      	movs	r4, #0
  htim3.Init.Prescaler = 0;
 8004750:	e880 0018 	stmia.w	r0, {r3, r4}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 65535;
 8004754:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004758:	60c3      	str	r3, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800475a:	2303      	movs	r3, #3
 800475c:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800475e:	a903      	add	r1, sp, #12
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004760:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004762:	9401      	str	r4, [sp, #4]
 8004764:	9402      	str	r4, [sp, #8]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004766:	6084      	str	r4, [r0, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004768:	6104      	str	r4, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800476a:	6184      	str	r4, [r0, #24]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800476c:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800476e:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004770:	f7fe f986 	bl	8002a80 <HAL_TIM_Encoder_Init>
 8004774:	b108      	cbz	r0, 800477a <MX_TIM3_Init+0x3e>
  {
    Error_Handler();
 8004776:	f7ff fbfd 	bl	8003f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800477a:	a901      	add	r1, sp, #4
 800477c:	4804      	ldr	r0, [pc, #16]	; (8004790 <MX_TIM3_Init+0x54>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800477e:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004780:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004782:	f7fe fb2d 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 8004786:	b108      	cbz	r0, 800478c <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8004788:	f7ff fbf4 	bl	8003f74 <Error_Handler>
  }

}
 800478c:	b00c      	add	sp, #48	; 0x30
 800478e:	bd10      	pop	{r4, pc}
 8004790:	200005b4 	.word	0x200005b4
 8004794:	40000400 	.word	0x40000400

08004798 <MX_TIM6_Init>:
  HAL_TIM_MspPostInit(&htim4);

}
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004798:	b513      	push	{r0, r1, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
  htim6.Init.Prescaler = 4;
 800479a:	4a0e      	ldr	r2, [pc, #56]	; (80047d4 <MX_TIM6_Init+0x3c>)
  htim6.Instance = TIM6;
 800479c:	480e      	ldr	r0, [pc, #56]	; (80047d8 <MX_TIM6_Init+0x40>)
  htim6.Init.Prescaler = 4;
 800479e:	2304      	movs	r3, #4
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047a0:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 4;
 80047a2:	e880 000c 	stmia.w	r0, {r2, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 24000;
 80047a6:	f645 53c0 	movw	r3, #24000	; 0x5dc0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047aa:	9400      	str	r4, [sp, #0]
 80047ac:	9401      	str	r4, [sp, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047ae:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = 24000;
 80047b0:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047b2:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80047b4:	f7fe f930 	bl	8002a18 <HAL_TIM_Base_Init>
 80047b8:	b108      	cbz	r0, 80047be <MX_TIM6_Init+0x26>
  {
    Error_Handler();
 80047ba:	f7ff fbdb 	bl	8003f74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80047be:	4669      	mov	r1, sp
 80047c0:	4805      	ldr	r0, [pc, #20]	; (80047d8 <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047c2:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047c4:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80047c6:	f7fe fb0b 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 80047ca:	b108      	cbz	r0, 80047d0 <MX_TIM6_Init+0x38>
  {
    Error_Handler();
 80047cc:	f7ff fbd2 	bl	8003f74 <Error_Handler>
  }

}
 80047d0:	b002      	add	sp, #8
 80047d2:	bd10      	pop	{r4, pc}
 80047d4:	40001000 	.word	0x40001000
 80047d8:	200005f4 	.word	0x200005f4

080047dc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80047dc:	b530      	push	{r4, r5, lr}

  if(tim_baseHandle->Instance==TIM1)
 80047de:	6803      	ldr	r3, [r0, #0]
 80047e0:	4a3e      	ldr	r2, [pc, #248]	; (80048dc <HAL_TIM_Base_MspInit+0x100>)
 80047e2:	4293      	cmp	r3, r2
{
 80047e4:	b085      	sub	sp, #20
 80047e6:	4605      	mov	r5, r0
  if(tim_baseHandle->Instance==TIM1)
 80047e8:	d150      	bne.n	800488c <HAL_TIM_Base_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80047ea:	2300      	movs	r3, #0
 80047ec:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 80047f0:	9301      	str	r3, [sp, #4]
 80047f2:	6c51      	ldr	r1, [r2, #68]	; 0x44
  
    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream1;
 80047f4:	4c3a      	ldr	r4, [pc, #232]	; (80048e0 <HAL_TIM_Base_MspInit+0x104>)
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80047f6:	483b      	ldr	r0, [pc, #236]	; (80048e4 <HAL_TIM_Base_MspInit+0x108>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 80047f8:	f041 0101 	orr.w	r1, r1, #1
 80047fc:	6451      	str	r1, [r2, #68]	; 0x44
 80047fe:	6c52      	ldr	r2, [r2, #68]	; 0x44
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004800:	60e3      	str	r3, [r4, #12]
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004802:	f002 0201 	and.w	r2, r2, #1
 8004806:	9201      	str	r2, [sp, #4]
 8004808:	9a01      	ldr	r2, [sp, #4]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800480a:	6263      	str	r3, [r4, #36]	; 0x24
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800480c:	2240      	movs	r2, #64	; 0x40
 800480e:	f04f 6140 	mov.w	r1, #201326592	; 0xc000000
 8004812:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004816:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800481a:	6122      	str	r2, [r4, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800481c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004820:	6162      	str	r2, [r4, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004822:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004826:	61a2      	str	r2, [r4, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8004828:	f44f 7280 	mov.w	r2, #256	; 0x100
 800482c:	61e2      	str	r2, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800482e:	4620      	mov	r0, r4
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004830:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004834:	6222      	str	r2, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8004836:	f7fc ff65 	bl	8001704 <HAL_DMA_Init>
 800483a:	b108      	cbz	r0, 8004840 <HAL_TIM_Base_MspInit+0x64>
    {
      Error_Handler();
 800483c:	f7ff fb9a 	bl	8003f74 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8004840:	626c      	str	r4, [r5, #36]	; 0x24
 8004842:	63a5      	str	r5, [r4, #56]	; 0x38

    /* TIM1_CH2 Init */
    hdma_tim1_ch2.Instance = DMA2_Stream2;
 8004844:	4c28      	ldr	r4, [pc, #160]	; (80048e8 <HAL_TIM_Base_MspInit+0x10c>)
    hdma_tim1_ch2.Init.Channel = DMA_CHANNEL_6;
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004846:	4b29      	ldr	r3, [pc, #164]	; (80048ec <HAL_TIM_Base_MspInit+0x110>)
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8004848:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800484c:	6122      	str	r2, [r4, #16]
    hdma_tim1_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800484e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004852:	6162      	str	r2, [r4, #20]
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004854:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004858:	f04f 6c40 	mov.w	ip, #201326592	; 0xc000000
 800485c:	f04f 0e40 	mov.w	lr, #64	; 0x40
    hdma_tim1_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004860:	61a2      	str	r2, [r4, #24]
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 8004862:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_tim1_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004866:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_tim1_ch2.Init.Mode = DMA_CIRCULAR;
 800486a:	61e2      	str	r2, [r4, #28]
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800486c:	2300      	movs	r3, #0
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800486e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    hdma_tim1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 8004872:	4620      	mov	r0, r4
    hdma_tim1_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004874:	60e3      	str	r3, [r4, #12]
    hdma_tim1_ch2.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004876:	6222      	str	r2, [r4, #32]
    hdma_tim1_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004878:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch2) != HAL_OK)
 800487a:	f7fc ff43 	bl	8001704 <HAL_DMA_Init>
 800487e:	b108      	cbz	r0, 8004884 <HAL_TIM_Base_MspInit+0xa8>
    {
      Error_Handler();
 8004880:	f7ff fb78 	bl	8003f74 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC2],hdma_tim1_ch2);
 8004884:	62ac      	str	r4, [r5, #40]	; 0x28
 8004886:	63a5      	str	r5, [r4, #56]	; 0x38
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8004888:	b005      	add	sp, #20
 800488a:	bd30      	pop	{r4, r5, pc}
  else if(tim_baseHandle->Instance==TIM4)
 800488c:	4a18      	ldr	r2, [pc, #96]	; (80048f0 <HAL_TIM_Base_MspInit+0x114>)
 800488e:	4293      	cmp	r3, r2
 8004890:	d10c      	bne.n	80048ac <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004892:	2300      	movs	r3, #0
 8004894:	9302      	str	r3, [sp, #8]
 8004896:	4b17      	ldr	r3, [pc, #92]	; (80048f4 <HAL_TIM_Base_MspInit+0x118>)
 8004898:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800489a:	f042 0204 	orr.w	r2, r2, #4
 800489e:	641a      	str	r2, [r3, #64]	; 0x40
 80048a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a2:	f003 0304 	and.w	r3, r3, #4
 80048a6:	9302      	str	r3, [sp, #8]
 80048a8:	9b02      	ldr	r3, [sp, #8]
 80048aa:	e7ed      	b.n	8004888 <HAL_TIM_Base_MspInit+0xac>
  else if(tim_baseHandle->Instance==TIM6)
 80048ac:	4a12      	ldr	r2, [pc, #72]	; (80048f8 <HAL_TIM_Base_MspInit+0x11c>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d1ea      	bne.n	8004888 <HAL_TIM_Base_MspInit+0xac>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80048b2:	2200      	movs	r2, #0
 80048b4:	4b0f      	ldr	r3, [pc, #60]	; (80048f4 <HAL_TIM_Base_MspInit+0x118>)
 80048b6:	9203      	str	r2, [sp, #12]
 80048b8:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80048ba:	f041 0110 	orr.w	r1, r1, #16
 80048be:	6419      	str	r1, [r3, #64]	; 0x40
 80048c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048c2:	f003 0310 	and.w	r3, r3, #16
 80048c6:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80048c8:	2101      	movs	r1, #1
 80048ca:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80048cc:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80048ce:	f7fc feab 	bl	8001628 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80048d2:	2036      	movs	r0, #54	; 0x36
 80048d4:	f7fc fedc 	bl	8001690 <HAL_NVIC_EnableIRQ>
}
 80048d8:	e7d6      	b.n	8004888 <HAL_TIM_Base_MspInit+0xac>
 80048da:	bf00      	nop
 80048dc:	40010000 	.word	0x40010000
 80048e0:	200004b4 	.word	0x200004b4
 80048e4:	40026428 	.word	0x40026428
 80048e8:	20000554 	.word	0x20000554
 80048ec:	40026440 	.word	0x40026440
 80048f0:	40000800 	.word	0x40000800
 80048f4:	40023800 	.word	0x40023800
 80048f8:	40001000 	.word	0x40001000

080048fc <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80048fc:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048fe:	2214      	movs	r2, #20
{
 8004900:	b08a      	sub	sp, #40	; 0x28
 8004902:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004904:	2100      	movs	r1, #0
 8004906:	eb0d 0002 	add.w	r0, sp, r2
 800490a:	f000 fb71 	bl	8004ff0 <memset>
  if(tim_encoderHandle->Instance==TIM2)
 800490e:	6823      	ldr	r3, [r4, #0]
 8004910:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004914:	d137      	bne.n	8004986 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004916:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800491a:	2400      	movs	r4, #0
 800491c:	9400      	str	r4, [sp, #0]
 800491e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004920:	4828      	ldr	r0, [pc, #160]	; (80049c4 <HAL_TIM_Encoder_MspInit+0xc8>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004922:	f042 0201 	orr.w	r2, r2, #1
 8004926:	641a      	str	r2, [r3, #64]	; 0x40
 8004928:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800492a:	f002 0201 	and.w	r2, r2, #1
 800492e:	9200      	str	r2, [sp, #0]
 8004930:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004932:	9401      	str	r4, [sp, #4]
 8004934:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004936:	f042 0201 	orr.w	r2, r2, #1
 800493a:	631a      	str	r2, [r3, #48]	; 0x30
 800493c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800493e:	f002 0201 	and.w	r2, r2, #1
 8004942:	9201      	str	r2, [sp, #4]
 8004944:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004946:	9402      	str	r4, [sp, #8]
 8004948:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800494a:	f042 0202 	orr.w	r2, r2, #2
 800494e:	631a      	str	r2, [r3, #48]	; 0x30
 8004950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004952:	f003 0302 	and.w	r3, r3, #2
 8004956:	9302      	str	r3, [sp, #8]
 8004958:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800495a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800495c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004960:	2501      	movs	r5, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004962:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004964:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004966:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004968:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800496a:	f7fd f8bf 	bl	8001aec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800496e:	2308      	movs	r3, #8
 8004970:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004972:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004974:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004976:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004978:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800497a:	a905      	add	r1, sp, #20
 800497c:	4812      	ldr	r0, [pc, #72]	; (80049c8 <HAL_TIM_Encoder_MspInit+0xcc>)
 800497e:	f7fd f8b5 	bl	8001aec <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004982:	b00a      	add	sp, #40	; 0x28
 8004984:	bd70      	pop	{r4, r5, r6, pc}
  else if(tim_encoderHandle->Instance==TIM3)
 8004986:	4a11      	ldr	r2, [pc, #68]	; (80049cc <HAL_TIM_Encoder_MspInit+0xd0>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d1fa      	bne.n	8004982 <HAL_TIM_Encoder_MspInit+0x86>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800498c:	4b10      	ldr	r3, [pc, #64]	; (80049d0 <HAL_TIM_Encoder_MspInit+0xd4>)
 800498e:	2100      	movs	r1, #0
 8004990:	9103      	str	r1, [sp, #12]
 8004992:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004994:	f042 0202 	orr.w	r2, r2, #2
 8004998:	641a      	str	r2, [r3, #64]	; 0x40
 800499a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800499c:	f002 0202 	and.w	r2, r2, #2
 80049a0:	9203      	str	r2, [sp, #12]
 80049a2:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049a4:	9104      	str	r1, [sp, #16]
 80049a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049a8:	f042 0202 	orr.w	r2, r2, #2
 80049ac:	631a      	str	r2, [r3, #48]	; 0x30
 80049ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049b0:	f003 0302 	and.w	r3, r3, #2
 80049b4:	9304      	str	r3, [sp, #16]
 80049b6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80049b8:	2330      	movs	r3, #48	; 0x30
 80049ba:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049bc:	2302      	movs	r3, #2
 80049be:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80049c0:	9309      	str	r3, [sp, #36]	; 0x24
 80049c2:	e7da      	b.n	800497a <HAL_TIM_Encoder_MspInit+0x7e>
 80049c4:	40020000 	.word	0x40020000
 80049c8:	40020400 	.word	0x40020400
 80049cc:	40000400 	.word	0x40000400
 80049d0:	40023800 	.word	0x40023800

080049d4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80049d4:	b510      	push	{r4, lr}
 80049d6:	4604      	mov	r4, r0
 80049d8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049da:	2214      	movs	r2, #20
 80049dc:	2100      	movs	r1, #0
 80049de:	a801      	add	r0, sp, #4
 80049e0:	f000 fb06 	bl	8004ff0 <memset>
  if(timHandle->Instance==TIM4)
 80049e4:	6822      	ldr	r2, [r4, #0]
 80049e6:	4b0e      	ldr	r3, [pc, #56]	; (8004a20 <HAL_TIM_MspPostInit+0x4c>)
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d117      	bne.n	8004a1c <HAL_TIM_MspPostInit+0x48>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049ec:	2300      	movs	r3, #0
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	4b0c      	ldr	r3, [pc, #48]	; (8004a24 <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Pin = Motor_R_Forward_Pin|Motor_R_Reverse_Pin|Motor_L_Forward_Pin|Motor_L_Reverse_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049f2:	480d      	ldr	r0, [pc, #52]	; (8004a28 <HAL_TIM_MspPostInit+0x54>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049f6:	f042 0202 	orr.w	r2, r2, #2
 80049fa:	631a      	str	r2, [r3, #48]	; 0x30
 80049fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049fe:	f003 0302 	and.w	r3, r3, #2
 8004a02:	9300      	str	r3, [sp, #0]
 8004a04:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = Motor_R_Forward_Pin|Motor_R_Reverse_Pin|Motor_L_Forward_Pin|Motor_L_Reverse_Pin;
 8004a06:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8004a0a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a0c:	2203      	movs	r2, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a0e:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a10:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a12:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a14:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004a16:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a18:	f7fd f868 	bl	8001aec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004a1c:	b006      	add	sp, #24
 8004a1e:	bd10      	pop	{r4, pc}
 8004a20:	40000800 	.word	0x40000800
 8004a24:	40023800 	.word	0x40023800
 8004a28:	40020400 	.word	0x40020400

08004a2c <MX_TIM4_Init>:
{
 8004a2c:	b510      	push	{r4, lr}
 8004a2e:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a30:	2210      	movs	r2, #16
 8004a32:	2100      	movs	r1, #0
 8004a34:	a803      	add	r0, sp, #12
 8004a36:	f000 fadb 	bl	8004ff0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a3a:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a3c:	221c      	movs	r2, #28
 8004a3e:	4621      	mov	r1, r4
 8004a40:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a44:	9401      	str	r4, [sp, #4]
 8004a46:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a48:	f000 fad2 	bl	8004ff0 <memset>
  htim4.Instance = TIM4;
 8004a4c:	4829      	ldr	r0, [pc, #164]	; (8004af4 <MX_TIM4_Init+0xc8>)
 8004a4e:	4b2a      	ldr	r3, [pc, #168]	; (8004af8 <MX_TIM4_Init+0xcc>)
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a50:	6084      	str	r4, [r0, #8]
  htim4.Init.Prescaler = 0;
 8004a52:	e880 0018 	stmia.w	r0, {r3, r4}
  htim4.Init.Period = 480-1;
 8004a56:	f240 13df 	movw	r3, #479	; 0x1df
 8004a5a:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a5c:	6104      	str	r4, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a5e:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004a60:	f7fd ffda 	bl	8002a18 <HAL_TIM_Base_Init>
 8004a64:	b108      	cbz	r0, 8004a6a <MX_TIM4_Init+0x3e>
    Error_Handler();
 8004a66:	f7ff fa85 	bl	8003f74 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004a6e:	a903      	add	r1, sp, #12
 8004a70:	4820      	ldr	r0, [pc, #128]	; (8004af4 <MX_TIM4_Init+0xc8>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a72:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004a74:	f7fe f8f2 	bl	8002c5c <HAL_TIM_ConfigClockSource>
 8004a78:	b108      	cbz	r0, 8004a7e <MX_TIM4_Init+0x52>
    Error_Handler();
 8004a7a:	f7ff fa7b 	bl	8003f74 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8004a7e:	481d      	ldr	r0, [pc, #116]	; (8004af4 <MX_TIM4_Init+0xc8>)
 8004a80:	f7fd ffe4 	bl	8002a4c <HAL_TIM_PWM_Init>
 8004a84:	b108      	cbz	r0, 8004a8a <MX_TIM4_Init+0x5e>
    Error_Handler();
 8004a86:	f7ff fa75 	bl	8003f74 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a8a:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004a8c:	a901      	add	r1, sp, #4
 8004a8e:	4819      	ldr	r0, [pc, #100]	; (8004af4 <MX_TIM4_Init+0xc8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a90:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a92:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004a94:	f7fe f9a4 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 8004a98:	b108      	cbz	r0, 8004a9e <MX_TIM4_Init+0x72>
    Error_Handler();
 8004a9a:	f7ff fa6b 	bl	8003f74 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8004a9e:	2370      	movs	r3, #112	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	a907      	add	r1, sp, #28
 8004aa4:	4813      	ldr	r0, [pc, #76]	; (8004af4 <MX_TIM4_Init+0xc8>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8004aa6:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8004aa8:	9408      	str	r4, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004aaa:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004aac:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004aae:	f7fe f869 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004ab2:	b108      	cbz	r0, 8004ab8 <MX_TIM4_Init+0x8c>
    Error_Handler();
 8004ab4:	f7ff fa5e 	bl	8003f74 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004ab8:	2204      	movs	r2, #4
 8004aba:	a907      	add	r1, sp, #28
 8004abc:	480d      	ldr	r0, [pc, #52]	; (8004af4 <MX_TIM4_Init+0xc8>)
 8004abe:	f7fe f861 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004ac2:	b108      	cbz	r0, 8004ac8 <MX_TIM4_Init+0x9c>
    Error_Handler();
 8004ac4:	f7ff fa56 	bl	8003f74 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004ac8:	2208      	movs	r2, #8
 8004aca:	a907      	add	r1, sp, #28
 8004acc:	4809      	ldr	r0, [pc, #36]	; (8004af4 <MX_TIM4_Init+0xc8>)
 8004ace:	f7fe f859 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004ad2:	b108      	cbz	r0, 8004ad8 <MX_TIM4_Init+0xac>
    Error_Handler();
 8004ad4:	f7ff fa4e 	bl	8003f74 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004ad8:	220c      	movs	r2, #12
 8004ada:	a907      	add	r1, sp, #28
 8004adc:	4805      	ldr	r0, [pc, #20]	; (8004af4 <MX_TIM4_Init+0xc8>)
 8004ade:	f7fe f851 	bl	8002b84 <HAL_TIM_PWM_ConfigChannel>
 8004ae2:	b108      	cbz	r0, 8004ae8 <MX_TIM4_Init+0xbc>
    Error_Handler();
 8004ae4:	f7ff fa46 	bl	8003f74 <Error_Handler>
  HAL_TIM_MspPostInit(&htim4);
 8004ae8:	4802      	ldr	r0, [pc, #8]	; (8004af4 <MX_TIM4_Init+0xc8>)
 8004aea:	f7ff ff73 	bl	80049d4 <HAL_TIM_MspPostInit>
}
 8004aee:	b00e      	add	sp, #56	; 0x38
 8004af0:	bd10      	pop	{r4, pc}
 8004af2:	bf00      	nop
 8004af4:	20000514 	.word	0x20000514
 8004af8:	40000800 	.word	0x40000800

08004afc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004afc:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8004afe:	480b      	ldr	r0, [pc, #44]	; (8004b2c <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 230400;
 8004b00:	4b0b      	ldr	r3, [pc, #44]	; (8004b30 <MX_USART1_UART_Init+0x34>)
 8004b02:	f44f 3e61 	mov.w	lr, #230400	; 0x38400
 8004b06:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b0a:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004b10:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004b12:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b14:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b16:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b18:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b1a:	f7fe faf7 	bl	800310c <HAL_UART_Init>
 8004b1e:	b118      	cbz	r0, 8004b28 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8004b20:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004b24:	f7ff ba26 	b.w	8003f74 <Error_Handler>
 8004b28:	bd08      	pop	{r3, pc}
 8004b2a:	bf00      	nop
 8004b2c:	20000774 	.word	0x20000774
 8004b30:	40011000 	.word	0x40011000

08004b34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004b34:	b570      	push	{r4, r5, r6, lr}
 8004b36:	4606      	mov	r6, r0
 8004b38:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b3a:	2214      	movs	r2, #20
 8004b3c:	2100      	movs	r1, #0
 8004b3e:	a803      	add	r0, sp, #12
 8004b40:	f000 fa56 	bl	8004ff0 <memset>
  if(uartHandle->Instance==USART1)
 8004b44:	6832      	ldr	r2, [r6, #0]
 8004b46:	4b33      	ldr	r3, [pc, #204]	; (8004c14 <HAL_UART_MspInit+0xe0>)
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d161      	bne.n	8004c10 <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b4c:	2500      	movs	r5, #0
 8004b4e:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8004b52:	9501      	str	r5, [sp, #4]
 8004b54:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b56:	4830      	ldr	r0, [pc, #192]	; (8004c18 <HAL_UART_MspInit+0xe4>)

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream5;
 8004b58:	4c30      	ldr	r4, [pc, #192]	; (8004c1c <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b5a:	f042 0210 	orr.w	r2, r2, #16
 8004b5e:	645a      	str	r2, [r3, #68]	; 0x44
 8004b60:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b62:	f002 0210 	and.w	r2, r2, #16
 8004b66:	9201      	str	r2, [sp, #4]
 8004b68:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b6a:	9502      	str	r5, [sp, #8]
 8004b6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004b6e:	f042 0201 	orr.w	r2, r2, #1
 8004b72:	631a      	str	r2, [r3, #48]	; 0x30
 8004b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	9302      	str	r3, [sp, #8]
 8004b7c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004b7e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004b82:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b84:	2302      	movs	r3, #2
 8004b86:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b8c:	2303      	movs	r3, #3
 8004b8e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b90:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b92:	2307      	movs	r3, #7
 8004b94:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b96:	f7fc ffa9 	bl	8001aec <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004b9a:	4b21      	ldr	r3, [pc, #132]	; (8004c20 <HAL_UART_MspInit+0xec>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b9c:	60a5      	str	r5, [r4, #8]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004b9e:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 8004ba2:	e884 1008 	stmia.w	r4, {r3, ip}
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004baa:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004bac:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004bae:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bb2:	60e5      	str	r5, [r4, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bb4:	6165      	str	r5, [r4, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bb6:	61a5      	str	r5, [r4, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004bb8:	61e3      	str	r3, [r4, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004bba:	6225      	str	r5, [r4, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004bbc:	6265      	str	r5, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004bbe:	f7fc fda1 	bl	8001704 <HAL_DMA_Init>
 8004bc2:	b108      	cbz	r0, 8004bc8 <HAL_UART_MspInit+0x94>
    {
      Error_Handler();
 8004bc4:	f7ff f9d6 	bl	8003f74 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004bc8:	6374      	str	r4, [r6, #52]	; 0x34

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004bca:	4b16      	ldr	r3, [pc, #88]	; (8004c24 <HAL_UART_MspInit+0xf0>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004bcc:	63a6      	str	r6, [r4, #56]	; 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004bce:	4c16      	ldr	r4, [pc, #88]	; (8004c28 <HAL_UART_MspInit+0xf4>)
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004bd0:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
 8004bd4:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8004bd8:	e884 4028 	stmia.w	r4, {r3, r5, lr}
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004bdc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004be0:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004be2:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004be4:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004be6:	6122      	str	r2, [r4, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004be8:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004bea:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004bec:	61e3      	str	r3, [r4, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004bee:	6223      	str	r3, [r4, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004bf0:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004bf2:	f7fc fd87 	bl	8001704 <HAL_DMA_Init>
 8004bf6:	b108      	cbz	r0, 8004bfc <HAL_UART_MspInit+0xc8>
    {
      Error_Handler();
 8004bf8:	f7ff f9bc 	bl	8003f74 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004bfc:	6334      	str	r4, [r6, #48]	; 0x30

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8004bfe:	2025      	movs	r0, #37	; 0x25
 8004c00:	2200      	movs	r2, #0
 8004c02:	2102      	movs	r1, #2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8004c04:	63a6      	str	r6, [r4, #56]	; 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8004c06:	f7fc fd0f 	bl	8001628 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004c0a:	2025      	movs	r0, #37	; 0x25
 8004c0c:	f7fc fd40 	bl	8001690 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004c10:	b008      	add	sp, #32
 8004c12:	bd70      	pop	{r4, r5, r6, pc}
 8004c14:	40011000 	.word	0x40011000
 8004c18:	40020000 	.word	0x40020000
 8004c1c:	20000714 	.word	0x20000714
 8004c20:	40026488 	.word	0x40026488
 8004c24:	400264b8 	.word	0x400264b8
 8004c28:	200006b4 	.word	0x200006b4

08004c2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8004c2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004c64 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8004c30:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004c32:	e003      	b.n	8004c3c <LoopCopyDataInit>

08004c34 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004c34:	4b0c      	ldr	r3, [pc, #48]	; (8004c68 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004c36:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004c38:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004c3a:	3104      	adds	r1, #4

08004c3c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004c3c:	480b      	ldr	r0, [pc, #44]	; (8004c6c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004c3e:	4b0c      	ldr	r3, [pc, #48]	; (8004c70 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004c40:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004c42:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004c44:	d3f6      	bcc.n	8004c34 <CopyDataInit>
  ldr  r2, =_sbss
 8004c46:	4a0b      	ldr	r2, [pc, #44]	; (8004c74 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004c48:	e002      	b.n	8004c50 <LoopFillZerobss>

08004c4a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8004c4a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004c4c:	f842 3b04 	str.w	r3, [r2], #4

08004c50 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004c50:	4b09      	ldr	r3, [pc, #36]	; (8004c78 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004c52:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004c54:	d3f9      	bcc.n	8004c4a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004c56:	f7ff fc9f 	bl	8004598 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004c5a:	f000 f9a5 	bl	8004fa8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004c5e:	f7ff f957 	bl	8003f10 <main>
  bx  lr    
 8004c62:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004c64:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8004c68:	08007930 	.word	0x08007930
  ldr  r0, =_sdata
 8004c6c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004c70:	200001e0 	.word	0x200001e0
  ldr  r2, =_sbss
 8004c74:	200001e0 	.word	0x200001e0
  ldr  r3, = _ebss
 8004c78:	200007b8 	.word	0x200007b8

08004c7c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004c7c:	e7fe      	b.n	8004c7c <ADC_IRQHandler>
	...

08004c80 <__errno>:
 8004c80:	4b01      	ldr	r3, [pc, #4]	; (8004c88 <__errno+0x8>)
 8004c82:	6818      	ldr	r0, [r3, #0]
 8004c84:	4770      	bx	lr
 8004c86:	bf00      	nop
 8004c88:	20000010 	.word	0x20000010

08004c8c <__sflush_r>:
 8004c8c:	898a      	ldrh	r2, [r1, #12]
 8004c8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c92:	4605      	mov	r5, r0
 8004c94:	0710      	lsls	r0, r2, #28
 8004c96:	460c      	mov	r4, r1
 8004c98:	d45a      	bmi.n	8004d50 <__sflush_r+0xc4>
 8004c9a:	684b      	ldr	r3, [r1, #4]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	dc05      	bgt.n	8004cac <__sflush_r+0x20>
 8004ca0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	dc02      	bgt.n	8004cac <__sflush_r+0x20>
 8004ca6:	2000      	movs	r0, #0
 8004ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004cac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cae:	2e00      	cmp	r6, #0
 8004cb0:	d0f9      	beq.n	8004ca6 <__sflush_r+0x1a>
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004cb8:	682f      	ldr	r7, [r5, #0]
 8004cba:	602b      	str	r3, [r5, #0]
 8004cbc:	d033      	beq.n	8004d26 <__sflush_r+0x9a>
 8004cbe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004cc0:	89a3      	ldrh	r3, [r4, #12]
 8004cc2:	075a      	lsls	r2, r3, #29
 8004cc4:	d505      	bpl.n	8004cd2 <__sflush_r+0x46>
 8004cc6:	6863      	ldr	r3, [r4, #4]
 8004cc8:	1ac0      	subs	r0, r0, r3
 8004cca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004ccc:	b10b      	cbz	r3, 8004cd2 <__sflush_r+0x46>
 8004cce:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004cd0:	1ac0      	subs	r0, r0, r3
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004cd8:	6a21      	ldr	r1, [r4, #32]
 8004cda:	4628      	mov	r0, r5
 8004cdc:	47b0      	blx	r6
 8004cde:	1c43      	adds	r3, r0, #1
 8004ce0:	89a3      	ldrh	r3, [r4, #12]
 8004ce2:	d106      	bne.n	8004cf2 <__sflush_r+0x66>
 8004ce4:	6829      	ldr	r1, [r5, #0]
 8004ce6:	291d      	cmp	r1, #29
 8004ce8:	d84b      	bhi.n	8004d82 <__sflush_r+0xf6>
 8004cea:	4a2b      	ldr	r2, [pc, #172]	; (8004d98 <__sflush_r+0x10c>)
 8004cec:	40ca      	lsrs	r2, r1
 8004cee:	07d6      	lsls	r6, r2, #31
 8004cf0:	d547      	bpl.n	8004d82 <__sflush_r+0xf6>
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	6062      	str	r2, [r4, #4]
 8004cf6:	04d9      	lsls	r1, r3, #19
 8004cf8:	6922      	ldr	r2, [r4, #16]
 8004cfa:	6022      	str	r2, [r4, #0]
 8004cfc:	d504      	bpl.n	8004d08 <__sflush_r+0x7c>
 8004cfe:	1c42      	adds	r2, r0, #1
 8004d00:	d101      	bne.n	8004d06 <__sflush_r+0x7a>
 8004d02:	682b      	ldr	r3, [r5, #0]
 8004d04:	b903      	cbnz	r3, 8004d08 <__sflush_r+0x7c>
 8004d06:	6560      	str	r0, [r4, #84]	; 0x54
 8004d08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004d0a:	602f      	str	r7, [r5, #0]
 8004d0c:	2900      	cmp	r1, #0
 8004d0e:	d0ca      	beq.n	8004ca6 <__sflush_r+0x1a>
 8004d10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004d14:	4299      	cmp	r1, r3
 8004d16:	d002      	beq.n	8004d1e <__sflush_r+0x92>
 8004d18:	4628      	mov	r0, r5
 8004d1a:	f000 f971 	bl	8005000 <_free_r>
 8004d1e:	2000      	movs	r0, #0
 8004d20:	6360      	str	r0, [r4, #52]	; 0x34
 8004d22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d26:	6a21      	ldr	r1, [r4, #32]
 8004d28:	2301      	movs	r3, #1
 8004d2a:	4628      	mov	r0, r5
 8004d2c:	47b0      	blx	r6
 8004d2e:	1c41      	adds	r1, r0, #1
 8004d30:	d1c6      	bne.n	8004cc0 <__sflush_r+0x34>
 8004d32:	682b      	ldr	r3, [r5, #0]
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0c3      	beq.n	8004cc0 <__sflush_r+0x34>
 8004d38:	2b1d      	cmp	r3, #29
 8004d3a:	d001      	beq.n	8004d40 <__sflush_r+0xb4>
 8004d3c:	2b16      	cmp	r3, #22
 8004d3e:	d101      	bne.n	8004d44 <__sflush_r+0xb8>
 8004d40:	602f      	str	r7, [r5, #0]
 8004d42:	e7b0      	b.n	8004ca6 <__sflush_r+0x1a>
 8004d44:	89a3      	ldrh	r3, [r4, #12]
 8004d46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d4a:	81a3      	strh	r3, [r4, #12]
 8004d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d50:	690f      	ldr	r7, [r1, #16]
 8004d52:	2f00      	cmp	r7, #0
 8004d54:	d0a7      	beq.n	8004ca6 <__sflush_r+0x1a>
 8004d56:	0793      	lsls	r3, r2, #30
 8004d58:	680e      	ldr	r6, [r1, #0]
 8004d5a:	bf08      	it	eq
 8004d5c:	694b      	ldreq	r3, [r1, #20]
 8004d5e:	600f      	str	r7, [r1, #0]
 8004d60:	bf18      	it	ne
 8004d62:	2300      	movne	r3, #0
 8004d64:	eba6 0807 	sub.w	r8, r6, r7
 8004d68:	608b      	str	r3, [r1, #8]
 8004d6a:	f1b8 0f00 	cmp.w	r8, #0
 8004d6e:	dd9a      	ble.n	8004ca6 <__sflush_r+0x1a>
 8004d70:	4643      	mov	r3, r8
 8004d72:	463a      	mov	r2, r7
 8004d74:	6a21      	ldr	r1, [r4, #32]
 8004d76:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004d78:	4628      	mov	r0, r5
 8004d7a:	47b0      	blx	r6
 8004d7c:	2800      	cmp	r0, #0
 8004d7e:	dc07      	bgt.n	8004d90 <__sflush_r+0x104>
 8004d80:	89a3      	ldrh	r3, [r4, #12]
 8004d82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004d86:	81a3      	strh	r3, [r4, #12]
 8004d88:	f04f 30ff 	mov.w	r0, #4294967295
 8004d8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d90:	4407      	add	r7, r0
 8004d92:	eba8 0800 	sub.w	r8, r8, r0
 8004d96:	e7e8      	b.n	8004d6a <__sflush_r+0xde>
 8004d98:	20400001 	.word	0x20400001

08004d9c <_fflush_r>:
 8004d9c:	b538      	push	{r3, r4, r5, lr}
 8004d9e:	690b      	ldr	r3, [r1, #16]
 8004da0:	4605      	mov	r5, r0
 8004da2:	460c      	mov	r4, r1
 8004da4:	b1db      	cbz	r3, 8004dde <_fflush_r+0x42>
 8004da6:	b118      	cbz	r0, 8004db0 <_fflush_r+0x14>
 8004da8:	6983      	ldr	r3, [r0, #24]
 8004daa:	b90b      	cbnz	r3, 8004db0 <_fflush_r+0x14>
 8004dac:	f000 f872 	bl	8004e94 <__sinit>
 8004db0:	4b0c      	ldr	r3, [pc, #48]	; (8004de4 <_fflush_r+0x48>)
 8004db2:	429c      	cmp	r4, r3
 8004db4:	d109      	bne.n	8004dca <_fflush_r+0x2e>
 8004db6:	686c      	ldr	r4, [r5, #4]
 8004db8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dbc:	b17b      	cbz	r3, 8004dde <_fflush_r+0x42>
 8004dbe:	4621      	mov	r1, r4
 8004dc0:	4628      	mov	r0, r5
 8004dc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dc6:	f7ff bf61 	b.w	8004c8c <__sflush_r>
 8004dca:	4b07      	ldr	r3, [pc, #28]	; (8004de8 <_fflush_r+0x4c>)
 8004dcc:	429c      	cmp	r4, r3
 8004dce:	d101      	bne.n	8004dd4 <_fflush_r+0x38>
 8004dd0:	68ac      	ldr	r4, [r5, #8]
 8004dd2:	e7f1      	b.n	8004db8 <_fflush_r+0x1c>
 8004dd4:	4b05      	ldr	r3, [pc, #20]	; (8004dec <_fflush_r+0x50>)
 8004dd6:	429c      	cmp	r4, r3
 8004dd8:	bf08      	it	eq
 8004dda:	68ec      	ldreq	r4, [r5, #12]
 8004ddc:	e7ec      	b.n	8004db8 <_fflush_r+0x1c>
 8004dde:	2000      	movs	r0, #0
 8004de0:	bd38      	pop	{r3, r4, r5, pc}
 8004de2:	bf00      	nop
 8004de4:	0800767c 	.word	0x0800767c
 8004de8:	0800769c 	.word	0x0800769c
 8004dec:	0800765c 	.word	0x0800765c

08004df0 <fflush>:
 8004df0:	4601      	mov	r1, r0
 8004df2:	b920      	cbnz	r0, 8004dfe <fflush+0xe>
 8004df4:	4b04      	ldr	r3, [pc, #16]	; (8004e08 <fflush+0x18>)
 8004df6:	4905      	ldr	r1, [pc, #20]	; (8004e0c <fflush+0x1c>)
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	f000 b8b7 	b.w	8004f6c <_fwalk_reent>
 8004dfe:	4b04      	ldr	r3, [pc, #16]	; (8004e10 <fflush+0x20>)
 8004e00:	6818      	ldr	r0, [r3, #0]
 8004e02:	f7ff bfcb 	b.w	8004d9c <_fflush_r>
 8004e06:	bf00      	nop
 8004e08:	080076bc 	.word	0x080076bc
 8004e0c:	08004d9d 	.word	0x08004d9d
 8004e10:	20000010 	.word	0x20000010

08004e14 <_cleanup_r>:
 8004e14:	4901      	ldr	r1, [pc, #4]	; (8004e1c <_cleanup_r+0x8>)
 8004e16:	f000 b8a9 	b.w	8004f6c <_fwalk_reent>
 8004e1a:	bf00      	nop
 8004e1c:	08004d9d 	.word	0x08004d9d

08004e20 <std.isra.0>:
 8004e20:	2300      	movs	r3, #0
 8004e22:	b510      	push	{r4, lr}
 8004e24:	4604      	mov	r4, r0
 8004e26:	6003      	str	r3, [r0, #0]
 8004e28:	6043      	str	r3, [r0, #4]
 8004e2a:	6083      	str	r3, [r0, #8]
 8004e2c:	8181      	strh	r1, [r0, #12]
 8004e2e:	6643      	str	r3, [r0, #100]	; 0x64
 8004e30:	81c2      	strh	r2, [r0, #14]
 8004e32:	6103      	str	r3, [r0, #16]
 8004e34:	6143      	str	r3, [r0, #20]
 8004e36:	6183      	str	r3, [r0, #24]
 8004e38:	4619      	mov	r1, r3
 8004e3a:	2208      	movs	r2, #8
 8004e3c:	305c      	adds	r0, #92	; 0x5c
 8004e3e:	f000 f8d7 	bl	8004ff0 <memset>
 8004e42:	4b05      	ldr	r3, [pc, #20]	; (8004e58 <std.isra.0+0x38>)
 8004e44:	6263      	str	r3, [r4, #36]	; 0x24
 8004e46:	4b05      	ldr	r3, [pc, #20]	; (8004e5c <std.isra.0+0x3c>)
 8004e48:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e4a:	4b05      	ldr	r3, [pc, #20]	; (8004e60 <std.isra.0+0x40>)
 8004e4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e4e:	4b05      	ldr	r3, [pc, #20]	; (8004e64 <std.isra.0+0x44>)
 8004e50:	6224      	str	r4, [r4, #32]
 8004e52:	6323      	str	r3, [r4, #48]	; 0x30
 8004e54:	bd10      	pop	{r4, pc}
 8004e56:	bf00      	nop
 8004e58:	08005bed 	.word	0x08005bed
 8004e5c:	08005c0f 	.word	0x08005c0f
 8004e60:	08005c47 	.word	0x08005c47
 8004e64:	08005c6b 	.word	0x08005c6b

08004e68 <__sfmoreglue>:
 8004e68:	b570      	push	{r4, r5, r6, lr}
 8004e6a:	1e4a      	subs	r2, r1, #1
 8004e6c:	2568      	movs	r5, #104	; 0x68
 8004e6e:	4355      	muls	r5, r2
 8004e70:	460e      	mov	r6, r1
 8004e72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004e76:	f000 f911 	bl	800509c <_malloc_r>
 8004e7a:	4604      	mov	r4, r0
 8004e7c:	b140      	cbz	r0, 8004e90 <__sfmoreglue+0x28>
 8004e7e:	2100      	movs	r1, #0
 8004e80:	e880 0042 	stmia.w	r0, {r1, r6}
 8004e84:	300c      	adds	r0, #12
 8004e86:	60a0      	str	r0, [r4, #8]
 8004e88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004e8c:	f000 f8b0 	bl	8004ff0 <memset>
 8004e90:	4620      	mov	r0, r4
 8004e92:	bd70      	pop	{r4, r5, r6, pc}

08004e94 <__sinit>:
 8004e94:	6983      	ldr	r3, [r0, #24]
 8004e96:	b510      	push	{r4, lr}
 8004e98:	4604      	mov	r4, r0
 8004e9a:	bb33      	cbnz	r3, 8004eea <__sinit+0x56>
 8004e9c:	6483      	str	r3, [r0, #72]	; 0x48
 8004e9e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8004ea0:	6503      	str	r3, [r0, #80]	; 0x50
 8004ea2:	4b12      	ldr	r3, [pc, #72]	; (8004eec <__sinit+0x58>)
 8004ea4:	4a12      	ldr	r2, [pc, #72]	; (8004ef0 <__sinit+0x5c>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	6282      	str	r2, [r0, #40]	; 0x28
 8004eaa:	4298      	cmp	r0, r3
 8004eac:	bf04      	itt	eq
 8004eae:	2301      	moveq	r3, #1
 8004eb0:	6183      	streq	r3, [r0, #24]
 8004eb2:	f000 f81f 	bl	8004ef4 <__sfp>
 8004eb6:	6060      	str	r0, [r4, #4]
 8004eb8:	4620      	mov	r0, r4
 8004eba:	f000 f81b 	bl	8004ef4 <__sfp>
 8004ebe:	60a0      	str	r0, [r4, #8]
 8004ec0:	4620      	mov	r0, r4
 8004ec2:	f000 f817 	bl	8004ef4 <__sfp>
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	60e0      	str	r0, [r4, #12]
 8004eca:	2104      	movs	r1, #4
 8004ecc:	6860      	ldr	r0, [r4, #4]
 8004ece:	f7ff ffa7 	bl	8004e20 <std.isra.0>
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	2109      	movs	r1, #9
 8004ed6:	68a0      	ldr	r0, [r4, #8]
 8004ed8:	f7ff ffa2 	bl	8004e20 <std.isra.0>
 8004edc:	2202      	movs	r2, #2
 8004ede:	2112      	movs	r1, #18
 8004ee0:	68e0      	ldr	r0, [r4, #12]
 8004ee2:	f7ff ff9d 	bl	8004e20 <std.isra.0>
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	61a3      	str	r3, [r4, #24]
 8004eea:	bd10      	pop	{r4, pc}
 8004eec:	080076bc 	.word	0x080076bc
 8004ef0:	08004e15 	.word	0x08004e15

08004ef4 <__sfp>:
 8004ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ef6:	4b1c      	ldr	r3, [pc, #112]	; (8004f68 <__sfp+0x74>)
 8004ef8:	681e      	ldr	r6, [r3, #0]
 8004efa:	69b3      	ldr	r3, [r6, #24]
 8004efc:	4607      	mov	r7, r0
 8004efe:	b913      	cbnz	r3, 8004f06 <__sfp+0x12>
 8004f00:	4630      	mov	r0, r6
 8004f02:	f7ff ffc7 	bl	8004e94 <__sinit>
 8004f06:	3648      	adds	r6, #72	; 0x48
 8004f08:	68b4      	ldr	r4, [r6, #8]
 8004f0a:	6873      	ldr	r3, [r6, #4]
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	d503      	bpl.n	8004f18 <__sfp+0x24>
 8004f10:	6833      	ldr	r3, [r6, #0]
 8004f12:	b133      	cbz	r3, 8004f22 <__sfp+0x2e>
 8004f14:	6836      	ldr	r6, [r6, #0]
 8004f16:	e7f7      	b.n	8004f08 <__sfp+0x14>
 8004f18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004f1c:	b16d      	cbz	r5, 8004f3a <__sfp+0x46>
 8004f1e:	3468      	adds	r4, #104	; 0x68
 8004f20:	e7f4      	b.n	8004f0c <__sfp+0x18>
 8004f22:	2104      	movs	r1, #4
 8004f24:	4638      	mov	r0, r7
 8004f26:	f7ff ff9f 	bl	8004e68 <__sfmoreglue>
 8004f2a:	6030      	str	r0, [r6, #0]
 8004f2c:	2800      	cmp	r0, #0
 8004f2e:	d1f1      	bne.n	8004f14 <__sfp+0x20>
 8004f30:	230c      	movs	r3, #12
 8004f32:	603b      	str	r3, [r7, #0]
 8004f34:	4604      	mov	r4, r0
 8004f36:	4620      	mov	r0, r4
 8004f38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004f3e:	81e3      	strh	r3, [r4, #14]
 8004f40:	2301      	movs	r3, #1
 8004f42:	81a3      	strh	r3, [r4, #12]
 8004f44:	6665      	str	r5, [r4, #100]	; 0x64
 8004f46:	6025      	str	r5, [r4, #0]
 8004f48:	60a5      	str	r5, [r4, #8]
 8004f4a:	6065      	str	r5, [r4, #4]
 8004f4c:	6125      	str	r5, [r4, #16]
 8004f4e:	6165      	str	r5, [r4, #20]
 8004f50:	61a5      	str	r5, [r4, #24]
 8004f52:	2208      	movs	r2, #8
 8004f54:	4629      	mov	r1, r5
 8004f56:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004f5a:	f000 f849 	bl	8004ff0 <memset>
 8004f5e:	6365      	str	r5, [r4, #52]	; 0x34
 8004f60:	63a5      	str	r5, [r4, #56]	; 0x38
 8004f62:	64a5      	str	r5, [r4, #72]	; 0x48
 8004f64:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004f66:	e7e6      	b.n	8004f36 <__sfp+0x42>
 8004f68:	080076bc 	.word	0x080076bc

08004f6c <_fwalk_reent>:
 8004f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f70:	4680      	mov	r8, r0
 8004f72:	4689      	mov	r9, r1
 8004f74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004f78:	2600      	movs	r6, #0
 8004f7a:	b914      	cbnz	r4, 8004f82 <_fwalk_reent+0x16>
 8004f7c:	4630      	mov	r0, r6
 8004f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f82:	68a5      	ldr	r5, [r4, #8]
 8004f84:	6867      	ldr	r7, [r4, #4]
 8004f86:	3f01      	subs	r7, #1
 8004f88:	d501      	bpl.n	8004f8e <_fwalk_reent+0x22>
 8004f8a:	6824      	ldr	r4, [r4, #0]
 8004f8c:	e7f5      	b.n	8004f7a <_fwalk_reent+0xe>
 8004f8e:	89ab      	ldrh	r3, [r5, #12]
 8004f90:	2b01      	cmp	r3, #1
 8004f92:	d907      	bls.n	8004fa4 <_fwalk_reent+0x38>
 8004f94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f98:	3301      	adds	r3, #1
 8004f9a:	d003      	beq.n	8004fa4 <_fwalk_reent+0x38>
 8004f9c:	4629      	mov	r1, r5
 8004f9e:	4640      	mov	r0, r8
 8004fa0:	47c8      	blx	r9
 8004fa2:	4306      	orrs	r6, r0
 8004fa4:	3568      	adds	r5, #104	; 0x68
 8004fa6:	e7ee      	b.n	8004f86 <_fwalk_reent+0x1a>

08004fa8 <__libc_init_array>:
 8004fa8:	b570      	push	{r4, r5, r6, lr}
 8004faa:	4e0d      	ldr	r6, [pc, #52]	; (8004fe0 <__libc_init_array+0x38>)
 8004fac:	4c0d      	ldr	r4, [pc, #52]	; (8004fe4 <__libc_init_array+0x3c>)
 8004fae:	1ba4      	subs	r4, r4, r6
 8004fb0:	10a4      	asrs	r4, r4, #2
 8004fb2:	2500      	movs	r5, #0
 8004fb4:	42a5      	cmp	r5, r4
 8004fb6:	d109      	bne.n	8004fcc <__libc_init_array+0x24>
 8004fb8:	4e0b      	ldr	r6, [pc, #44]	; (8004fe8 <__libc_init_array+0x40>)
 8004fba:	4c0c      	ldr	r4, [pc, #48]	; (8004fec <__libc_init_array+0x44>)
 8004fbc:	f002 faa2 	bl	8007504 <_init>
 8004fc0:	1ba4      	subs	r4, r4, r6
 8004fc2:	10a4      	asrs	r4, r4, #2
 8004fc4:	2500      	movs	r5, #0
 8004fc6:	42a5      	cmp	r5, r4
 8004fc8:	d105      	bne.n	8004fd6 <__libc_init_array+0x2e>
 8004fca:	bd70      	pop	{r4, r5, r6, pc}
 8004fcc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004fd0:	4798      	blx	r3
 8004fd2:	3501      	adds	r5, #1
 8004fd4:	e7ee      	b.n	8004fb4 <__libc_init_array+0xc>
 8004fd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004fda:	4798      	blx	r3
 8004fdc:	3501      	adds	r5, #1
 8004fde:	e7f2      	b.n	8004fc6 <__libc_init_array+0x1e>
 8004fe0:	08007928 	.word	0x08007928
 8004fe4:	08007928 	.word	0x08007928
 8004fe8:	08007928 	.word	0x08007928
 8004fec:	0800792c 	.word	0x0800792c

08004ff0 <memset>:
 8004ff0:	4402      	add	r2, r0
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d100      	bne.n	8004ffa <memset+0xa>
 8004ff8:	4770      	bx	lr
 8004ffa:	f803 1b01 	strb.w	r1, [r3], #1
 8004ffe:	e7f9      	b.n	8004ff4 <memset+0x4>

08005000 <_free_r>:
 8005000:	b538      	push	{r3, r4, r5, lr}
 8005002:	4605      	mov	r5, r0
 8005004:	2900      	cmp	r1, #0
 8005006:	d045      	beq.n	8005094 <_free_r+0x94>
 8005008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800500c:	1f0c      	subs	r4, r1, #4
 800500e:	2b00      	cmp	r3, #0
 8005010:	bfb8      	it	lt
 8005012:	18e4      	addlt	r4, r4, r3
 8005014:	f001 fd41 	bl	8006a9a <__malloc_lock>
 8005018:	4a1f      	ldr	r2, [pc, #124]	; (8005098 <_free_r+0x98>)
 800501a:	6813      	ldr	r3, [r2, #0]
 800501c:	4610      	mov	r0, r2
 800501e:	b933      	cbnz	r3, 800502e <_free_r+0x2e>
 8005020:	6063      	str	r3, [r4, #4]
 8005022:	6014      	str	r4, [r2, #0]
 8005024:	4628      	mov	r0, r5
 8005026:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800502a:	f001 bd37 	b.w	8006a9c <__malloc_unlock>
 800502e:	42a3      	cmp	r3, r4
 8005030:	d90c      	bls.n	800504c <_free_r+0x4c>
 8005032:	6821      	ldr	r1, [r4, #0]
 8005034:	1862      	adds	r2, r4, r1
 8005036:	4293      	cmp	r3, r2
 8005038:	bf04      	itt	eq
 800503a:	681a      	ldreq	r2, [r3, #0]
 800503c:	685b      	ldreq	r3, [r3, #4]
 800503e:	6063      	str	r3, [r4, #4]
 8005040:	bf04      	itt	eq
 8005042:	1852      	addeq	r2, r2, r1
 8005044:	6022      	streq	r2, [r4, #0]
 8005046:	6004      	str	r4, [r0, #0]
 8005048:	e7ec      	b.n	8005024 <_free_r+0x24>
 800504a:	4613      	mov	r3, r2
 800504c:	685a      	ldr	r2, [r3, #4]
 800504e:	b10a      	cbz	r2, 8005054 <_free_r+0x54>
 8005050:	42a2      	cmp	r2, r4
 8005052:	d9fa      	bls.n	800504a <_free_r+0x4a>
 8005054:	6819      	ldr	r1, [r3, #0]
 8005056:	1858      	adds	r0, r3, r1
 8005058:	42a0      	cmp	r0, r4
 800505a:	d10b      	bne.n	8005074 <_free_r+0x74>
 800505c:	6820      	ldr	r0, [r4, #0]
 800505e:	4401      	add	r1, r0
 8005060:	1858      	adds	r0, r3, r1
 8005062:	4282      	cmp	r2, r0
 8005064:	6019      	str	r1, [r3, #0]
 8005066:	d1dd      	bne.n	8005024 <_free_r+0x24>
 8005068:	6810      	ldr	r0, [r2, #0]
 800506a:	6852      	ldr	r2, [r2, #4]
 800506c:	605a      	str	r2, [r3, #4]
 800506e:	4401      	add	r1, r0
 8005070:	6019      	str	r1, [r3, #0]
 8005072:	e7d7      	b.n	8005024 <_free_r+0x24>
 8005074:	d902      	bls.n	800507c <_free_r+0x7c>
 8005076:	230c      	movs	r3, #12
 8005078:	602b      	str	r3, [r5, #0]
 800507a:	e7d3      	b.n	8005024 <_free_r+0x24>
 800507c:	6820      	ldr	r0, [r4, #0]
 800507e:	1821      	adds	r1, r4, r0
 8005080:	428a      	cmp	r2, r1
 8005082:	bf04      	itt	eq
 8005084:	6811      	ldreq	r1, [r2, #0]
 8005086:	6852      	ldreq	r2, [r2, #4]
 8005088:	6062      	str	r2, [r4, #4]
 800508a:	bf04      	itt	eq
 800508c:	1809      	addeq	r1, r1, r0
 800508e:	6021      	streq	r1, [r4, #0]
 8005090:	605c      	str	r4, [r3, #4]
 8005092:	e7c7      	b.n	8005024 <_free_r+0x24>
 8005094:	bd38      	pop	{r3, r4, r5, pc}
 8005096:	bf00      	nop
 8005098:	20000258 	.word	0x20000258

0800509c <_malloc_r>:
 800509c:	b570      	push	{r4, r5, r6, lr}
 800509e:	1ccd      	adds	r5, r1, #3
 80050a0:	f025 0503 	bic.w	r5, r5, #3
 80050a4:	3508      	adds	r5, #8
 80050a6:	2d0c      	cmp	r5, #12
 80050a8:	bf38      	it	cc
 80050aa:	250c      	movcc	r5, #12
 80050ac:	2d00      	cmp	r5, #0
 80050ae:	4606      	mov	r6, r0
 80050b0:	db01      	blt.n	80050b6 <_malloc_r+0x1a>
 80050b2:	42a9      	cmp	r1, r5
 80050b4:	d903      	bls.n	80050be <_malloc_r+0x22>
 80050b6:	230c      	movs	r3, #12
 80050b8:	6033      	str	r3, [r6, #0]
 80050ba:	2000      	movs	r0, #0
 80050bc:	bd70      	pop	{r4, r5, r6, pc}
 80050be:	f001 fcec 	bl	8006a9a <__malloc_lock>
 80050c2:	4a23      	ldr	r2, [pc, #140]	; (8005150 <_malloc_r+0xb4>)
 80050c4:	6814      	ldr	r4, [r2, #0]
 80050c6:	4621      	mov	r1, r4
 80050c8:	b991      	cbnz	r1, 80050f0 <_malloc_r+0x54>
 80050ca:	4c22      	ldr	r4, [pc, #136]	; (8005154 <_malloc_r+0xb8>)
 80050cc:	6823      	ldr	r3, [r4, #0]
 80050ce:	b91b      	cbnz	r3, 80050d8 <_malloc_r+0x3c>
 80050d0:	4630      	mov	r0, r6
 80050d2:	f000 fcc5 	bl	8005a60 <_sbrk_r>
 80050d6:	6020      	str	r0, [r4, #0]
 80050d8:	4629      	mov	r1, r5
 80050da:	4630      	mov	r0, r6
 80050dc:	f000 fcc0 	bl	8005a60 <_sbrk_r>
 80050e0:	1c43      	adds	r3, r0, #1
 80050e2:	d126      	bne.n	8005132 <_malloc_r+0x96>
 80050e4:	230c      	movs	r3, #12
 80050e6:	6033      	str	r3, [r6, #0]
 80050e8:	4630      	mov	r0, r6
 80050ea:	f001 fcd7 	bl	8006a9c <__malloc_unlock>
 80050ee:	e7e4      	b.n	80050ba <_malloc_r+0x1e>
 80050f0:	680b      	ldr	r3, [r1, #0]
 80050f2:	1b5b      	subs	r3, r3, r5
 80050f4:	d41a      	bmi.n	800512c <_malloc_r+0x90>
 80050f6:	2b0b      	cmp	r3, #11
 80050f8:	d90f      	bls.n	800511a <_malloc_r+0x7e>
 80050fa:	600b      	str	r3, [r1, #0]
 80050fc:	50cd      	str	r5, [r1, r3]
 80050fe:	18cc      	adds	r4, r1, r3
 8005100:	4630      	mov	r0, r6
 8005102:	f001 fccb 	bl	8006a9c <__malloc_unlock>
 8005106:	f104 000b 	add.w	r0, r4, #11
 800510a:	1d23      	adds	r3, r4, #4
 800510c:	f020 0007 	bic.w	r0, r0, #7
 8005110:	1ac3      	subs	r3, r0, r3
 8005112:	d01b      	beq.n	800514c <_malloc_r+0xb0>
 8005114:	425a      	negs	r2, r3
 8005116:	50e2      	str	r2, [r4, r3]
 8005118:	bd70      	pop	{r4, r5, r6, pc}
 800511a:	428c      	cmp	r4, r1
 800511c:	bf0d      	iteet	eq
 800511e:	6863      	ldreq	r3, [r4, #4]
 8005120:	684b      	ldrne	r3, [r1, #4]
 8005122:	6063      	strne	r3, [r4, #4]
 8005124:	6013      	streq	r3, [r2, #0]
 8005126:	bf18      	it	ne
 8005128:	460c      	movne	r4, r1
 800512a:	e7e9      	b.n	8005100 <_malloc_r+0x64>
 800512c:	460c      	mov	r4, r1
 800512e:	6849      	ldr	r1, [r1, #4]
 8005130:	e7ca      	b.n	80050c8 <_malloc_r+0x2c>
 8005132:	1cc4      	adds	r4, r0, #3
 8005134:	f024 0403 	bic.w	r4, r4, #3
 8005138:	42a0      	cmp	r0, r4
 800513a:	d005      	beq.n	8005148 <_malloc_r+0xac>
 800513c:	1a21      	subs	r1, r4, r0
 800513e:	4630      	mov	r0, r6
 8005140:	f000 fc8e 	bl	8005a60 <_sbrk_r>
 8005144:	3001      	adds	r0, #1
 8005146:	d0cd      	beq.n	80050e4 <_malloc_r+0x48>
 8005148:	6025      	str	r5, [r4, #0]
 800514a:	e7d9      	b.n	8005100 <_malloc_r+0x64>
 800514c:	bd70      	pop	{r4, r5, r6, pc}
 800514e:	bf00      	nop
 8005150:	20000258 	.word	0x20000258
 8005154:	2000025c 	.word	0x2000025c

08005158 <__cvt>:
 8005158:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800515c:	ec55 4b10 	vmov	r4, r5, d0
 8005160:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8005162:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005166:	2d00      	cmp	r5, #0
 8005168:	460e      	mov	r6, r1
 800516a:	4691      	mov	r9, r2
 800516c:	4619      	mov	r1, r3
 800516e:	bfb8      	it	lt
 8005170:	4622      	movlt	r2, r4
 8005172:	462b      	mov	r3, r5
 8005174:	f027 0720 	bic.w	r7, r7, #32
 8005178:	bfbb      	ittet	lt
 800517a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800517e:	461d      	movlt	r5, r3
 8005180:	2300      	movge	r3, #0
 8005182:	232d      	movlt	r3, #45	; 0x2d
 8005184:	bfb8      	it	lt
 8005186:	4614      	movlt	r4, r2
 8005188:	2f46      	cmp	r7, #70	; 0x46
 800518a:	700b      	strb	r3, [r1, #0]
 800518c:	d004      	beq.n	8005198 <__cvt+0x40>
 800518e:	2f45      	cmp	r7, #69	; 0x45
 8005190:	d100      	bne.n	8005194 <__cvt+0x3c>
 8005192:	3601      	adds	r6, #1
 8005194:	2102      	movs	r1, #2
 8005196:	e000      	b.n	800519a <__cvt+0x42>
 8005198:	2103      	movs	r1, #3
 800519a:	ab03      	add	r3, sp, #12
 800519c:	9301      	str	r3, [sp, #4]
 800519e:	ab02      	add	r3, sp, #8
 80051a0:	9300      	str	r3, [sp, #0]
 80051a2:	4632      	mov	r2, r6
 80051a4:	4653      	mov	r3, sl
 80051a6:	ec45 4b10 	vmov	d0, r4, r5
 80051aa:	f000 fe11 	bl	8005dd0 <_dtoa_r>
 80051ae:	2f47      	cmp	r7, #71	; 0x47
 80051b0:	4680      	mov	r8, r0
 80051b2:	d102      	bne.n	80051ba <__cvt+0x62>
 80051b4:	f019 0f01 	tst.w	r9, #1
 80051b8:	d026      	beq.n	8005208 <__cvt+0xb0>
 80051ba:	2f46      	cmp	r7, #70	; 0x46
 80051bc:	eb08 0906 	add.w	r9, r8, r6
 80051c0:	d111      	bne.n	80051e6 <__cvt+0x8e>
 80051c2:	f898 3000 	ldrb.w	r3, [r8]
 80051c6:	2b30      	cmp	r3, #48	; 0x30
 80051c8:	d10a      	bne.n	80051e0 <__cvt+0x88>
 80051ca:	2200      	movs	r2, #0
 80051cc:	2300      	movs	r3, #0
 80051ce:	4620      	mov	r0, r4
 80051d0:	4629      	mov	r1, r5
 80051d2:	f7fb fc9d 	bl	8000b10 <__aeabi_dcmpeq>
 80051d6:	b918      	cbnz	r0, 80051e0 <__cvt+0x88>
 80051d8:	f1c6 0601 	rsb	r6, r6, #1
 80051dc:	f8ca 6000 	str.w	r6, [sl]
 80051e0:	f8da 3000 	ldr.w	r3, [sl]
 80051e4:	4499      	add	r9, r3
 80051e6:	2200      	movs	r2, #0
 80051e8:	2300      	movs	r3, #0
 80051ea:	4620      	mov	r0, r4
 80051ec:	4629      	mov	r1, r5
 80051ee:	f7fb fc8f 	bl	8000b10 <__aeabi_dcmpeq>
 80051f2:	b938      	cbnz	r0, 8005204 <__cvt+0xac>
 80051f4:	2230      	movs	r2, #48	; 0x30
 80051f6:	9b03      	ldr	r3, [sp, #12]
 80051f8:	4599      	cmp	r9, r3
 80051fa:	d905      	bls.n	8005208 <__cvt+0xb0>
 80051fc:	1c59      	adds	r1, r3, #1
 80051fe:	9103      	str	r1, [sp, #12]
 8005200:	701a      	strb	r2, [r3, #0]
 8005202:	e7f8      	b.n	80051f6 <__cvt+0x9e>
 8005204:	f8cd 900c 	str.w	r9, [sp, #12]
 8005208:	9b03      	ldr	r3, [sp, #12]
 800520a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800520c:	eba3 0308 	sub.w	r3, r3, r8
 8005210:	4640      	mov	r0, r8
 8005212:	6013      	str	r3, [r2, #0]
 8005214:	b004      	add	sp, #16
 8005216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800521a <__exponent>:
 800521a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800521c:	4603      	mov	r3, r0
 800521e:	2900      	cmp	r1, #0
 8005220:	bfb8      	it	lt
 8005222:	4249      	neglt	r1, r1
 8005224:	f803 2b02 	strb.w	r2, [r3], #2
 8005228:	bfb4      	ite	lt
 800522a:	222d      	movlt	r2, #45	; 0x2d
 800522c:	222b      	movge	r2, #43	; 0x2b
 800522e:	2909      	cmp	r1, #9
 8005230:	7042      	strb	r2, [r0, #1]
 8005232:	dd20      	ble.n	8005276 <__exponent+0x5c>
 8005234:	f10d 0207 	add.w	r2, sp, #7
 8005238:	4617      	mov	r7, r2
 800523a:	260a      	movs	r6, #10
 800523c:	fb91 f5f6 	sdiv	r5, r1, r6
 8005240:	fb06 1115 	mls	r1, r6, r5, r1
 8005244:	3130      	adds	r1, #48	; 0x30
 8005246:	2d09      	cmp	r5, #9
 8005248:	f802 1c01 	strb.w	r1, [r2, #-1]
 800524c:	f102 34ff 	add.w	r4, r2, #4294967295
 8005250:	4629      	mov	r1, r5
 8005252:	dc09      	bgt.n	8005268 <__exponent+0x4e>
 8005254:	3130      	adds	r1, #48	; 0x30
 8005256:	3a02      	subs	r2, #2
 8005258:	f804 1c01 	strb.w	r1, [r4, #-1]
 800525c:	42ba      	cmp	r2, r7
 800525e:	461c      	mov	r4, r3
 8005260:	d304      	bcc.n	800526c <__exponent+0x52>
 8005262:	1a20      	subs	r0, r4, r0
 8005264:	b003      	add	sp, #12
 8005266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005268:	4622      	mov	r2, r4
 800526a:	e7e7      	b.n	800523c <__exponent+0x22>
 800526c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005270:	f803 1b01 	strb.w	r1, [r3], #1
 8005274:	e7f2      	b.n	800525c <__exponent+0x42>
 8005276:	2230      	movs	r2, #48	; 0x30
 8005278:	461c      	mov	r4, r3
 800527a:	4411      	add	r1, r2
 800527c:	f804 2b02 	strb.w	r2, [r4], #2
 8005280:	7059      	strb	r1, [r3, #1]
 8005282:	e7ee      	b.n	8005262 <__exponent+0x48>

08005284 <_printf_float>:
 8005284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005288:	b08d      	sub	sp, #52	; 0x34
 800528a:	460c      	mov	r4, r1
 800528c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005290:	4616      	mov	r6, r2
 8005292:	461f      	mov	r7, r3
 8005294:	4605      	mov	r5, r0
 8005296:	f001 fb69 	bl	800696c <_localeconv_r>
 800529a:	6803      	ldr	r3, [r0, #0]
 800529c:	9304      	str	r3, [sp, #16]
 800529e:	4618      	mov	r0, r3
 80052a0:	f7fa ffbe 	bl	8000220 <strlen>
 80052a4:	2300      	movs	r3, #0
 80052a6:	930a      	str	r3, [sp, #40]	; 0x28
 80052a8:	f8d8 3000 	ldr.w	r3, [r8]
 80052ac:	9005      	str	r0, [sp, #20]
 80052ae:	3307      	adds	r3, #7
 80052b0:	f023 0307 	bic.w	r3, r3, #7
 80052b4:	f103 0208 	add.w	r2, r3, #8
 80052b8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80052bc:	f8d4 b000 	ldr.w	fp, [r4]
 80052c0:	f8c8 2000 	str.w	r2, [r8]
 80052c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80052cc:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80052d0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80052d4:	9307      	str	r3, [sp, #28]
 80052d6:	f8cd 8018 	str.w	r8, [sp, #24]
 80052da:	f04f 32ff 	mov.w	r2, #4294967295
 80052de:	4ba5      	ldr	r3, [pc, #660]	; (8005574 <_printf_float+0x2f0>)
 80052e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052e4:	f7fb fc46 	bl	8000b74 <__aeabi_dcmpun>
 80052e8:	2800      	cmp	r0, #0
 80052ea:	f040 81fb 	bne.w	80056e4 <_printf_float+0x460>
 80052ee:	f04f 32ff 	mov.w	r2, #4294967295
 80052f2:	4ba0      	ldr	r3, [pc, #640]	; (8005574 <_printf_float+0x2f0>)
 80052f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052f8:	f7fb fc1e 	bl	8000b38 <__aeabi_dcmple>
 80052fc:	2800      	cmp	r0, #0
 80052fe:	f040 81f1 	bne.w	80056e4 <_printf_float+0x460>
 8005302:	2200      	movs	r2, #0
 8005304:	2300      	movs	r3, #0
 8005306:	4640      	mov	r0, r8
 8005308:	4649      	mov	r1, r9
 800530a:	f7fb fc0b 	bl	8000b24 <__aeabi_dcmplt>
 800530e:	b110      	cbz	r0, 8005316 <_printf_float+0x92>
 8005310:	232d      	movs	r3, #45	; 0x2d
 8005312:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005316:	4b98      	ldr	r3, [pc, #608]	; (8005578 <_printf_float+0x2f4>)
 8005318:	4a98      	ldr	r2, [pc, #608]	; (800557c <_printf_float+0x2f8>)
 800531a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800531e:	bf8c      	ite	hi
 8005320:	4690      	movhi	r8, r2
 8005322:	4698      	movls	r8, r3
 8005324:	2303      	movs	r3, #3
 8005326:	f02b 0204 	bic.w	r2, fp, #4
 800532a:	6123      	str	r3, [r4, #16]
 800532c:	6022      	str	r2, [r4, #0]
 800532e:	f04f 0900 	mov.w	r9, #0
 8005332:	9700      	str	r7, [sp, #0]
 8005334:	4633      	mov	r3, r6
 8005336:	aa0b      	add	r2, sp, #44	; 0x2c
 8005338:	4621      	mov	r1, r4
 800533a:	4628      	mov	r0, r5
 800533c:	f000 f9e2 	bl	8005704 <_printf_common>
 8005340:	3001      	adds	r0, #1
 8005342:	f040 8093 	bne.w	800546c <_printf_float+0x1e8>
 8005346:	f04f 30ff 	mov.w	r0, #4294967295
 800534a:	b00d      	add	sp, #52	; 0x34
 800534c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005350:	6861      	ldr	r1, [r4, #4]
 8005352:	1c4b      	adds	r3, r1, #1
 8005354:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8005358:	d13f      	bne.n	80053da <_printf_float+0x156>
 800535a:	2306      	movs	r3, #6
 800535c:	6063      	str	r3, [r4, #4]
 800535e:	2300      	movs	r3, #0
 8005360:	9303      	str	r3, [sp, #12]
 8005362:	ab0a      	add	r3, sp, #40	; 0x28
 8005364:	9302      	str	r3, [sp, #8]
 8005366:	ab09      	add	r3, sp, #36	; 0x24
 8005368:	9300      	str	r3, [sp, #0]
 800536a:	ec49 8b10 	vmov	d0, r8, r9
 800536e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005372:	6022      	str	r2, [r4, #0]
 8005374:	f8cd a004 	str.w	sl, [sp, #4]
 8005378:	6861      	ldr	r1, [r4, #4]
 800537a:	4628      	mov	r0, r5
 800537c:	f7ff feec 	bl	8005158 <__cvt>
 8005380:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005384:	2b47      	cmp	r3, #71	; 0x47
 8005386:	4680      	mov	r8, r0
 8005388:	d109      	bne.n	800539e <_printf_float+0x11a>
 800538a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800538c:	1cd8      	adds	r0, r3, #3
 800538e:	db02      	blt.n	8005396 <_printf_float+0x112>
 8005390:	6862      	ldr	r2, [r4, #4]
 8005392:	4293      	cmp	r3, r2
 8005394:	dd57      	ble.n	8005446 <_printf_float+0x1c2>
 8005396:	f1aa 0a02 	sub.w	sl, sl, #2
 800539a:	fa5f fa8a 	uxtb.w	sl, sl
 800539e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80053a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80053a4:	d834      	bhi.n	8005410 <_printf_float+0x18c>
 80053a6:	3901      	subs	r1, #1
 80053a8:	4652      	mov	r2, sl
 80053aa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80053ae:	9109      	str	r1, [sp, #36]	; 0x24
 80053b0:	f7ff ff33 	bl	800521a <__exponent>
 80053b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80053b6:	1883      	adds	r3, r0, r2
 80053b8:	2a01      	cmp	r2, #1
 80053ba:	4681      	mov	r9, r0
 80053bc:	6123      	str	r3, [r4, #16]
 80053be:	dc02      	bgt.n	80053c6 <_printf_float+0x142>
 80053c0:	6822      	ldr	r2, [r4, #0]
 80053c2:	07d1      	lsls	r1, r2, #31
 80053c4:	d501      	bpl.n	80053ca <_printf_float+0x146>
 80053c6:	3301      	adds	r3, #1
 80053c8:	6123      	str	r3, [r4, #16]
 80053ca:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d0af      	beq.n	8005332 <_printf_float+0xae>
 80053d2:	232d      	movs	r3, #45	; 0x2d
 80053d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053d8:	e7ab      	b.n	8005332 <_printf_float+0xae>
 80053da:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 80053de:	d002      	beq.n	80053e6 <_printf_float+0x162>
 80053e0:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80053e4:	d1bb      	bne.n	800535e <_printf_float+0xda>
 80053e6:	b189      	cbz	r1, 800540c <_printf_float+0x188>
 80053e8:	2300      	movs	r3, #0
 80053ea:	9303      	str	r3, [sp, #12]
 80053ec:	ab0a      	add	r3, sp, #40	; 0x28
 80053ee:	9302      	str	r3, [sp, #8]
 80053f0:	ab09      	add	r3, sp, #36	; 0x24
 80053f2:	9300      	str	r3, [sp, #0]
 80053f4:	ec49 8b10 	vmov	d0, r8, r9
 80053f8:	6022      	str	r2, [r4, #0]
 80053fa:	f8cd a004 	str.w	sl, [sp, #4]
 80053fe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005402:	4628      	mov	r0, r5
 8005404:	f7ff fea8 	bl	8005158 <__cvt>
 8005408:	4680      	mov	r8, r0
 800540a:	e7be      	b.n	800538a <_printf_float+0x106>
 800540c:	2301      	movs	r3, #1
 800540e:	e7a5      	b.n	800535c <_printf_float+0xd8>
 8005410:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8005414:	d119      	bne.n	800544a <_printf_float+0x1c6>
 8005416:	2900      	cmp	r1, #0
 8005418:	6863      	ldr	r3, [r4, #4]
 800541a:	dd0c      	ble.n	8005436 <_printf_float+0x1b2>
 800541c:	6121      	str	r1, [r4, #16]
 800541e:	b913      	cbnz	r3, 8005426 <_printf_float+0x1a2>
 8005420:	6822      	ldr	r2, [r4, #0]
 8005422:	07d2      	lsls	r2, r2, #31
 8005424:	d502      	bpl.n	800542c <_printf_float+0x1a8>
 8005426:	3301      	adds	r3, #1
 8005428:	440b      	add	r3, r1
 800542a:	6123      	str	r3, [r4, #16]
 800542c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800542e:	65a3      	str	r3, [r4, #88]	; 0x58
 8005430:	f04f 0900 	mov.w	r9, #0
 8005434:	e7c9      	b.n	80053ca <_printf_float+0x146>
 8005436:	b913      	cbnz	r3, 800543e <_printf_float+0x1ba>
 8005438:	6822      	ldr	r2, [r4, #0]
 800543a:	07d0      	lsls	r0, r2, #31
 800543c:	d501      	bpl.n	8005442 <_printf_float+0x1be>
 800543e:	3302      	adds	r3, #2
 8005440:	e7f3      	b.n	800542a <_printf_float+0x1a6>
 8005442:	2301      	movs	r3, #1
 8005444:	e7f1      	b.n	800542a <_printf_float+0x1a6>
 8005446:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800544a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800544c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800544e:	4293      	cmp	r3, r2
 8005450:	db05      	blt.n	800545e <_printf_float+0x1da>
 8005452:	6822      	ldr	r2, [r4, #0]
 8005454:	6123      	str	r3, [r4, #16]
 8005456:	07d1      	lsls	r1, r2, #31
 8005458:	d5e8      	bpl.n	800542c <_printf_float+0x1a8>
 800545a:	3301      	adds	r3, #1
 800545c:	e7e5      	b.n	800542a <_printf_float+0x1a6>
 800545e:	2b00      	cmp	r3, #0
 8005460:	bfd4      	ite	le
 8005462:	f1c3 0302 	rsble	r3, r3, #2
 8005466:	2301      	movgt	r3, #1
 8005468:	4413      	add	r3, r2
 800546a:	e7de      	b.n	800542a <_printf_float+0x1a6>
 800546c:	6823      	ldr	r3, [r4, #0]
 800546e:	055a      	lsls	r2, r3, #21
 8005470:	d407      	bmi.n	8005482 <_printf_float+0x1fe>
 8005472:	6923      	ldr	r3, [r4, #16]
 8005474:	4642      	mov	r2, r8
 8005476:	4631      	mov	r1, r6
 8005478:	4628      	mov	r0, r5
 800547a:	47b8      	blx	r7
 800547c:	3001      	adds	r0, #1
 800547e:	d12b      	bne.n	80054d8 <_printf_float+0x254>
 8005480:	e761      	b.n	8005346 <_printf_float+0xc2>
 8005482:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005486:	f240 80e2 	bls.w	800564e <_printf_float+0x3ca>
 800548a:	2200      	movs	r2, #0
 800548c:	2300      	movs	r3, #0
 800548e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005492:	f7fb fb3d 	bl	8000b10 <__aeabi_dcmpeq>
 8005496:	2800      	cmp	r0, #0
 8005498:	d03c      	beq.n	8005514 <_printf_float+0x290>
 800549a:	2301      	movs	r3, #1
 800549c:	4a38      	ldr	r2, [pc, #224]	; (8005580 <_printf_float+0x2fc>)
 800549e:	4631      	mov	r1, r6
 80054a0:	4628      	mov	r0, r5
 80054a2:	47b8      	blx	r7
 80054a4:	3001      	adds	r0, #1
 80054a6:	f43f af4e 	beq.w	8005346 <_printf_float+0xc2>
 80054aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054ae:	429a      	cmp	r2, r3
 80054b0:	db02      	blt.n	80054b8 <_printf_float+0x234>
 80054b2:	6823      	ldr	r3, [r4, #0]
 80054b4:	07d8      	lsls	r0, r3, #31
 80054b6:	d50f      	bpl.n	80054d8 <_printf_float+0x254>
 80054b8:	9b05      	ldr	r3, [sp, #20]
 80054ba:	9a04      	ldr	r2, [sp, #16]
 80054bc:	4631      	mov	r1, r6
 80054be:	4628      	mov	r0, r5
 80054c0:	47b8      	blx	r7
 80054c2:	3001      	adds	r0, #1
 80054c4:	f43f af3f 	beq.w	8005346 <_printf_float+0xc2>
 80054c8:	f04f 0800 	mov.w	r8, #0
 80054cc:	f104 091a 	add.w	r9, r4, #26
 80054d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054d2:	3b01      	subs	r3, #1
 80054d4:	4598      	cmp	r8, r3
 80054d6:	db12      	blt.n	80054fe <_printf_float+0x27a>
 80054d8:	6823      	ldr	r3, [r4, #0]
 80054da:	079b      	lsls	r3, r3, #30
 80054dc:	d509      	bpl.n	80054f2 <_printf_float+0x26e>
 80054de:	f04f 0800 	mov.w	r8, #0
 80054e2:	f104 0919 	add.w	r9, r4, #25
 80054e6:	68e3      	ldr	r3, [r4, #12]
 80054e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80054ea:	1a9b      	subs	r3, r3, r2
 80054ec:	4598      	cmp	r8, r3
 80054ee:	f2c0 80ee 	blt.w	80056ce <_printf_float+0x44a>
 80054f2:	68e0      	ldr	r0, [r4, #12]
 80054f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054f6:	4298      	cmp	r0, r3
 80054f8:	bfb8      	it	lt
 80054fa:	4618      	movlt	r0, r3
 80054fc:	e725      	b.n	800534a <_printf_float+0xc6>
 80054fe:	2301      	movs	r3, #1
 8005500:	464a      	mov	r2, r9
 8005502:	4631      	mov	r1, r6
 8005504:	4628      	mov	r0, r5
 8005506:	47b8      	blx	r7
 8005508:	3001      	adds	r0, #1
 800550a:	f43f af1c 	beq.w	8005346 <_printf_float+0xc2>
 800550e:	f108 0801 	add.w	r8, r8, #1
 8005512:	e7dd      	b.n	80054d0 <_printf_float+0x24c>
 8005514:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005516:	2b00      	cmp	r3, #0
 8005518:	dc34      	bgt.n	8005584 <_printf_float+0x300>
 800551a:	2301      	movs	r3, #1
 800551c:	4a18      	ldr	r2, [pc, #96]	; (8005580 <_printf_float+0x2fc>)
 800551e:	4631      	mov	r1, r6
 8005520:	4628      	mov	r0, r5
 8005522:	47b8      	blx	r7
 8005524:	3001      	adds	r0, #1
 8005526:	f43f af0e 	beq.w	8005346 <_printf_float+0xc2>
 800552a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800552c:	b923      	cbnz	r3, 8005538 <_printf_float+0x2b4>
 800552e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005530:	b913      	cbnz	r3, 8005538 <_printf_float+0x2b4>
 8005532:	6823      	ldr	r3, [r4, #0]
 8005534:	07d9      	lsls	r1, r3, #31
 8005536:	d5cf      	bpl.n	80054d8 <_printf_float+0x254>
 8005538:	9b05      	ldr	r3, [sp, #20]
 800553a:	9a04      	ldr	r2, [sp, #16]
 800553c:	4631      	mov	r1, r6
 800553e:	4628      	mov	r0, r5
 8005540:	47b8      	blx	r7
 8005542:	3001      	adds	r0, #1
 8005544:	f43f aeff 	beq.w	8005346 <_printf_float+0xc2>
 8005548:	f04f 0900 	mov.w	r9, #0
 800554c:	f104 0a1a 	add.w	sl, r4, #26
 8005550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005552:	425b      	negs	r3, r3
 8005554:	4599      	cmp	r9, r3
 8005556:	db01      	blt.n	800555c <_printf_float+0x2d8>
 8005558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800555a:	e78b      	b.n	8005474 <_printf_float+0x1f0>
 800555c:	2301      	movs	r3, #1
 800555e:	4652      	mov	r2, sl
 8005560:	4631      	mov	r1, r6
 8005562:	4628      	mov	r0, r5
 8005564:	47b8      	blx	r7
 8005566:	3001      	adds	r0, #1
 8005568:	f43f aeed 	beq.w	8005346 <_printf_float+0xc2>
 800556c:	f109 0901 	add.w	r9, r9, #1
 8005570:	e7ee      	b.n	8005550 <_printf_float+0x2cc>
 8005572:	bf00      	nop
 8005574:	7fefffff 	.word	0x7fefffff
 8005578:	080076c0 	.word	0x080076c0
 800557c:	080076c4 	.word	0x080076c4
 8005580:	080076d0 	.word	0x080076d0
 8005584:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005586:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005588:	429a      	cmp	r2, r3
 800558a:	bfa8      	it	ge
 800558c:	461a      	movge	r2, r3
 800558e:	2a00      	cmp	r2, #0
 8005590:	4691      	mov	r9, r2
 8005592:	dc38      	bgt.n	8005606 <_printf_float+0x382>
 8005594:	f104 031a 	add.w	r3, r4, #26
 8005598:	f04f 0b00 	mov.w	fp, #0
 800559c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055a0:	9306      	str	r3, [sp, #24]
 80055a2:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80055a6:	ebaa 0309 	sub.w	r3, sl, r9
 80055aa:	459b      	cmp	fp, r3
 80055ac:	db33      	blt.n	8005616 <_printf_float+0x392>
 80055ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055b2:	429a      	cmp	r2, r3
 80055b4:	db3a      	blt.n	800562c <_printf_float+0x3a8>
 80055b6:	6823      	ldr	r3, [r4, #0]
 80055b8:	07da      	lsls	r2, r3, #31
 80055ba:	d437      	bmi.n	800562c <_printf_float+0x3a8>
 80055bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055c0:	eba3 020a 	sub.w	r2, r3, sl
 80055c4:	eba3 0901 	sub.w	r9, r3, r1
 80055c8:	4591      	cmp	r9, r2
 80055ca:	bfa8      	it	ge
 80055cc:	4691      	movge	r9, r2
 80055ce:	f1b9 0f00 	cmp.w	r9, #0
 80055d2:	dc33      	bgt.n	800563c <_printf_float+0x3b8>
 80055d4:	f04f 0800 	mov.w	r8, #0
 80055d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80055dc:	f104 0a1a 	add.w	sl, r4, #26
 80055e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055e2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055e4:	1a9b      	subs	r3, r3, r2
 80055e6:	eba3 0309 	sub.w	r3, r3, r9
 80055ea:	4598      	cmp	r8, r3
 80055ec:	f6bf af74 	bge.w	80054d8 <_printf_float+0x254>
 80055f0:	2301      	movs	r3, #1
 80055f2:	4652      	mov	r2, sl
 80055f4:	4631      	mov	r1, r6
 80055f6:	4628      	mov	r0, r5
 80055f8:	47b8      	blx	r7
 80055fa:	3001      	adds	r0, #1
 80055fc:	f43f aea3 	beq.w	8005346 <_printf_float+0xc2>
 8005600:	f108 0801 	add.w	r8, r8, #1
 8005604:	e7ec      	b.n	80055e0 <_printf_float+0x35c>
 8005606:	4613      	mov	r3, r2
 8005608:	4631      	mov	r1, r6
 800560a:	4642      	mov	r2, r8
 800560c:	4628      	mov	r0, r5
 800560e:	47b8      	blx	r7
 8005610:	3001      	adds	r0, #1
 8005612:	d1bf      	bne.n	8005594 <_printf_float+0x310>
 8005614:	e697      	b.n	8005346 <_printf_float+0xc2>
 8005616:	2301      	movs	r3, #1
 8005618:	9a06      	ldr	r2, [sp, #24]
 800561a:	4631      	mov	r1, r6
 800561c:	4628      	mov	r0, r5
 800561e:	47b8      	blx	r7
 8005620:	3001      	adds	r0, #1
 8005622:	f43f ae90 	beq.w	8005346 <_printf_float+0xc2>
 8005626:	f10b 0b01 	add.w	fp, fp, #1
 800562a:	e7ba      	b.n	80055a2 <_printf_float+0x31e>
 800562c:	9b05      	ldr	r3, [sp, #20]
 800562e:	9a04      	ldr	r2, [sp, #16]
 8005630:	4631      	mov	r1, r6
 8005632:	4628      	mov	r0, r5
 8005634:	47b8      	blx	r7
 8005636:	3001      	adds	r0, #1
 8005638:	d1c0      	bne.n	80055bc <_printf_float+0x338>
 800563a:	e684      	b.n	8005346 <_printf_float+0xc2>
 800563c:	464b      	mov	r3, r9
 800563e:	eb08 020a 	add.w	r2, r8, sl
 8005642:	4631      	mov	r1, r6
 8005644:	4628      	mov	r0, r5
 8005646:	47b8      	blx	r7
 8005648:	3001      	adds	r0, #1
 800564a:	d1c3      	bne.n	80055d4 <_printf_float+0x350>
 800564c:	e67b      	b.n	8005346 <_printf_float+0xc2>
 800564e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005650:	2a01      	cmp	r2, #1
 8005652:	dc01      	bgt.n	8005658 <_printf_float+0x3d4>
 8005654:	07db      	lsls	r3, r3, #31
 8005656:	d537      	bpl.n	80056c8 <_printf_float+0x444>
 8005658:	2301      	movs	r3, #1
 800565a:	4642      	mov	r2, r8
 800565c:	4631      	mov	r1, r6
 800565e:	4628      	mov	r0, r5
 8005660:	47b8      	blx	r7
 8005662:	3001      	adds	r0, #1
 8005664:	f43f ae6f 	beq.w	8005346 <_printf_float+0xc2>
 8005668:	9b05      	ldr	r3, [sp, #20]
 800566a:	9a04      	ldr	r2, [sp, #16]
 800566c:	4631      	mov	r1, r6
 800566e:	4628      	mov	r0, r5
 8005670:	47b8      	blx	r7
 8005672:	3001      	adds	r0, #1
 8005674:	f43f ae67 	beq.w	8005346 <_printf_float+0xc2>
 8005678:	2200      	movs	r2, #0
 800567a:	2300      	movs	r3, #0
 800567c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005680:	f7fb fa46 	bl	8000b10 <__aeabi_dcmpeq>
 8005684:	b158      	cbz	r0, 800569e <_printf_float+0x41a>
 8005686:	f04f 0800 	mov.w	r8, #0
 800568a:	f104 0a1a 	add.w	sl, r4, #26
 800568e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005690:	3b01      	subs	r3, #1
 8005692:	4598      	cmp	r8, r3
 8005694:	db0d      	blt.n	80056b2 <_printf_float+0x42e>
 8005696:	464b      	mov	r3, r9
 8005698:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800569c:	e6eb      	b.n	8005476 <_printf_float+0x1f2>
 800569e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056a0:	f108 0201 	add.w	r2, r8, #1
 80056a4:	3b01      	subs	r3, #1
 80056a6:	4631      	mov	r1, r6
 80056a8:	4628      	mov	r0, r5
 80056aa:	47b8      	blx	r7
 80056ac:	3001      	adds	r0, #1
 80056ae:	d1f2      	bne.n	8005696 <_printf_float+0x412>
 80056b0:	e649      	b.n	8005346 <_printf_float+0xc2>
 80056b2:	2301      	movs	r3, #1
 80056b4:	4652      	mov	r2, sl
 80056b6:	4631      	mov	r1, r6
 80056b8:	4628      	mov	r0, r5
 80056ba:	47b8      	blx	r7
 80056bc:	3001      	adds	r0, #1
 80056be:	f43f ae42 	beq.w	8005346 <_printf_float+0xc2>
 80056c2:	f108 0801 	add.w	r8, r8, #1
 80056c6:	e7e2      	b.n	800568e <_printf_float+0x40a>
 80056c8:	2301      	movs	r3, #1
 80056ca:	4642      	mov	r2, r8
 80056cc:	e7eb      	b.n	80056a6 <_printf_float+0x422>
 80056ce:	2301      	movs	r3, #1
 80056d0:	464a      	mov	r2, r9
 80056d2:	4631      	mov	r1, r6
 80056d4:	4628      	mov	r0, r5
 80056d6:	47b8      	blx	r7
 80056d8:	3001      	adds	r0, #1
 80056da:	f43f ae34 	beq.w	8005346 <_printf_float+0xc2>
 80056de:	f108 0801 	add.w	r8, r8, #1
 80056e2:	e700      	b.n	80054e6 <_printf_float+0x262>
 80056e4:	4642      	mov	r2, r8
 80056e6:	464b      	mov	r3, r9
 80056e8:	4640      	mov	r0, r8
 80056ea:	4649      	mov	r1, r9
 80056ec:	f7fb fa42 	bl	8000b74 <__aeabi_dcmpun>
 80056f0:	2800      	cmp	r0, #0
 80056f2:	f43f ae2d 	beq.w	8005350 <_printf_float+0xcc>
 80056f6:	4b01      	ldr	r3, [pc, #4]	; (80056fc <_printf_float+0x478>)
 80056f8:	4a01      	ldr	r2, [pc, #4]	; (8005700 <_printf_float+0x47c>)
 80056fa:	e60e      	b.n	800531a <_printf_float+0x96>
 80056fc:	080076c8 	.word	0x080076c8
 8005700:	080076cc 	.word	0x080076cc

08005704 <_printf_common>:
 8005704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005708:	4691      	mov	r9, r2
 800570a:	461f      	mov	r7, r3
 800570c:	688a      	ldr	r2, [r1, #8]
 800570e:	690b      	ldr	r3, [r1, #16]
 8005710:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005714:	4293      	cmp	r3, r2
 8005716:	bfb8      	it	lt
 8005718:	4613      	movlt	r3, r2
 800571a:	f8c9 3000 	str.w	r3, [r9]
 800571e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005722:	4606      	mov	r6, r0
 8005724:	460c      	mov	r4, r1
 8005726:	b112      	cbz	r2, 800572e <_printf_common+0x2a>
 8005728:	3301      	adds	r3, #1
 800572a:	f8c9 3000 	str.w	r3, [r9]
 800572e:	6823      	ldr	r3, [r4, #0]
 8005730:	0699      	lsls	r1, r3, #26
 8005732:	bf42      	ittt	mi
 8005734:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005738:	3302      	addmi	r3, #2
 800573a:	f8c9 3000 	strmi.w	r3, [r9]
 800573e:	6825      	ldr	r5, [r4, #0]
 8005740:	f015 0506 	ands.w	r5, r5, #6
 8005744:	d107      	bne.n	8005756 <_printf_common+0x52>
 8005746:	f104 0a19 	add.w	sl, r4, #25
 800574a:	68e3      	ldr	r3, [r4, #12]
 800574c:	f8d9 2000 	ldr.w	r2, [r9]
 8005750:	1a9b      	subs	r3, r3, r2
 8005752:	429d      	cmp	r5, r3
 8005754:	db29      	blt.n	80057aa <_printf_common+0xa6>
 8005756:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800575a:	6822      	ldr	r2, [r4, #0]
 800575c:	3300      	adds	r3, #0
 800575e:	bf18      	it	ne
 8005760:	2301      	movne	r3, #1
 8005762:	0692      	lsls	r2, r2, #26
 8005764:	d42e      	bmi.n	80057c4 <_printf_common+0xc0>
 8005766:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800576a:	4639      	mov	r1, r7
 800576c:	4630      	mov	r0, r6
 800576e:	47c0      	blx	r8
 8005770:	3001      	adds	r0, #1
 8005772:	d021      	beq.n	80057b8 <_printf_common+0xb4>
 8005774:	6823      	ldr	r3, [r4, #0]
 8005776:	68e5      	ldr	r5, [r4, #12]
 8005778:	f8d9 2000 	ldr.w	r2, [r9]
 800577c:	f003 0306 	and.w	r3, r3, #6
 8005780:	2b04      	cmp	r3, #4
 8005782:	bf08      	it	eq
 8005784:	1aad      	subeq	r5, r5, r2
 8005786:	68a3      	ldr	r3, [r4, #8]
 8005788:	6922      	ldr	r2, [r4, #16]
 800578a:	bf0c      	ite	eq
 800578c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005790:	2500      	movne	r5, #0
 8005792:	4293      	cmp	r3, r2
 8005794:	bfc4      	itt	gt
 8005796:	1a9b      	subgt	r3, r3, r2
 8005798:	18ed      	addgt	r5, r5, r3
 800579a:	f04f 0900 	mov.w	r9, #0
 800579e:	341a      	adds	r4, #26
 80057a0:	454d      	cmp	r5, r9
 80057a2:	d11b      	bne.n	80057dc <_printf_common+0xd8>
 80057a4:	2000      	movs	r0, #0
 80057a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057aa:	2301      	movs	r3, #1
 80057ac:	4652      	mov	r2, sl
 80057ae:	4639      	mov	r1, r7
 80057b0:	4630      	mov	r0, r6
 80057b2:	47c0      	blx	r8
 80057b4:	3001      	adds	r0, #1
 80057b6:	d103      	bne.n	80057c0 <_printf_common+0xbc>
 80057b8:	f04f 30ff 	mov.w	r0, #4294967295
 80057bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057c0:	3501      	adds	r5, #1
 80057c2:	e7c2      	b.n	800574a <_printf_common+0x46>
 80057c4:	18e1      	adds	r1, r4, r3
 80057c6:	1c5a      	adds	r2, r3, #1
 80057c8:	2030      	movs	r0, #48	; 0x30
 80057ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80057ce:	4422      	add	r2, r4
 80057d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80057d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80057d8:	3302      	adds	r3, #2
 80057da:	e7c4      	b.n	8005766 <_printf_common+0x62>
 80057dc:	2301      	movs	r3, #1
 80057de:	4622      	mov	r2, r4
 80057e0:	4639      	mov	r1, r7
 80057e2:	4630      	mov	r0, r6
 80057e4:	47c0      	blx	r8
 80057e6:	3001      	adds	r0, #1
 80057e8:	d0e6      	beq.n	80057b8 <_printf_common+0xb4>
 80057ea:	f109 0901 	add.w	r9, r9, #1
 80057ee:	e7d7      	b.n	80057a0 <_printf_common+0x9c>

080057f0 <_printf_i>:
 80057f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80057f4:	4617      	mov	r7, r2
 80057f6:	7e0a      	ldrb	r2, [r1, #24]
 80057f8:	b085      	sub	sp, #20
 80057fa:	2a6e      	cmp	r2, #110	; 0x6e
 80057fc:	4698      	mov	r8, r3
 80057fe:	4606      	mov	r6, r0
 8005800:	460c      	mov	r4, r1
 8005802:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005804:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005808:	f000 80bc 	beq.w	8005984 <_printf_i+0x194>
 800580c:	d81a      	bhi.n	8005844 <_printf_i+0x54>
 800580e:	2a63      	cmp	r2, #99	; 0x63
 8005810:	d02e      	beq.n	8005870 <_printf_i+0x80>
 8005812:	d80a      	bhi.n	800582a <_printf_i+0x3a>
 8005814:	2a00      	cmp	r2, #0
 8005816:	f000 80c8 	beq.w	80059aa <_printf_i+0x1ba>
 800581a:	2a58      	cmp	r2, #88	; 0x58
 800581c:	f000 808a 	beq.w	8005934 <_printf_i+0x144>
 8005820:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005824:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005828:	e02a      	b.n	8005880 <_printf_i+0x90>
 800582a:	2a64      	cmp	r2, #100	; 0x64
 800582c:	d001      	beq.n	8005832 <_printf_i+0x42>
 800582e:	2a69      	cmp	r2, #105	; 0x69
 8005830:	d1f6      	bne.n	8005820 <_printf_i+0x30>
 8005832:	6821      	ldr	r1, [r4, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	f011 0f80 	tst.w	r1, #128	; 0x80
 800583a:	d023      	beq.n	8005884 <_printf_i+0x94>
 800583c:	1d11      	adds	r1, r2, #4
 800583e:	6019      	str	r1, [r3, #0]
 8005840:	6813      	ldr	r3, [r2, #0]
 8005842:	e027      	b.n	8005894 <_printf_i+0xa4>
 8005844:	2a73      	cmp	r2, #115	; 0x73
 8005846:	f000 80b4 	beq.w	80059b2 <_printf_i+0x1c2>
 800584a:	d808      	bhi.n	800585e <_printf_i+0x6e>
 800584c:	2a6f      	cmp	r2, #111	; 0x6f
 800584e:	d02a      	beq.n	80058a6 <_printf_i+0xb6>
 8005850:	2a70      	cmp	r2, #112	; 0x70
 8005852:	d1e5      	bne.n	8005820 <_printf_i+0x30>
 8005854:	680a      	ldr	r2, [r1, #0]
 8005856:	f042 0220 	orr.w	r2, r2, #32
 800585a:	600a      	str	r2, [r1, #0]
 800585c:	e003      	b.n	8005866 <_printf_i+0x76>
 800585e:	2a75      	cmp	r2, #117	; 0x75
 8005860:	d021      	beq.n	80058a6 <_printf_i+0xb6>
 8005862:	2a78      	cmp	r2, #120	; 0x78
 8005864:	d1dc      	bne.n	8005820 <_printf_i+0x30>
 8005866:	2278      	movs	r2, #120	; 0x78
 8005868:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800586c:	496e      	ldr	r1, [pc, #440]	; (8005a28 <_printf_i+0x238>)
 800586e:	e064      	b.n	800593a <_printf_i+0x14a>
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005876:	1d11      	adds	r1, r2, #4
 8005878:	6019      	str	r1, [r3, #0]
 800587a:	6813      	ldr	r3, [r2, #0]
 800587c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005880:	2301      	movs	r3, #1
 8005882:	e0a3      	b.n	80059cc <_printf_i+0x1dc>
 8005884:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005888:	f102 0104 	add.w	r1, r2, #4
 800588c:	6019      	str	r1, [r3, #0]
 800588e:	d0d7      	beq.n	8005840 <_printf_i+0x50>
 8005890:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005894:	2b00      	cmp	r3, #0
 8005896:	da03      	bge.n	80058a0 <_printf_i+0xb0>
 8005898:	222d      	movs	r2, #45	; 0x2d
 800589a:	425b      	negs	r3, r3
 800589c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80058a0:	4962      	ldr	r1, [pc, #392]	; (8005a2c <_printf_i+0x23c>)
 80058a2:	220a      	movs	r2, #10
 80058a4:	e017      	b.n	80058d6 <_printf_i+0xe6>
 80058a6:	6820      	ldr	r0, [r4, #0]
 80058a8:	6819      	ldr	r1, [r3, #0]
 80058aa:	f010 0f80 	tst.w	r0, #128	; 0x80
 80058ae:	d003      	beq.n	80058b8 <_printf_i+0xc8>
 80058b0:	1d08      	adds	r0, r1, #4
 80058b2:	6018      	str	r0, [r3, #0]
 80058b4:	680b      	ldr	r3, [r1, #0]
 80058b6:	e006      	b.n	80058c6 <_printf_i+0xd6>
 80058b8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80058bc:	f101 0004 	add.w	r0, r1, #4
 80058c0:	6018      	str	r0, [r3, #0]
 80058c2:	d0f7      	beq.n	80058b4 <_printf_i+0xc4>
 80058c4:	880b      	ldrh	r3, [r1, #0]
 80058c6:	4959      	ldr	r1, [pc, #356]	; (8005a2c <_printf_i+0x23c>)
 80058c8:	2a6f      	cmp	r2, #111	; 0x6f
 80058ca:	bf14      	ite	ne
 80058cc:	220a      	movne	r2, #10
 80058ce:	2208      	moveq	r2, #8
 80058d0:	2000      	movs	r0, #0
 80058d2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80058d6:	6865      	ldr	r5, [r4, #4]
 80058d8:	60a5      	str	r5, [r4, #8]
 80058da:	2d00      	cmp	r5, #0
 80058dc:	f2c0 809c 	blt.w	8005a18 <_printf_i+0x228>
 80058e0:	6820      	ldr	r0, [r4, #0]
 80058e2:	f020 0004 	bic.w	r0, r0, #4
 80058e6:	6020      	str	r0, [r4, #0]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d13f      	bne.n	800596c <_printf_i+0x17c>
 80058ec:	2d00      	cmp	r5, #0
 80058ee:	f040 8095 	bne.w	8005a1c <_printf_i+0x22c>
 80058f2:	4675      	mov	r5, lr
 80058f4:	2a08      	cmp	r2, #8
 80058f6:	d10b      	bne.n	8005910 <_printf_i+0x120>
 80058f8:	6823      	ldr	r3, [r4, #0]
 80058fa:	07da      	lsls	r2, r3, #31
 80058fc:	d508      	bpl.n	8005910 <_printf_i+0x120>
 80058fe:	6923      	ldr	r3, [r4, #16]
 8005900:	6862      	ldr	r2, [r4, #4]
 8005902:	429a      	cmp	r2, r3
 8005904:	bfde      	ittt	le
 8005906:	2330      	movle	r3, #48	; 0x30
 8005908:	f805 3c01 	strble.w	r3, [r5, #-1]
 800590c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005910:	ebae 0305 	sub.w	r3, lr, r5
 8005914:	6123      	str	r3, [r4, #16]
 8005916:	f8cd 8000 	str.w	r8, [sp]
 800591a:	463b      	mov	r3, r7
 800591c:	aa03      	add	r2, sp, #12
 800591e:	4621      	mov	r1, r4
 8005920:	4630      	mov	r0, r6
 8005922:	f7ff feef 	bl	8005704 <_printf_common>
 8005926:	3001      	adds	r0, #1
 8005928:	d155      	bne.n	80059d6 <_printf_i+0x1e6>
 800592a:	f04f 30ff 	mov.w	r0, #4294967295
 800592e:	b005      	add	sp, #20
 8005930:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005934:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005938:	493c      	ldr	r1, [pc, #240]	; (8005a2c <_printf_i+0x23c>)
 800593a:	6822      	ldr	r2, [r4, #0]
 800593c:	6818      	ldr	r0, [r3, #0]
 800593e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005942:	f100 0504 	add.w	r5, r0, #4
 8005946:	601d      	str	r5, [r3, #0]
 8005948:	d001      	beq.n	800594e <_printf_i+0x15e>
 800594a:	6803      	ldr	r3, [r0, #0]
 800594c:	e002      	b.n	8005954 <_printf_i+0x164>
 800594e:	0655      	lsls	r5, r2, #25
 8005950:	d5fb      	bpl.n	800594a <_printf_i+0x15a>
 8005952:	8803      	ldrh	r3, [r0, #0]
 8005954:	07d0      	lsls	r0, r2, #31
 8005956:	bf44      	itt	mi
 8005958:	f042 0220 	orrmi.w	r2, r2, #32
 800595c:	6022      	strmi	r2, [r4, #0]
 800595e:	b91b      	cbnz	r3, 8005968 <_printf_i+0x178>
 8005960:	6822      	ldr	r2, [r4, #0]
 8005962:	f022 0220 	bic.w	r2, r2, #32
 8005966:	6022      	str	r2, [r4, #0]
 8005968:	2210      	movs	r2, #16
 800596a:	e7b1      	b.n	80058d0 <_printf_i+0xe0>
 800596c:	4675      	mov	r5, lr
 800596e:	fbb3 f0f2 	udiv	r0, r3, r2
 8005972:	fb02 3310 	mls	r3, r2, r0, r3
 8005976:	5ccb      	ldrb	r3, [r1, r3]
 8005978:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800597c:	4603      	mov	r3, r0
 800597e:	2800      	cmp	r0, #0
 8005980:	d1f5      	bne.n	800596e <_printf_i+0x17e>
 8005982:	e7b7      	b.n	80058f4 <_printf_i+0x104>
 8005984:	6808      	ldr	r0, [r1, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	6949      	ldr	r1, [r1, #20]
 800598a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800598e:	d004      	beq.n	800599a <_printf_i+0x1aa>
 8005990:	1d10      	adds	r0, r2, #4
 8005992:	6018      	str	r0, [r3, #0]
 8005994:	6813      	ldr	r3, [r2, #0]
 8005996:	6019      	str	r1, [r3, #0]
 8005998:	e007      	b.n	80059aa <_printf_i+0x1ba>
 800599a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800599e:	f102 0004 	add.w	r0, r2, #4
 80059a2:	6018      	str	r0, [r3, #0]
 80059a4:	6813      	ldr	r3, [r2, #0]
 80059a6:	d0f6      	beq.n	8005996 <_printf_i+0x1a6>
 80059a8:	8019      	strh	r1, [r3, #0]
 80059aa:	2300      	movs	r3, #0
 80059ac:	6123      	str	r3, [r4, #16]
 80059ae:	4675      	mov	r5, lr
 80059b0:	e7b1      	b.n	8005916 <_printf_i+0x126>
 80059b2:	681a      	ldr	r2, [r3, #0]
 80059b4:	1d11      	adds	r1, r2, #4
 80059b6:	6019      	str	r1, [r3, #0]
 80059b8:	6815      	ldr	r5, [r2, #0]
 80059ba:	6862      	ldr	r2, [r4, #4]
 80059bc:	2100      	movs	r1, #0
 80059be:	4628      	mov	r0, r5
 80059c0:	f7fa fc36 	bl	8000230 <memchr>
 80059c4:	b108      	cbz	r0, 80059ca <_printf_i+0x1da>
 80059c6:	1b40      	subs	r0, r0, r5
 80059c8:	6060      	str	r0, [r4, #4]
 80059ca:	6863      	ldr	r3, [r4, #4]
 80059cc:	6123      	str	r3, [r4, #16]
 80059ce:	2300      	movs	r3, #0
 80059d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059d4:	e79f      	b.n	8005916 <_printf_i+0x126>
 80059d6:	6923      	ldr	r3, [r4, #16]
 80059d8:	462a      	mov	r2, r5
 80059da:	4639      	mov	r1, r7
 80059dc:	4630      	mov	r0, r6
 80059de:	47c0      	blx	r8
 80059e0:	3001      	adds	r0, #1
 80059e2:	d0a2      	beq.n	800592a <_printf_i+0x13a>
 80059e4:	6823      	ldr	r3, [r4, #0]
 80059e6:	079b      	lsls	r3, r3, #30
 80059e8:	d507      	bpl.n	80059fa <_printf_i+0x20a>
 80059ea:	2500      	movs	r5, #0
 80059ec:	f104 0919 	add.w	r9, r4, #25
 80059f0:	68e3      	ldr	r3, [r4, #12]
 80059f2:	9a03      	ldr	r2, [sp, #12]
 80059f4:	1a9b      	subs	r3, r3, r2
 80059f6:	429d      	cmp	r5, r3
 80059f8:	db05      	blt.n	8005a06 <_printf_i+0x216>
 80059fa:	68e0      	ldr	r0, [r4, #12]
 80059fc:	9b03      	ldr	r3, [sp, #12]
 80059fe:	4298      	cmp	r0, r3
 8005a00:	bfb8      	it	lt
 8005a02:	4618      	movlt	r0, r3
 8005a04:	e793      	b.n	800592e <_printf_i+0x13e>
 8005a06:	2301      	movs	r3, #1
 8005a08:	464a      	mov	r2, r9
 8005a0a:	4639      	mov	r1, r7
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	47c0      	blx	r8
 8005a10:	3001      	adds	r0, #1
 8005a12:	d08a      	beq.n	800592a <_printf_i+0x13a>
 8005a14:	3501      	adds	r5, #1
 8005a16:	e7eb      	b.n	80059f0 <_printf_i+0x200>
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1a7      	bne.n	800596c <_printf_i+0x17c>
 8005a1c:	780b      	ldrb	r3, [r1, #0]
 8005a1e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005a22:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005a26:	e765      	b.n	80058f4 <_printf_i+0x104>
 8005a28:	080076e3 	.word	0x080076e3
 8005a2c:	080076d2 	.word	0x080076d2

08005a30 <iprintf>:
 8005a30:	b40f      	push	{r0, r1, r2, r3}
 8005a32:	4b0a      	ldr	r3, [pc, #40]	; (8005a5c <iprintf+0x2c>)
 8005a34:	b513      	push	{r0, r1, r4, lr}
 8005a36:	681c      	ldr	r4, [r3, #0]
 8005a38:	b124      	cbz	r4, 8005a44 <iprintf+0x14>
 8005a3a:	69a3      	ldr	r3, [r4, #24]
 8005a3c:	b913      	cbnz	r3, 8005a44 <iprintf+0x14>
 8005a3e:	4620      	mov	r0, r4
 8005a40:	f7ff fa28 	bl	8004e94 <__sinit>
 8005a44:	ab05      	add	r3, sp, #20
 8005a46:	9a04      	ldr	r2, [sp, #16]
 8005a48:	68a1      	ldr	r1, [r4, #8]
 8005a4a:	9301      	str	r3, [sp, #4]
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	f001 fb2f 	bl	80070b0 <_vfiprintf_r>
 8005a52:	b002      	add	sp, #8
 8005a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a58:	b004      	add	sp, #16
 8005a5a:	4770      	bx	lr
 8005a5c:	20000010 	.word	0x20000010

08005a60 <_sbrk_r>:
 8005a60:	b538      	push	{r3, r4, r5, lr}
 8005a62:	4c06      	ldr	r4, [pc, #24]	; (8005a7c <_sbrk_r+0x1c>)
 8005a64:	2300      	movs	r3, #0
 8005a66:	4605      	mov	r5, r0
 8005a68:	4608      	mov	r0, r1
 8005a6a:	6023      	str	r3, [r4, #0]
 8005a6c:	f7fe fd6e 	bl	800454c <_sbrk>
 8005a70:	1c43      	adds	r3, r0, #1
 8005a72:	d102      	bne.n	8005a7a <_sbrk_r+0x1a>
 8005a74:	6823      	ldr	r3, [r4, #0]
 8005a76:	b103      	cbz	r3, 8005a7a <_sbrk_r+0x1a>
 8005a78:	602b      	str	r3, [r5, #0]
 8005a7a:	bd38      	pop	{r3, r4, r5, pc}
 8005a7c:	200007b4 	.word	0x200007b4

08005a80 <setbuf>:
 8005a80:	2900      	cmp	r1, #0
 8005a82:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a86:	bf0c      	ite	eq
 8005a88:	2202      	moveq	r2, #2
 8005a8a:	2200      	movne	r2, #0
 8005a8c:	f000 b800 	b.w	8005a90 <setvbuf>

08005a90 <setvbuf>:
 8005a90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005a94:	461d      	mov	r5, r3
 8005a96:	4b51      	ldr	r3, [pc, #324]	; (8005bdc <setvbuf+0x14c>)
 8005a98:	681e      	ldr	r6, [r3, #0]
 8005a9a:	4604      	mov	r4, r0
 8005a9c:	460f      	mov	r7, r1
 8005a9e:	4690      	mov	r8, r2
 8005aa0:	b126      	cbz	r6, 8005aac <setvbuf+0x1c>
 8005aa2:	69b3      	ldr	r3, [r6, #24]
 8005aa4:	b913      	cbnz	r3, 8005aac <setvbuf+0x1c>
 8005aa6:	4630      	mov	r0, r6
 8005aa8:	f7ff f9f4 	bl	8004e94 <__sinit>
 8005aac:	4b4c      	ldr	r3, [pc, #304]	; (8005be0 <setvbuf+0x150>)
 8005aae:	429c      	cmp	r4, r3
 8005ab0:	d152      	bne.n	8005b58 <setvbuf+0xc8>
 8005ab2:	6874      	ldr	r4, [r6, #4]
 8005ab4:	f1b8 0f02 	cmp.w	r8, #2
 8005ab8:	d006      	beq.n	8005ac8 <setvbuf+0x38>
 8005aba:	f1b8 0f01 	cmp.w	r8, #1
 8005abe:	f200 8089 	bhi.w	8005bd4 <setvbuf+0x144>
 8005ac2:	2d00      	cmp	r5, #0
 8005ac4:	f2c0 8086 	blt.w	8005bd4 <setvbuf+0x144>
 8005ac8:	4621      	mov	r1, r4
 8005aca:	4630      	mov	r0, r6
 8005acc:	f7ff f966 	bl	8004d9c <_fflush_r>
 8005ad0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ad2:	b141      	cbz	r1, 8005ae6 <setvbuf+0x56>
 8005ad4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ad8:	4299      	cmp	r1, r3
 8005ada:	d002      	beq.n	8005ae2 <setvbuf+0x52>
 8005adc:	4630      	mov	r0, r6
 8005ade:	f7ff fa8f 	bl	8005000 <_free_r>
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	6363      	str	r3, [r4, #52]	; 0x34
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	61a3      	str	r3, [r4, #24]
 8005aea:	6063      	str	r3, [r4, #4]
 8005aec:	89a3      	ldrh	r3, [r4, #12]
 8005aee:	061b      	lsls	r3, r3, #24
 8005af0:	d503      	bpl.n	8005afa <setvbuf+0x6a>
 8005af2:	6921      	ldr	r1, [r4, #16]
 8005af4:	4630      	mov	r0, r6
 8005af6:	f7ff fa83 	bl	8005000 <_free_r>
 8005afa:	89a3      	ldrh	r3, [r4, #12]
 8005afc:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005b00:	f023 0303 	bic.w	r3, r3, #3
 8005b04:	f1b8 0f02 	cmp.w	r8, #2
 8005b08:	81a3      	strh	r3, [r4, #12]
 8005b0a:	d05d      	beq.n	8005bc8 <setvbuf+0x138>
 8005b0c:	ab01      	add	r3, sp, #4
 8005b0e:	466a      	mov	r2, sp
 8005b10:	4621      	mov	r1, r4
 8005b12:	4630      	mov	r0, r6
 8005b14:	f000 ff4a 	bl	80069ac <__swhatbuf_r>
 8005b18:	89a3      	ldrh	r3, [r4, #12]
 8005b1a:	4318      	orrs	r0, r3
 8005b1c:	81a0      	strh	r0, [r4, #12]
 8005b1e:	bb2d      	cbnz	r5, 8005b6c <setvbuf+0xdc>
 8005b20:	9d00      	ldr	r5, [sp, #0]
 8005b22:	4628      	mov	r0, r5
 8005b24:	f000 ffa6 	bl	8006a74 <malloc>
 8005b28:	4607      	mov	r7, r0
 8005b2a:	2800      	cmp	r0, #0
 8005b2c:	d14e      	bne.n	8005bcc <setvbuf+0x13c>
 8005b2e:	f8dd 9000 	ldr.w	r9, [sp]
 8005b32:	45a9      	cmp	r9, r5
 8005b34:	d13c      	bne.n	8005bb0 <setvbuf+0x120>
 8005b36:	f04f 30ff 	mov.w	r0, #4294967295
 8005b3a:	89a3      	ldrh	r3, [r4, #12]
 8005b3c:	f043 0302 	orr.w	r3, r3, #2
 8005b40:	81a3      	strh	r3, [r4, #12]
 8005b42:	2300      	movs	r3, #0
 8005b44:	60a3      	str	r3, [r4, #8]
 8005b46:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005b4a:	6023      	str	r3, [r4, #0]
 8005b4c:	6123      	str	r3, [r4, #16]
 8005b4e:	2301      	movs	r3, #1
 8005b50:	6163      	str	r3, [r4, #20]
 8005b52:	b003      	add	sp, #12
 8005b54:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005b58:	4b22      	ldr	r3, [pc, #136]	; (8005be4 <setvbuf+0x154>)
 8005b5a:	429c      	cmp	r4, r3
 8005b5c:	d101      	bne.n	8005b62 <setvbuf+0xd2>
 8005b5e:	68b4      	ldr	r4, [r6, #8]
 8005b60:	e7a8      	b.n	8005ab4 <setvbuf+0x24>
 8005b62:	4b21      	ldr	r3, [pc, #132]	; (8005be8 <setvbuf+0x158>)
 8005b64:	429c      	cmp	r4, r3
 8005b66:	bf08      	it	eq
 8005b68:	68f4      	ldreq	r4, [r6, #12]
 8005b6a:	e7a3      	b.n	8005ab4 <setvbuf+0x24>
 8005b6c:	2f00      	cmp	r7, #0
 8005b6e:	d0d8      	beq.n	8005b22 <setvbuf+0x92>
 8005b70:	69b3      	ldr	r3, [r6, #24]
 8005b72:	b913      	cbnz	r3, 8005b7a <setvbuf+0xea>
 8005b74:	4630      	mov	r0, r6
 8005b76:	f7ff f98d 	bl	8004e94 <__sinit>
 8005b7a:	f1b8 0f01 	cmp.w	r8, #1
 8005b7e:	bf08      	it	eq
 8005b80:	89a3      	ldrheq	r3, [r4, #12]
 8005b82:	6027      	str	r7, [r4, #0]
 8005b84:	bf04      	itt	eq
 8005b86:	f043 0301 	orreq.w	r3, r3, #1
 8005b8a:	81a3      	strheq	r3, [r4, #12]
 8005b8c:	89a3      	ldrh	r3, [r4, #12]
 8005b8e:	6127      	str	r7, [r4, #16]
 8005b90:	f013 0008 	ands.w	r0, r3, #8
 8005b94:	6165      	str	r5, [r4, #20]
 8005b96:	d01b      	beq.n	8005bd0 <setvbuf+0x140>
 8005b98:	f013 0001 	ands.w	r0, r3, #1
 8005b9c:	bf18      	it	ne
 8005b9e:	426d      	negne	r5, r5
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	bf1d      	ittte	ne
 8005ba6:	60a3      	strne	r3, [r4, #8]
 8005ba8:	61a5      	strne	r5, [r4, #24]
 8005baa:	4618      	movne	r0, r3
 8005bac:	60a5      	streq	r5, [r4, #8]
 8005bae:	e7d0      	b.n	8005b52 <setvbuf+0xc2>
 8005bb0:	4648      	mov	r0, r9
 8005bb2:	f000 ff5f 	bl	8006a74 <malloc>
 8005bb6:	4607      	mov	r7, r0
 8005bb8:	2800      	cmp	r0, #0
 8005bba:	d0bc      	beq.n	8005b36 <setvbuf+0xa6>
 8005bbc:	89a3      	ldrh	r3, [r4, #12]
 8005bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bc2:	81a3      	strh	r3, [r4, #12]
 8005bc4:	464d      	mov	r5, r9
 8005bc6:	e7d3      	b.n	8005b70 <setvbuf+0xe0>
 8005bc8:	2000      	movs	r0, #0
 8005bca:	e7b6      	b.n	8005b3a <setvbuf+0xaa>
 8005bcc:	46a9      	mov	r9, r5
 8005bce:	e7f5      	b.n	8005bbc <setvbuf+0x12c>
 8005bd0:	60a0      	str	r0, [r4, #8]
 8005bd2:	e7be      	b.n	8005b52 <setvbuf+0xc2>
 8005bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8005bd8:	e7bb      	b.n	8005b52 <setvbuf+0xc2>
 8005bda:	bf00      	nop
 8005bdc:	20000010 	.word	0x20000010
 8005be0:	0800767c 	.word	0x0800767c
 8005be4:	0800769c 	.word	0x0800769c
 8005be8:	0800765c 	.word	0x0800765c

08005bec <__sread>:
 8005bec:	b510      	push	{r4, lr}
 8005bee:	460c      	mov	r4, r1
 8005bf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bf4:	f001 fb72 	bl	80072dc <_read_r>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	bfab      	itete	ge
 8005bfc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005bfe:	89a3      	ldrhlt	r3, [r4, #12]
 8005c00:	181b      	addge	r3, r3, r0
 8005c02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c06:	bfac      	ite	ge
 8005c08:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c0a:	81a3      	strhlt	r3, [r4, #12]
 8005c0c:	bd10      	pop	{r4, pc}

08005c0e <__swrite>:
 8005c0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c12:	461f      	mov	r7, r3
 8005c14:	898b      	ldrh	r3, [r1, #12]
 8005c16:	05db      	lsls	r3, r3, #23
 8005c18:	4605      	mov	r5, r0
 8005c1a:	460c      	mov	r4, r1
 8005c1c:	4616      	mov	r6, r2
 8005c1e:	d505      	bpl.n	8005c2c <__swrite+0x1e>
 8005c20:	2302      	movs	r3, #2
 8005c22:	2200      	movs	r2, #0
 8005c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c28:	f000 feae 	bl	8006988 <_lseek_r>
 8005c2c:	89a3      	ldrh	r3, [r4, #12]
 8005c2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c36:	81a3      	strh	r3, [r4, #12]
 8005c38:	4632      	mov	r2, r6
 8005c3a:	463b      	mov	r3, r7
 8005c3c:	4628      	mov	r0, r5
 8005c3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c42:	f000 b817 	b.w	8005c74 <_write_r>

08005c46 <__sseek>:
 8005c46:	b510      	push	{r4, lr}
 8005c48:	460c      	mov	r4, r1
 8005c4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c4e:	f000 fe9b 	bl	8006988 <_lseek_r>
 8005c52:	1c43      	adds	r3, r0, #1
 8005c54:	89a3      	ldrh	r3, [r4, #12]
 8005c56:	bf15      	itete	ne
 8005c58:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c62:	81a3      	strheq	r3, [r4, #12]
 8005c64:	bf18      	it	ne
 8005c66:	81a3      	strhne	r3, [r4, #12]
 8005c68:	bd10      	pop	{r4, pc}

08005c6a <__sclose>:
 8005c6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c6e:	f000 b813 	b.w	8005c98 <_close_r>
	...

08005c74 <_write_r>:
 8005c74:	b538      	push	{r3, r4, r5, lr}
 8005c76:	4c07      	ldr	r4, [pc, #28]	; (8005c94 <_write_r+0x20>)
 8005c78:	4605      	mov	r5, r0
 8005c7a:	4608      	mov	r0, r1
 8005c7c:	4611      	mov	r1, r2
 8005c7e:	2200      	movs	r2, #0
 8005c80:	6022      	str	r2, [r4, #0]
 8005c82:	461a      	mov	r2, r3
 8005c84:	f7fe fc54 	bl	8004530 <_write>
 8005c88:	1c43      	adds	r3, r0, #1
 8005c8a:	d102      	bne.n	8005c92 <_write_r+0x1e>
 8005c8c:	6823      	ldr	r3, [r4, #0]
 8005c8e:	b103      	cbz	r3, 8005c92 <_write_r+0x1e>
 8005c90:	602b      	str	r3, [r5, #0]
 8005c92:	bd38      	pop	{r3, r4, r5, pc}
 8005c94:	200007b4 	.word	0x200007b4

08005c98 <_close_r>:
 8005c98:	b538      	push	{r3, r4, r5, lr}
 8005c9a:	4c06      	ldr	r4, [pc, #24]	; (8005cb4 <_close_r+0x1c>)
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	4605      	mov	r5, r0
 8005ca0:	4608      	mov	r0, r1
 8005ca2:	6023      	str	r3, [r4, #0]
 8005ca4:	f7fe fc6c 	bl	8004580 <_close>
 8005ca8:	1c43      	adds	r3, r0, #1
 8005caa:	d102      	bne.n	8005cb2 <_close_r+0x1a>
 8005cac:	6823      	ldr	r3, [r4, #0]
 8005cae:	b103      	cbz	r3, 8005cb2 <_close_r+0x1a>
 8005cb0:	602b      	str	r3, [r5, #0]
 8005cb2:	bd38      	pop	{r3, r4, r5, pc}
 8005cb4:	200007b4 	.word	0x200007b4

08005cb8 <quorem>:
 8005cb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cbc:	6903      	ldr	r3, [r0, #16]
 8005cbe:	690c      	ldr	r4, [r1, #16]
 8005cc0:	429c      	cmp	r4, r3
 8005cc2:	4680      	mov	r8, r0
 8005cc4:	f300 8082 	bgt.w	8005dcc <quorem+0x114>
 8005cc8:	3c01      	subs	r4, #1
 8005cca:	f101 0714 	add.w	r7, r1, #20
 8005cce:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005cd2:	f100 0614 	add.w	r6, r0, #20
 8005cd6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005cda:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005cde:	eb06 030e 	add.w	r3, r6, lr
 8005ce2:	3501      	adds	r5, #1
 8005ce4:	eb07 090e 	add.w	r9, r7, lr
 8005ce8:	9301      	str	r3, [sp, #4]
 8005cea:	fbb0 f5f5 	udiv	r5, r0, r5
 8005cee:	b395      	cbz	r5, 8005d56 <quorem+0x9e>
 8005cf0:	f04f 0a00 	mov.w	sl, #0
 8005cf4:	4638      	mov	r0, r7
 8005cf6:	46b4      	mov	ip, r6
 8005cf8:	46d3      	mov	fp, sl
 8005cfa:	f850 2b04 	ldr.w	r2, [r0], #4
 8005cfe:	b293      	uxth	r3, r2
 8005d00:	fb05 a303 	mla	r3, r5, r3, sl
 8005d04:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d08:	b29b      	uxth	r3, r3
 8005d0a:	ebab 0303 	sub.w	r3, fp, r3
 8005d0e:	0c12      	lsrs	r2, r2, #16
 8005d10:	f8bc b000 	ldrh.w	fp, [ip]
 8005d14:	fb05 a202 	mla	r2, r5, r2, sl
 8005d18:	fa13 f38b 	uxtah	r3, r3, fp
 8005d1c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005d20:	fa1f fb82 	uxth.w	fp, r2
 8005d24:	f8dc 2000 	ldr.w	r2, [ip]
 8005d28:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005d2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d36:	4581      	cmp	r9, r0
 8005d38:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005d3c:	f84c 3b04 	str.w	r3, [ip], #4
 8005d40:	d2db      	bcs.n	8005cfa <quorem+0x42>
 8005d42:	f856 300e 	ldr.w	r3, [r6, lr]
 8005d46:	b933      	cbnz	r3, 8005d56 <quorem+0x9e>
 8005d48:	9b01      	ldr	r3, [sp, #4]
 8005d4a:	3b04      	subs	r3, #4
 8005d4c:	429e      	cmp	r6, r3
 8005d4e:	461a      	mov	r2, r3
 8005d50:	d330      	bcc.n	8005db4 <quorem+0xfc>
 8005d52:	f8c8 4010 	str.w	r4, [r8, #16]
 8005d56:	4640      	mov	r0, r8
 8005d58:	f001 f8ab 	bl	8006eb2 <__mcmp>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	db25      	blt.n	8005dac <quorem+0xf4>
 8005d60:	3501      	adds	r5, #1
 8005d62:	4630      	mov	r0, r6
 8005d64:	f04f 0e00 	mov.w	lr, #0
 8005d68:	f857 2b04 	ldr.w	r2, [r7], #4
 8005d6c:	f8d0 c000 	ldr.w	ip, [r0]
 8005d70:	b293      	uxth	r3, r2
 8005d72:	ebae 0303 	sub.w	r3, lr, r3
 8005d76:	0c12      	lsrs	r2, r2, #16
 8005d78:	fa13 f38c 	uxtah	r3, r3, ip
 8005d7c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8005d80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d8a:	45b9      	cmp	r9, r7
 8005d8c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8005d90:	f840 3b04 	str.w	r3, [r0], #4
 8005d94:	d2e8      	bcs.n	8005d68 <quorem+0xb0>
 8005d96:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005d9a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005d9e:	b92a      	cbnz	r2, 8005dac <quorem+0xf4>
 8005da0:	3b04      	subs	r3, #4
 8005da2:	429e      	cmp	r6, r3
 8005da4:	461a      	mov	r2, r3
 8005da6:	d30b      	bcc.n	8005dc0 <quorem+0x108>
 8005da8:	f8c8 4010 	str.w	r4, [r8, #16]
 8005dac:	4628      	mov	r0, r5
 8005dae:	b003      	add	sp, #12
 8005db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005db4:	6812      	ldr	r2, [r2, #0]
 8005db6:	3b04      	subs	r3, #4
 8005db8:	2a00      	cmp	r2, #0
 8005dba:	d1ca      	bne.n	8005d52 <quorem+0x9a>
 8005dbc:	3c01      	subs	r4, #1
 8005dbe:	e7c5      	b.n	8005d4c <quorem+0x94>
 8005dc0:	6812      	ldr	r2, [r2, #0]
 8005dc2:	3b04      	subs	r3, #4
 8005dc4:	2a00      	cmp	r2, #0
 8005dc6:	d1ef      	bne.n	8005da8 <quorem+0xf0>
 8005dc8:	3c01      	subs	r4, #1
 8005dca:	e7ea      	b.n	8005da2 <quorem+0xea>
 8005dcc:	2000      	movs	r0, #0
 8005dce:	e7ee      	b.n	8005dae <quorem+0xf6>

08005dd0 <_dtoa_r>:
 8005dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd4:	ec57 6b10 	vmov	r6, r7, d0
 8005dd8:	b097      	sub	sp, #92	; 0x5c
 8005dda:	e9cd 6700 	strd	r6, r7, [sp]
 8005dde:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005de0:	9107      	str	r1, [sp, #28]
 8005de2:	4604      	mov	r4, r0
 8005de4:	920a      	str	r2, [sp, #40]	; 0x28
 8005de6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005de8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005dea:	b93e      	cbnz	r6, 8005dfc <_dtoa_r+0x2c>
 8005dec:	2010      	movs	r0, #16
 8005dee:	f000 fe41 	bl	8006a74 <malloc>
 8005df2:	6260      	str	r0, [r4, #36]	; 0x24
 8005df4:	6046      	str	r6, [r0, #4]
 8005df6:	6086      	str	r6, [r0, #8]
 8005df8:	6006      	str	r6, [r0, #0]
 8005dfa:	60c6      	str	r6, [r0, #12]
 8005dfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dfe:	6819      	ldr	r1, [r3, #0]
 8005e00:	b151      	cbz	r1, 8005e18 <_dtoa_r+0x48>
 8005e02:	685a      	ldr	r2, [r3, #4]
 8005e04:	604a      	str	r2, [r1, #4]
 8005e06:	2301      	movs	r3, #1
 8005e08:	4093      	lsls	r3, r2
 8005e0a:	608b      	str	r3, [r1, #8]
 8005e0c:	4620      	mov	r0, r4
 8005e0e:	f000 fe7a 	bl	8006b06 <_Bfree>
 8005e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005e14:	2200      	movs	r2, #0
 8005e16:	601a      	str	r2, [r3, #0]
 8005e18:	9b01      	ldr	r3, [sp, #4]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	bfbf      	itttt	lt
 8005e1e:	2301      	movlt	r3, #1
 8005e20:	602b      	strlt	r3, [r5, #0]
 8005e22:	9b01      	ldrlt	r3, [sp, #4]
 8005e24:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005e28:	bfb2      	itee	lt
 8005e2a:	9301      	strlt	r3, [sp, #4]
 8005e2c:	2300      	movge	r3, #0
 8005e2e:	602b      	strge	r3, [r5, #0]
 8005e30:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005e34:	4ba8      	ldr	r3, [pc, #672]	; (80060d8 <_dtoa_r+0x308>)
 8005e36:	ea33 0308 	bics.w	r3, r3, r8
 8005e3a:	d11b      	bne.n	8005e74 <_dtoa_r+0xa4>
 8005e3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e3e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005e42:	6013      	str	r3, [r2, #0]
 8005e44:	9b00      	ldr	r3, [sp, #0]
 8005e46:	b923      	cbnz	r3, 8005e52 <_dtoa_r+0x82>
 8005e48:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005e4c:	2800      	cmp	r0, #0
 8005e4e:	f000 8578 	beq.w	8006942 <_dtoa_r+0xb72>
 8005e52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e54:	b953      	cbnz	r3, 8005e6c <_dtoa_r+0x9c>
 8005e56:	4ba1      	ldr	r3, [pc, #644]	; (80060dc <_dtoa_r+0x30c>)
 8005e58:	e021      	b.n	8005e9e <_dtoa_r+0xce>
 8005e5a:	4ba1      	ldr	r3, [pc, #644]	; (80060e0 <_dtoa_r+0x310>)
 8005e5c:	9302      	str	r3, [sp, #8]
 8005e5e:	3308      	adds	r3, #8
 8005e60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e62:	6013      	str	r3, [r2, #0]
 8005e64:	9802      	ldr	r0, [sp, #8]
 8005e66:	b017      	add	sp, #92	; 0x5c
 8005e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e6c:	4b9b      	ldr	r3, [pc, #620]	; (80060dc <_dtoa_r+0x30c>)
 8005e6e:	9302      	str	r3, [sp, #8]
 8005e70:	3303      	adds	r3, #3
 8005e72:	e7f5      	b.n	8005e60 <_dtoa_r+0x90>
 8005e74:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	4630      	mov	r0, r6
 8005e7e:	4639      	mov	r1, r7
 8005e80:	f7fa fe46 	bl	8000b10 <__aeabi_dcmpeq>
 8005e84:	4681      	mov	r9, r0
 8005e86:	b160      	cbz	r0, 8005ea2 <_dtoa_r+0xd2>
 8005e88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	6013      	str	r3, [r2, #0]
 8005e8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f000 8553 	beq.w	800693c <_dtoa_r+0xb6c>
 8005e96:	4b93      	ldr	r3, [pc, #588]	; (80060e4 <_dtoa_r+0x314>)
 8005e98:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e9a:	6013      	str	r3, [r2, #0]
 8005e9c:	3b01      	subs	r3, #1
 8005e9e:	9302      	str	r3, [sp, #8]
 8005ea0:	e7e0      	b.n	8005e64 <_dtoa_r+0x94>
 8005ea2:	aa14      	add	r2, sp, #80	; 0x50
 8005ea4:	a915      	add	r1, sp, #84	; 0x54
 8005ea6:	ec47 6b10 	vmov	d0, r6, r7
 8005eaa:	4620      	mov	r0, r4
 8005eac:	f001 f879 	bl	8006fa2 <__d2b>
 8005eb0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005eb4:	4682      	mov	sl, r0
 8005eb6:	2d00      	cmp	r5, #0
 8005eb8:	d07e      	beq.n	8005fb8 <_dtoa_r+0x1e8>
 8005eba:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005ebe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005ec2:	4630      	mov	r0, r6
 8005ec4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005ec8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005ecc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	4b85      	ldr	r3, [pc, #532]	; (80060e8 <_dtoa_r+0x318>)
 8005ed4:	f7fa fa00 	bl	80002d8 <__aeabi_dsub>
 8005ed8:	a379      	add	r3, pc, #484	; (adr r3, 80060c0 <_dtoa_r+0x2f0>)
 8005eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ede:	f7fa fbaf 	bl	8000640 <__aeabi_dmul>
 8005ee2:	a379      	add	r3, pc, #484	; (adr r3, 80060c8 <_dtoa_r+0x2f8>)
 8005ee4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee8:	f7fa f9f8 	bl	80002dc <__adddf3>
 8005eec:	4606      	mov	r6, r0
 8005eee:	4628      	mov	r0, r5
 8005ef0:	460f      	mov	r7, r1
 8005ef2:	f7fa fb3f 	bl	8000574 <__aeabi_i2d>
 8005ef6:	a376      	add	r3, pc, #472	; (adr r3, 80060d0 <_dtoa_r+0x300>)
 8005ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efc:	f7fa fba0 	bl	8000640 <__aeabi_dmul>
 8005f00:	4602      	mov	r2, r0
 8005f02:	460b      	mov	r3, r1
 8005f04:	4630      	mov	r0, r6
 8005f06:	4639      	mov	r1, r7
 8005f08:	f7fa f9e8 	bl	80002dc <__adddf3>
 8005f0c:	4606      	mov	r6, r0
 8005f0e:	460f      	mov	r7, r1
 8005f10:	f7fa fe46 	bl	8000ba0 <__aeabi_d2iz>
 8005f14:	2200      	movs	r2, #0
 8005f16:	4683      	mov	fp, r0
 8005f18:	2300      	movs	r3, #0
 8005f1a:	4630      	mov	r0, r6
 8005f1c:	4639      	mov	r1, r7
 8005f1e:	f7fa fe01 	bl	8000b24 <__aeabi_dcmplt>
 8005f22:	b158      	cbz	r0, 8005f3c <_dtoa_r+0x16c>
 8005f24:	4658      	mov	r0, fp
 8005f26:	f7fa fb25 	bl	8000574 <__aeabi_i2d>
 8005f2a:	4602      	mov	r2, r0
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	4630      	mov	r0, r6
 8005f30:	4639      	mov	r1, r7
 8005f32:	f7fa fded 	bl	8000b10 <__aeabi_dcmpeq>
 8005f36:	b908      	cbnz	r0, 8005f3c <_dtoa_r+0x16c>
 8005f38:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f3c:	f1bb 0f16 	cmp.w	fp, #22
 8005f40:	d859      	bhi.n	8005ff6 <_dtoa_r+0x226>
 8005f42:	496a      	ldr	r1, [pc, #424]	; (80060ec <_dtoa_r+0x31c>)
 8005f44:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005f48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f4c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005f50:	f7fa fe06 	bl	8000b60 <__aeabi_dcmpgt>
 8005f54:	2800      	cmp	r0, #0
 8005f56:	d050      	beq.n	8005ffa <_dtoa_r+0x22a>
 8005f58:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	930e      	str	r3, [sp, #56]	; 0x38
 8005f60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005f62:	1b5d      	subs	r5, r3, r5
 8005f64:	1e6b      	subs	r3, r5, #1
 8005f66:	9306      	str	r3, [sp, #24]
 8005f68:	bf45      	ittet	mi
 8005f6a:	f1c5 0301 	rsbmi	r3, r5, #1
 8005f6e:	9305      	strmi	r3, [sp, #20]
 8005f70:	2300      	movpl	r3, #0
 8005f72:	2300      	movmi	r3, #0
 8005f74:	bf4c      	ite	mi
 8005f76:	9306      	strmi	r3, [sp, #24]
 8005f78:	9305      	strpl	r3, [sp, #20]
 8005f7a:	f1bb 0f00 	cmp.w	fp, #0
 8005f7e:	db3e      	blt.n	8005ffe <_dtoa_r+0x22e>
 8005f80:	9b06      	ldr	r3, [sp, #24]
 8005f82:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005f86:	445b      	add	r3, fp
 8005f88:	9306      	str	r3, [sp, #24]
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	9308      	str	r3, [sp, #32]
 8005f8e:	9b07      	ldr	r3, [sp, #28]
 8005f90:	2b09      	cmp	r3, #9
 8005f92:	f200 80af 	bhi.w	80060f4 <_dtoa_r+0x324>
 8005f96:	2b05      	cmp	r3, #5
 8005f98:	bfc4      	itt	gt
 8005f9a:	3b04      	subgt	r3, #4
 8005f9c:	9307      	strgt	r3, [sp, #28]
 8005f9e:	9b07      	ldr	r3, [sp, #28]
 8005fa0:	f1a3 0302 	sub.w	r3, r3, #2
 8005fa4:	bfcc      	ite	gt
 8005fa6:	2600      	movgt	r6, #0
 8005fa8:	2601      	movle	r6, #1
 8005faa:	2b03      	cmp	r3, #3
 8005fac:	f200 80ae 	bhi.w	800610c <_dtoa_r+0x33c>
 8005fb0:	e8df f003 	tbb	[pc, r3]
 8005fb4:	772f8482 	.word	0x772f8482
 8005fb8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005fba:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8005fbc:	441d      	add	r5, r3
 8005fbe:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005fc2:	2b20      	cmp	r3, #32
 8005fc4:	dd11      	ble.n	8005fea <_dtoa_r+0x21a>
 8005fc6:	9a00      	ldr	r2, [sp, #0]
 8005fc8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005fcc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8005fd0:	fa22 f000 	lsr.w	r0, r2, r0
 8005fd4:	fa08 f303 	lsl.w	r3, r8, r3
 8005fd8:	4318      	orrs	r0, r3
 8005fda:	f7fa fabb 	bl	8000554 <__aeabi_ui2d>
 8005fde:	2301      	movs	r3, #1
 8005fe0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005fe4:	3d01      	subs	r5, #1
 8005fe6:	9312      	str	r3, [sp, #72]	; 0x48
 8005fe8:	e772      	b.n	8005ed0 <_dtoa_r+0x100>
 8005fea:	f1c3 0020 	rsb	r0, r3, #32
 8005fee:	9b00      	ldr	r3, [sp, #0]
 8005ff0:	fa03 f000 	lsl.w	r0, r3, r0
 8005ff4:	e7f1      	b.n	8005fda <_dtoa_r+0x20a>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e7b1      	b.n	8005f5e <_dtoa_r+0x18e>
 8005ffa:	900e      	str	r0, [sp, #56]	; 0x38
 8005ffc:	e7b0      	b.n	8005f60 <_dtoa_r+0x190>
 8005ffe:	9b05      	ldr	r3, [sp, #20]
 8006000:	eba3 030b 	sub.w	r3, r3, fp
 8006004:	9305      	str	r3, [sp, #20]
 8006006:	f1cb 0300 	rsb	r3, fp, #0
 800600a:	9308      	str	r3, [sp, #32]
 800600c:	2300      	movs	r3, #0
 800600e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006010:	e7bd      	b.n	8005f8e <_dtoa_r+0x1be>
 8006012:	2301      	movs	r3, #1
 8006014:	9309      	str	r3, [sp, #36]	; 0x24
 8006016:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006018:	2b00      	cmp	r3, #0
 800601a:	dd7a      	ble.n	8006112 <_dtoa_r+0x342>
 800601c:	9304      	str	r3, [sp, #16]
 800601e:	9303      	str	r3, [sp, #12]
 8006020:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006022:	2200      	movs	r2, #0
 8006024:	606a      	str	r2, [r5, #4]
 8006026:	2104      	movs	r1, #4
 8006028:	f101 0214 	add.w	r2, r1, #20
 800602c:	429a      	cmp	r2, r3
 800602e:	d975      	bls.n	800611c <_dtoa_r+0x34c>
 8006030:	6869      	ldr	r1, [r5, #4]
 8006032:	4620      	mov	r0, r4
 8006034:	f000 fd33 	bl	8006a9e <_Balloc>
 8006038:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800603a:	6028      	str	r0, [r5, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	9302      	str	r3, [sp, #8]
 8006040:	9b03      	ldr	r3, [sp, #12]
 8006042:	2b0e      	cmp	r3, #14
 8006044:	f200 80e5 	bhi.w	8006212 <_dtoa_r+0x442>
 8006048:	2e00      	cmp	r6, #0
 800604a:	f000 80e2 	beq.w	8006212 <_dtoa_r+0x442>
 800604e:	ed9d 7b00 	vldr	d7, [sp]
 8006052:	f1bb 0f00 	cmp.w	fp, #0
 8006056:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800605a:	dd74      	ble.n	8006146 <_dtoa_r+0x376>
 800605c:	4a23      	ldr	r2, [pc, #140]	; (80060ec <_dtoa_r+0x31c>)
 800605e:	f00b 030f 	and.w	r3, fp, #15
 8006062:	ea4f 162b 	mov.w	r6, fp, asr #4
 8006066:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800606a:	06f0      	lsls	r0, r6, #27
 800606c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006070:	d559      	bpl.n	8006126 <_dtoa_r+0x356>
 8006072:	4b1f      	ldr	r3, [pc, #124]	; (80060f0 <_dtoa_r+0x320>)
 8006074:	ec51 0b17 	vmov	r0, r1, d7
 8006078:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800607c:	f7fa fc0a 	bl	8000894 <__aeabi_ddiv>
 8006080:	e9cd 0100 	strd	r0, r1, [sp]
 8006084:	f006 060f 	and.w	r6, r6, #15
 8006088:	2503      	movs	r5, #3
 800608a:	4f19      	ldr	r7, [pc, #100]	; (80060f0 <_dtoa_r+0x320>)
 800608c:	2e00      	cmp	r6, #0
 800608e:	d14c      	bne.n	800612a <_dtoa_r+0x35a>
 8006090:	4642      	mov	r2, r8
 8006092:	464b      	mov	r3, r9
 8006094:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006098:	f7fa fbfc 	bl	8000894 <__aeabi_ddiv>
 800609c:	e9cd 0100 	strd	r0, r1, [sp]
 80060a0:	e06a      	b.n	8006178 <_dtoa_r+0x3a8>
 80060a2:	2301      	movs	r3, #1
 80060a4:	9309      	str	r3, [sp, #36]	; 0x24
 80060a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060a8:	445b      	add	r3, fp
 80060aa:	9304      	str	r3, [sp, #16]
 80060ac:	3301      	adds	r3, #1
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	9303      	str	r3, [sp, #12]
 80060b2:	bfb8      	it	lt
 80060b4:	2301      	movlt	r3, #1
 80060b6:	e7b3      	b.n	8006020 <_dtoa_r+0x250>
 80060b8:	2300      	movs	r3, #0
 80060ba:	e7ab      	b.n	8006014 <_dtoa_r+0x244>
 80060bc:	2300      	movs	r3, #0
 80060be:	e7f1      	b.n	80060a4 <_dtoa_r+0x2d4>
 80060c0:	636f4361 	.word	0x636f4361
 80060c4:	3fd287a7 	.word	0x3fd287a7
 80060c8:	8b60c8b3 	.word	0x8b60c8b3
 80060cc:	3fc68a28 	.word	0x3fc68a28
 80060d0:	509f79fb 	.word	0x509f79fb
 80060d4:	3fd34413 	.word	0x3fd34413
 80060d8:	7ff00000 	.word	0x7ff00000
 80060dc:	080076fd 	.word	0x080076fd
 80060e0:	080076f4 	.word	0x080076f4
 80060e4:	080076d1 	.word	0x080076d1
 80060e8:	3ff80000 	.word	0x3ff80000
 80060ec:	08007730 	.word	0x08007730
 80060f0:	08007708 	.word	0x08007708
 80060f4:	2601      	movs	r6, #1
 80060f6:	2300      	movs	r3, #0
 80060f8:	9307      	str	r3, [sp, #28]
 80060fa:	9609      	str	r6, [sp, #36]	; 0x24
 80060fc:	f04f 33ff 	mov.w	r3, #4294967295
 8006100:	9304      	str	r3, [sp, #16]
 8006102:	9303      	str	r3, [sp, #12]
 8006104:	2200      	movs	r2, #0
 8006106:	2312      	movs	r3, #18
 8006108:	920a      	str	r2, [sp, #40]	; 0x28
 800610a:	e789      	b.n	8006020 <_dtoa_r+0x250>
 800610c:	2301      	movs	r3, #1
 800610e:	9309      	str	r3, [sp, #36]	; 0x24
 8006110:	e7f4      	b.n	80060fc <_dtoa_r+0x32c>
 8006112:	2301      	movs	r3, #1
 8006114:	9304      	str	r3, [sp, #16]
 8006116:	9303      	str	r3, [sp, #12]
 8006118:	461a      	mov	r2, r3
 800611a:	e7f5      	b.n	8006108 <_dtoa_r+0x338>
 800611c:	686a      	ldr	r2, [r5, #4]
 800611e:	3201      	adds	r2, #1
 8006120:	606a      	str	r2, [r5, #4]
 8006122:	0049      	lsls	r1, r1, #1
 8006124:	e780      	b.n	8006028 <_dtoa_r+0x258>
 8006126:	2502      	movs	r5, #2
 8006128:	e7af      	b.n	800608a <_dtoa_r+0x2ba>
 800612a:	07f1      	lsls	r1, r6, #31
 800612c:	d508      	bpl.n	8006140 <_dtoa_r+0x370>
 800612e:	4640      	mov	r0, r8
 8006130:	4649      	mov	r1, r9
 8006132:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006136:	f7fa fa83 	bl	8000640 <__aeabi_dmul>
 800613a:	3501      	adds	r5, #1
 800613c:	4680      	mov	r8, r0
 800613e:	4689      	mov	r9, r1
 8006140:	1076      	asrs	r6, r6, #1
 8006142:	3708      	adds	r7, #8
 8006144:	e7a2      	b.n	800608c <_dtoa_r+0x2bc>
 8006146:	f000 809d 	beq.w	8006284 <_dtoa_r+0x4b4>
 800614a:	f1cb 0600 	rsb	r6, fp, #0
 800614e:	4b9f      	ldr	r3, [pc, #636]	; (80063cc <_dtoa_r+0x5fc>)
 8006150:	4f9f      	ldr	r7, [pc, #636]	; (80063d0 <_dtoa_r+0x600>)
 8006152:	f006 020f 	and.w	r2, r6, #15
 8006156:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800615a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800615e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006162:	f7fa fa6d 	bl	8000640 <__aeabi_dmul>
 8006166:	e9cd 0100 	strd	r0, r1, [sp]
 800616a:	1136      	asrs	r6, r6, #4
 800616c:	2300      	movs	r3, #0
 800616e:	2502      	movs	r5, #2
 8006170:	2e00      	cmp	r6, #0
 8006172:	d17c      	bne.n	800626e <_dtoa_r+0x49e>
 8006174:	2b00      	cmp	r3, #0
 8006176:	d191      	bne.n	800609c <_dtoa_r+0x2cc>
 8006178:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800617a:	2b00      	cmp	r3, #0
 800617c:	f000 8084 	beq.w	8006288 <_dtoa_r+0x4b8>
 8006180:	e9dd 8900 	ldrd	r8, r9, [sp]
 8006184:	2200      	movs	r2, #0
 8006186:	4b93      	ldr	r3, [pc, #588]	; (80063d4 <_dtoa_r+0x604>)
 8006188:	4640      	mov	r0, r8
 800618a:	4649      	mov	r1, r9
 800618c:	f7fa fcca 	bl	8000b24 <__aeabi_dcmplt>
 8006190:	2800      	cmp	r0, #0
 8006192:	d079      	beq.n	8006288 <_dtoa_r+0x4b8>
 8006194:	9b03      	ldr	r3, [sp, #12]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d076      	beq.n	8006288 <_dtoa_r+0x4b8>
 800619a:	9b04      	ldr	r3, [sp, #16]
 800619c:	2b00      	cmp	r3, #0
 800619e:	dd34      	ble.n	800620a <_dtoa_r+0x43a>
 80061a0:	2200      	movs	r2, #0
 80061a2:	4b8d      	ldr	r3, [pc, #564]	; (80063d8 <_dtoa_r+0x608>)
 80061a4:	4640      	mov	r0, r8
 80061a6:	4649      	mov	r1, r9
 80061a8:	f7fa fa4a 	bl	8000640 <__aeabi_dmul>
 80061ac:	e9cd 0100 	strd	r0, r1, [sp]
 80061b0:	9e04      	ldr	r6, [sp, #16]
 80061b2:	f10b 37ff 	add.w	r7, fp, #4294967295
 80061b6:	3501      	adds	r5, #1
 80061b8:	4628      	mov	r0, r5
 80061ba:	f7fa f9db 	bl	8000574 <__aeabi_i2d>
 80061be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061c2:	f7fa fa3d 	bl	8000640 <__aeabi_dmul>
 80061c6:	2200      	movs	r2, #0
 80061c8:	4b84      	ldr	r3, [pc, #528]	; (80063dc <_dtoa_r+0x60c>)
 80061ca:	f7fa f887 	bl	80002dc <__adddf3>
 80061ce:	4680      	mov	r8, r0
 80061d0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80061d4:	2e00      	cmp	r6, #0
 80061d6:	d15a      	bne.n	800628e <_dtoa_r+0x4be>
 80061d8:	2200      	movs	r2, #0
 80061da:	4b81      	ldr	r3, [pc, #516]	; (80063e0 <_dtoa_r+0x610>)
 80061dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80061e0:	f7fa f87a 	bl	80002d8 <__aeabi_dsub>
 80061e4:	4642      	mov	r2, r8
 80061e6:	464b      	mov	r3, r9
 80061e8:	e9cd 0100 	strd	r0, r1, [sp]
 80061ec:	f7fa fcb8 	bl	8000b60 <__aeabi_dcmpgt>
 80061f0:	2800      	cmp	r0, #0
 80061f2:	f040 829b 	bne.w	800672c <_dtoa_r+0x95c>
 80061f6:	4642      	mov	r2, r8
 80061f8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80061fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006200:	f7fa fc90 	bl	8000b24 <__aeabi_dcmplt>
 8006204:	2800      	cmp	r0, #0
 8006206:	f040 828f 	bne.w	8006728 <_dtoa_r+0x958>
 800620a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800620e:	e9cd 2300 	strd	r2, r3, [sp]
 8006212:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006214:	2b00      	cmp	r3, #0
 8006216:	f2c0 8150 	blt.w	80064ba <_dtoa_r+0x6ea>
 800621a:	f1bb 0f0e 	cmp.w	fp, #14
 800621e:	f300 814c 	bgt.w	80064ba <_dtoa_r+0x6ea>
 8006222:	4b6a      	ldr	r3, [pc, #424]	; (80063cc <_dtoa_r+0x5fc>)
 8006224:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006228:	e9d3 8900 	ldrd	r8, r9, [r3]
 800622c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800622e:	2b00      	cmp	r3, #0
 8006230:	f280 80da 	bge.w	80063e8 <_dtoa_r+0x618>
 8006234:	9b03      	ldr	r3, [sp, #12]
 8006236:	2b00      	cmp	r3, #0
 8006238:	f300 80d6 	bgt.w	80063e8 <_dtoa_r+0x618>
 800623c:	f040 8273 	bne.w	8006726 <_dtoa_r+0x956>
 8006240:	2200      	movs	r2, #0
 8006242:	4b67      	ldr	r3, [pc, #412]	; (80063e0 <_dtoa_r+0x610>)
 8006244:	4640      	mov	r0, r8
 8006246:	4649      	mov	r1, r9
 8006248:	f7fa f9fa 	bl	8000640 <__aeabi_dmul>
 800624c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006250:	f7fa fc7c 	bl	8000b4c <__aeabi_dcmpge>
 8006254:	9e03      	ldr	r6, [sp, #12]
 8006256:	4637      	mov	r7, r6
 8006258:	2800      	cmp	r0, #0
 800625a:	f040 824a 	bne.w	80066f2 <_dtoa_r+0x922>
 800625e:	9b02      	ldr	r3, [sp, #8]
 8006260:	9a02      	ldr	r2, [sp, #8]
 8006262:	1c5d      	adds	r5, r3, #1
 8006264:	2331      	movs	r3, #49	; 0x31
 8006266:	7013      	strb	r3, [r2, #0]
 8006268:	f10b 0b01 	add.w	fp, fp, #1
 800626c:	e245      	b.n	80066fa <_dtoa_r+0x92a>
 800626e:	07f2      	lsls	r2, r6, #31
 8006270:	d505      	bpl.n	800627e <_dtoa_r+0x4ae>
 8006272:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006276:	f7fa f9e3 	bl	8000640 <__aeabi_dmul>
 800627a:	3501      	adds	r5, #1
 800627c:	2301      	movs	r3, #1
 800627e:	1076      	asrs	r6, r6, #1
 8006280:	3708      	adds	r7, #8
 8006282:	e775      	b.n	8006170 <_dtoa_r+0x3a0>
 8006284:	2502      	movs	r5, #2
 8006286:	e777      	b.n	8006178 <_dtoa_r+0x3a8>
 8006288:	465f      	mov	r7, fp
 800628a:	9e03      	ldr	r6, [sp, #12]
 800628c:	e794      	b.n	80061b8 <_dtoa_r+0x3e8>
 800628e:	9a02      	ldr	r2, [sp, #8]
 8006290:	4b4e      	ldr	r3, [pc, #312]	; (80063cc <_dtoa_r+0x5fc>)
 8006292:	4432      	add	r2, r6
 8006294:	9213      	str	r2, [sp, #76]	; 0x4c
 8006296:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006298:	1e71      	subs	r1, r6, #1
 800629a:	2a00      	cmp	r2, #0
 800629c:	d048      	beq.n	8006330 <_dtoa_r+0x560>
 800629e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80062a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a6:	2000      	movs	r0, #0
 80062a8:	494e      	ldr	r1, [pc, #312]	; (80063e4 <_dtoa_r+0x614>)
 80062aa:	f7fa faf3 	bl	8000894 <__aeabi_ddiv>
 80062ae:	4642      	mov	r2, r8
 80062b0:	464b      	mov	r3, r9
 80062b2:	f7fa f811 	bl	80002d8 <__aeabi_dsub>
 80062b6:	9d02      	ldr	r5, [sp, #8]
 80062b8:	4680      	mov	r8, r0
 80062ba:	4689      	mov	r9, r1
 80062bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062c0:	f7fa fc6e 	bl	8000ba0 <__aeabi_d2iz>
 80062c4:	4606      	mov	r6, r0
 80062c6:	f7fa f955 	bl	8000574 <__aeabi_i2d>
 80062ca:	4602      	mov	r2, r0
 80062cc:	460b      	mov	r3, r1
 80062ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062d2:	f7fa f801 	bl	80002d8 <__aeabi_dsub>
 80062d6:	3630      	adds	r6, #48	; 0x30
 80062d8:	f805 6b01 	strb.w	r6, [r5], #1
 80062dc:	4642      	mov	r2, r8
 80062de:	464b      	mov	r3, r9
 80062e0:	e9cd 0100 	strd	r0, r1, [sp]
 80062e4:	f7fa fc1e 	bl	8000b24 <__aeabi_dcmplt>
 80062e8:	2800      	cmp	r0, #0
 80062ea:	d165      	bne.n	80063b8 <_dtoa_r+0x5e8>
 80062ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80062f0:	2000      	movs	r0, #0
 80062f2:	4938      	ldr	r1, [pc, #224]	; (80063d4 <_dtoa_r+0x604>)
 80062f4:	f7f9 fff0 	bl	80002d8 <__aeabi_dsub>
 80062f8:	4642      	mov	r2, r8
 80062fa:	464b      	mov	r3, r9
 80062fc:	f7fa fc12 	bl	8000b24 <__aeabi_dcmplt>
 8006300:	2800      	cmp	r0, #0
 8006302:	f040 80ba 	bne.w	800647a <_dtoa_r+0x6aa>
 8006306:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006308:	429d      	cmp	r5, r3
 800630a:	f43f af7e 	beq.w	800620a <_dtoa_r+0x43a>
 800630e:	2200      	movs	r2, #0
 8006310:	4b31      	ldr	r3, [pc, #196]	; (80063d8 <_dtoa_r+0x608>)
 8006312:	4640      	mov	r0, r8
 8006314:	4649      	mov	r1, r9
 8006316:	f7fa f993 	bl	8000640 <__aeabi_dmul>
 800631a:	2200      	movs	r2, #0
 800631c:	4680      	mov	r8, r0
 800631e:	4689      	mov	r9, r1
 8006320:	4b2d      	ldr	r3, [pc, #180]	; (80063d8 <_dtoa_r+0x608>)
 8006322:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006326:	f7fa f98b 	bl	8000640 <__aeabi_dmul>
 800632a:	e9cd 0100 	strd	r0, r1, [sp]
 800632e:	e7c5      	b.n	80062bc <_dtoa_r+0x4ec>
 8006330:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006334:	4642      	mov	r2, r8
 8006336:	464b      	mov	r3, r9
 8006338:	e9d1 0100 	ldrd	r0, r1, [r1]
 800633c:	f7fa f980 	bl	8000640 <__aeabi_dmul>
 8006340:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006344:	9d02      	ldr	r5, [sp, #8]
 8006346:	e9dd 0100 	ldrd	r0, r1, [sp]
 800634a:	f7fa fc29 	bl	8000ba0 <__aeabi_d2iz>
 800634e:	4606      	mov	r6, r0
 8006350:	f7fa f910 	bl	8000574 <__aeabi_i2d>
 8006354:	3630      	adds	r6, #48	; 0x30
 8006356:	4602      	mov	r2, r0
 8006358:	460b      	mov	r3, r1
 800635a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800635e:	f7f9 ffbb 	bl	80002d8 <__aeabi_dsub>
 8006362:	f805 6b01 	strb.w	r6, [r5], #1
 8006366:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006368:	42ab      	cmp	r3, r5
 800636a:	4680      	mov	r8, r0
 800636c:	4689      	mov	r9, r1
 800636e:	f04f 0200 	mov.w	r2, #0
 8006372:	d125      	bne.n	80063c0 <_dtoa_r+0x5f0>
 8006374:	4b1b      	ldr	r3, [pc, #108]	; (80063e4 <_dtoa_r+0x614>)
 8006376:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800637a:	f7f9 ffaf 	bl	80002dc <__adddf3>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	4640      	mov	r0, r8
 8006384:	4649      	mov	r1, r9
 8006386:	f7fa fbeb 	bl	8000b60 <__aeabi_dcmpgt>
 800638a:	2800      	cmp	r0, #0
 800638c:	d175      	bne.n	800647a <_dtoa_r+0x6aa>
 800638e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006392:	2000      	movs	r0, #0
 8006394:	4913      	ldr	r1, [pc, #76]	; (80063e4 <_dtoa_r+0x614>)
 8006396:	f7f9 ff9f 	bl	80002d8 <__aeabi_dsub>
 800639a:	4602      	mov	r2, r0
 800639c:	460b      	mov	r3, r1
 800639e:	4640      	mov	r0, r8
 80063a0:	4649      	mov	r1, r9
 80063a2:	f7fa fbbf 	bl	8000b24 <__aeabi_dcmplt>
 80063a6:	2800      	cmp	r0, #0
 80063a8:	f43f af2f 	beq.w	800620a <_dtoa_r+0x43a>
 80063ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80063b0:	2b30      	cmp	r3, #48	; 0x30
 80063b2:	f105 32ff 	add.w	r2, r5, #4294967295
 80063b6:	d001      	beq.n	80063bc <_dtoa_r+0x5ec>
 80063b8:	46bb      	mov	fp, r7
 80063ba:	e04d      	b.n	8006458 <_dtoa_r+0x688>
 80063bc:	4615      	mov	r5, r2
 80063be:	e7f5      	b.n	80063ac <_dtoa_r+0x5dc>
 80063c0:	4b05      	ldr	r3, [pc, #20]	; (80063d8 <_dtoa_r+0x608>)
 80063c2:	f7fa f93d 	bl	8000640 <__aeabi_dmul>
 80063c6:	e9cd 0100 	strd	r0, r1, [sp]
 80063ca:	e7bc      	b.n	8006346 <_dtoa_r+0x576>
 80063cc:	08007730 	.word	0x08007730
 80063d0:	08007708 	.word	0x08007708
 80063d4:	3ff00000 	.word	0x3ff00000
 80063d8:	40240000 	.word	0x40240000
 80063dc:	401c0000 	.word	0x401c0000
 80063e0:	40140000 	.word	0x40140000
 80063e4:	3fe00000 	.word	0x3fe00000
 80063e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80063ec:	9d02      	ldr	r5, [sp, #8]
 80063ee:	4642      	mov	r2, r8
 80063f0:	464b      	mov	r3, r9
 80063f2:	4630      	mov	r0, r6
 80063f4:	4639      	mov	r1, r7
 80063f6:	f7fa fa4d 	bl	8000894 <__aeabi_ddiv>
 80063fa:	f7fa fbd1 	bl	8000ba0 <__aeabi_d2iz>
 80063fe:	9000      	str	r0, [sp, #0]
 8006400:	f7fa f8b8 	bl	8000574 <__aeabi_i2d>
 8006404:	4642      	mov	r2, r8
 8006406:	464b      	mov	r3, r9
 8006408:	f7fa f91a 	bl	8000640 <__aeabi_dmul>
 800640c:	4602      	mov	r2, r0
 800640e:	460b      	mov	r3, r1
 8006410:	4630      	mov	r0, r6
 8006412:	4639      	mov	r1, r7
 8006414:	f7f9 ff60 	bl	80002d8 <__aeabi_dsub>
 8006418:	9e00      	ldr	r6, [sp, #0]
 800641a:	9f03      	ldr	r7, [sp, #12]
 800641c:	3630      	adds	r6, #48	; 0x30
 800641e:	f805 6b01 	strb.w	r6, [r5], #1
 8006422:	9e02      	ldr	r6, [sp, #8]
 8006424:	1bae      	subs	r6, r5, r6
 8006426:	42b7      	cmp	r7, r6
 8006428:	4602      	mov	r2, r0
 800642a:	460b      	mov	r3, r1
 800642c:	d138      	bne.n	80064a0 <_dtoa_r+0x6d0>
 800642e:	f7f9 ff55 	bl	80002dc <__adddf3>
 8006432:	4606      	mov	r6, r0
 8006434:	460f      	mov	r7, r1
 8006436:	4602      	mov	r2, r0
 8006438:	460b      	mov	r3, r1
 800643a:	4640      	mov	r0, r8
 800643c:	4649      	mov	r1, r9
 800643e:	f7fa fb71 	bl	8000b24 <__aeabi_dcmplt>
 8006442:	b9c8      	cbnz	r0, 8006478 <_dtoa_r+0x6a8>
 8006444:	4632      	mov	r2, r6
 8006446:	463b      	mov	r3, r7
 8006448:	4640      	mov	r0, r8
 800644a:	4649      	mov	r1, r9
 800644c:	f7fa fb60 	bl	8000b10 <__aeabi_dcmpeq>
 8006450:	b110      	cbz	r0, 8006458 <_dtoa_r+0x688>
 8006452:	9b00      	ldr	r3, [sp, #0]
 8006454:	07db      	lsls	r3, r3, #31
 8006456:	d40f      	bmi.n	8006478 <_dtoa_r+0x6a8>
 8006458:	4651      	mov	r1, sl
 800645a:	4620      	mov	r0, r4
 800645c:	f000 fb53 	bl	8006b06 <_Bfree>
 8006460:	2300      	movs	r3, #0
 8006462:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006464:	702b      	strb	r3, [r5, #0]
 8006466:	f10b 0301 	add.w	r3, fp, #1
 800646a:	6013      	str	r3, [r2, #0]
 800646c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800646e:	2b00      	cmp	r3, #0
 8006470:	f43f acf8 	beq.w	8005e64 <_dtoa_r+0x94>
 8006474:	601d      	str	r5, [r3, #0]
 8006476:	e4f5      	b.n	8005e64 <_dtoa_r+0x94>
 8006478:	465f      	mov	r7, fp
 800647a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800647e:	2a39      	cmp	r2, #57	; 0x39
 8006480:	f105 33ff 	add.w	r3, r5, #4294967295
 8006484:	d106      	bne.n	8006494 <_dtoa_r+0x6c4>
 8006486:	9a02      	ldr	r2, [sp, #8]
 8006488:	429a      	cmp	r2, r3
 800648a:	d107      	bne.n	800649c <_dtoa_r+0x6cc>
 800648c:	2330      	movs	r3, #48	; 0x30
 800648e:	7013      	strb	r3, [r2, #0]
 8006490:	3701      	adds	r7, #1
 8006492:	4613      	mov	r3, r2
 8006494:	781a      	ldrb	r2, [r3, #0]
 8006496:	3201      	adds	r2, #1
 8006498:	701a      	strb	r2, [r3, #0]
 800649a:	e78d      	b.n	80063b8 <_dtoa_r+0x5e8>
 800649c:	461d      	mov	r5, r3
 800649e:	e7ec      	b.n	800647a <_dtoa_r+0x6aa>
 80064a0:	2200      	movs	r2, #0
 80064a2:	4ba4      	ldr	r3, [pc, #656]	; (8006734 <_dtoa_r+0x964>)
 80064a4:	f7fa f8cc 	bl	8000640 <__aeabi_dmul>
 80064a8:	2200      	movs	r2, #0
 80064aa:	2300      	movs	r3, #0
 80064ac:	4606      	mov	r6, r0
 80064ae:	460f      	mov	r7, r1
 80064b0:	f7fa fb2e 	bl	8000b10 <__aeabi_dcmpeq>
 80064b4:	2800      	cmp	r0, #0
 80064b6:	d09a      	beq.n	80063ee <_dtoa_r+0x61e>
 80064b8:	e7ce      	b.n	8006458 <_dtoa_r+0x688>
 80064ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064bc:	2a00      	cmp	r2, #0
 80064be:	f000 80cd 	beq.w	800665c <_dtoa_r+0x88c>
 80064c2:	9a07      	ldr	r2, [sp, #28]
 80064c4:	2a01      	cmp	r2, #1
 80064c6:	f300 80af 	bgt.w	8006628 <_dtoa_r+0x858>
 80064ca:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064cc:	2a00      	cmp	r2, #0
 80064ce:	f000 80a7 	beq.w	8006620 <_dtoa_r+0x850>
 80064d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80064d6:	9e08      	ldr	r6, [sp, #32]
 80064d8:	9d05      	ldr	r5, [sp, #20]
 80064da:	9a05      	ldr	r2, [sp, #20]
 80064dc:	441a      	add	r2, r3
 80064de:	9205      	str	r2, [sp, #20]
 80064e0:	9a06      	ldr	r2, [sp, #24]
 80064e2:	2101      	movs	r1, #1
 80064e4:	441a      	add	r2, r3
 80064e6:	4620      	mov	r0, r4
 80064e8:	9206      	str	r2, [sp, #24]
 80064ea:	f000 fbac 	bl	8006c46 <__i2b>
 80064ee:	4607      	mov	r7, r0
 80064f0:	2d00      	cmp	r5, #0
 80064f2:	dd0c      	ble.n	800650e <_dtoa_r+0x73e>
 80064f4:	9b06      	ldr	r3, [sp, #24]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	dd09      	ble.n	800650e <_dtoa_r+0x73e>
 80064fa:	42ab      	cmp	r3, r5
 80064fc:	9a05      	ldr	r2, [sp, #20]
 80064fe:	bfa8      	it	ge
 8006500:	462b      	movge	r3, r5
 8006502:	1ad2      	subs	r2, r2, r3
 8006504:	9205      	str	r2, [sp, #20]
 8006506:	9a06      	ldr	r2, [sp, #24]
 8006508:	1aed      	subs	r5, r5, r3
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	9306      	str	r3, [sp, #24]
 800650e:	9b08      	ldr	r3, [sp, #32]
 8006510:	b1f3      	cbz	r3, 8006550 <_dtoa_r+0x780>
 8006512:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006514:	2b00      	cmp	r3, #0
 8006516:	f000 80a5 	beq.w	8006664 <_dtoa_r+0x894>
 800651a:	2e00      	cmp	r6, #0
 800651c:	dd10      	ble.n	8006540 <_dtoa_r+0x770>
 800651e:	4639      	mov	r1, r7
 8006520:	4632      	mov	r2, r6
 8006522:	4620      	mov	r0, r4
 8006524:	f000 fc26 	bl	8006d74 <__pow5mult>
 8006528:	4652      	mov	r2, sl
 800652a:	4601      	mov	r1, r0
 800652c:	4607      	mov	r7, r0
 800652e:	4620      	mov	r0, r4
 8006530:	f000 fb92 	bl	8006c58 <__multiply>
 8006534:	4651      	mov	r1, sl
 8006536:	4680      	mov	r8, r0
 8006538:	4620      	mov	r0, r4
 800653a:	f000 fae4 	bl	8006b06 <_Bfree>
 800653e:	46c2      	mov	sl, r8
 8006540:	9b08      	ldr	r3, [sp, #32]
 8006542:	1b9a      	subs	r2, r3, r6
 8006544:	d004      	beq.n	8006550 <_dtoa_r+0x780>
 8006546:	4651      	mov	r1, sl
 8006548:	4620      	mov	r0, r4
 800654a:	f000 fc13 	bl	8006d74 <__pow5mult>
 800654e:	4682      	mov	sl, r0
 8006550:	2101      	movs	r1, #1
 8006552:	4620      	mov	r0, r4
 8006554:	f000 fb77 	bl	8006c46 <__i2b>
 8006558:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800655a:	2b00      	cmp	r3, #0
 800655c:	4606      	mov	r6, r0
 800655e:	f340 8083 	ble.w	8006668 <_dtoa_r+0x898>
 8006562:	461a      	mov	r2, r3
 8006564:	4601      	mov	r1, r0
 8006566:	4620      	mov	r0, r4
 8006568:	f000 fc04 	bl	8006d74 <__pow5mult>
 800656c:	9b07      	ldr	r3, [sp, #28]
 800656e:	2b01      	cmp	r3, #1
 8006570:	4606      	mov	r6, r0
 8006572:	dd7c      	ble.n	800666e <_dtoa_r+0x89e>
 8006574:	f04f 0800 	mov.w	r8, #0
 8006578:	6933      	ldr	r3, [r6, #16]
 800657a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800657e:	6918      	ldr	r0, [r3, #16]
 8006580:	f000 fb13 	bl	8006baa <__hi0bits>
 8006584:	f1c0 0020 	rsb	r0, r0, #32
 8006588:	9b06      	ldr	r3, [sp, #24]
 800658a:	4418      	add	r0, r3
 800658c:	f010 001f 	ands.w	r0, r0, #31
 8006590:	f000 8096 	beq.w	80066c0 <_dtoa_r+0x8f0>
 8006594:	f1c0 0320 	rsb	r3, r0, #32
 8006598:	2b04      	cmp	r3, #4
 800659a:	f340 8087 	ble.w	80066ac <_dtoa_r+0x8dc>
 800659e:	9b05      	ldr	r3, [sp, #20]
 80065a0:	f1c0 001c 	rsb	r0, r0, #28
 80065a4:	4403      	add	r3, r0
 80065a6:	9305      	str	r3, [sp, #20]
 80065a8:	9b06      	ldr	r3, [sp, #24]
 80065aa:	4405      	add	r5, r0
 80065ac:	4403      	add	r3, r0
 80065ae:	9306      	str	r3, [sp, #24]
 80065b0:	9b05      	ldr	r3, [sp, #20]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	dd05      	ble.n	80065c2 <_dtoa_r+0x7f2>
 80065b6:	4651      	mov	r1, sl
 80065b8:	461a      	mov	r2, r3
 80065ba:	4620      	mov	r0, r4
 80065bc:	f000 fc28 	bl	8006e10 <__lshift>
 80065c0:	4682      	mov	sl, r0
 80065c2:	9b06      	ldr	r3, [sp, #24]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	dd05      	ble.n	80065d4 <_dtoa_r+0x804>
 80065c8:	4631      	mov	r1, r6
 80065ca:	461a      	mov	r2, r3
 80065cc:	4620      	mov	r0, r4
 80065ce:	f000 fc1f 	bl	8006e10 <__lshift>
 80065d2:	4606      	mov	r6, r0
 80065d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d074      	beq.n	80066c4 <_dtoa_r+0x8f4>
 80065da:	4631      	mov	r1, r6
 80065dc:	4650      	mov	r0, sl
 80065de:	f000 fc68 	bl	8006eb2 <__mcmp>
 80065e2:	2800      	cmp	r0, #0
 80065e4:	da6e      	bge.n	80066c4 <_dtoa_r+0x8f4>
 80065e6:	2300      	movs	r3, #0
 80065e8:	4651      	mov	r1, sl
 80065ea:	220a      	movs	r2, #10
 80065ec:	4620      	mov	r0, r4
 80065ee:	f000 faa1 	bl	8006b34 <__multadd>
 80065f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065f4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065f8:	4682      	mov	sl, r0
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	f000 81a8 	beq.w	8006950 <_dtoa_r+0xb80>
 8006600:	2300      	movs	r3, #0
 8006602:	4639      	mov	r1, r7
 8006604:	220a      	movs	r2, #10
 8006606:	4620      	mov	r0, r4
 8006608:	f000 fa94 	bl	8006b34 <__multadd>
 800660c:	9b04      	ldr	r3, [sp, #16]
 800660e:	2b00      	cmp	r3, #0
 8006610:	4607      	mov	r7, r0
 8006612:	f300 80c8 	bgt.w	80067a6 <_dtoa_r+0x9d6>
 8006616:	9b07      	ldr	r3, [sp, #28]
 8006618:	2b02      	cmp	r3, #2
 800661a:	f340 80c4 	ble.w	80067a6 <_dtoa_r+0x9d6>
 800661e:	e059      	b.n	80066d4 <_dtoa_r+0x904>
 8006620:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006622:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006626:	e756      	b.n	80064d6 <_dtoa_r+0x706>
 8006628:	9b03      	ldr	r3, [sp, #12]
 800662a:	1e5e      	subs	r6, r3, #1
 800662c:	9b08      	ldr	r3, [sp, #32]
 800662e:	42b3      	cmp	r3, r6
 8006630:	bfbf      	itttt	lt
 8006632:	9b08      	ldrlt	r3, [sp, #32]
 8006634:	9608      	strlt	r6, [sp, #32]
 8006636:	1af2      	sublt	r2, r6, r3
 8006638:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800663a:	bfb6      	itet	lt
 800663c:	189b      	addlt	r3, r3, r2
 800663e:	1b9e      	subge	r6, r3, r6
 8006640:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8006642:	9b03      	ldr	r3, [sp, #12]
 8006644:	bfb8      	it	lt
 8006646:	2600      	movlt	r6, #0
 8006648:	2b00      	cmp	r3, #0
 800664a:	bfb9      	ittee	lt
 800664c:	9b05      	ldrlt	r3, [sp, #20]
 800664e:	9a03      	ldrlt	r2, [sp, #12]
 8006650:	9d05      	ldrge	r5, [sp, #20]
 8006652:	9b03      	ldrge	r3, [sp, #12]
 8006654:	bfbc      	itt	lt
 8006656:	1a9d      	sublt	r5, r3, r2
 8006658:	2300      	movlt	r3, #0
 800665a:	e73e      	b.n	80064da <_dtoa_r+0x70a>
 800665c:	9e08      	ldr	r6, [sp, #32]
 800665e:	9d05      	ldr	r5, [sp, #20]
 8006660:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006662:	e745      	b.n	80064f0 <_dtoa_r+0x720>
 8006664:	9a08      	ldr	r2, [sp, #32]
 8006666:	e76e      	b.n	8006546 <_dtoa_r+0x776>
 8006668:	9b07      	ldr	r3, [sp, #28]
 800666a:	2b01      	cmp	r3, #1
 800666c:	dc19      	bgt.n	80066a2 <_dtoa_r+0x8d2>
 800666e:	9b00      	ldr	r3, [sp, #0]
 8006670:	b9bb      	cbnz	r3, 80066a2 <_dtoa_r+0x8d2>
 8006672:	9b01      	ldr	r3, [sp, #4]
 8006674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006678:	b99b      	cbnz	r3, 80066a2 <_dtoa_r+0x8d2>
 800667a:	9b01      	ldr	r3, [sp, #4]
 800667c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006680:	0d1b      	lsrs	r3, r3, #20
 8006682:	051b      	lsls	r3, r3, #20
 8006684:	b183      	cbz	r3, 80066a8 <_dtoa_r+0x8d8>
 8006686:	9b05      	ldr	r3, [sp, #20]
 8006688:	3301      	adds	r3, #1
 800668a:	9305      	str	r3, [sp, #20]
 800668c:	9b06      	ldr	r3, [sp, #24]
 800668e:	3301      	adds	r3, #1
 8006690:	9306      	str	r3, [sp, #24]
 8006692:	f04f 0801 	mov.w	r8, #1
 8006696:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006698:	2b00      	cmp	r3, #0
 800669a:	f47f af6d 	bne.w	8006578 <_dtoa_r+0x7a8>
 800669e:	2001      	movs	r0, #1
 80066a0:	e772      	b.n	8006588 <_dtoa_r+0x7b8>
 80066a2:	f04f 0800 	mov.w	r8, #0
 80066a6:	e7f6      	b.n	8006696 <_dtoa_r+0x8c6>
 80066a8:	4698      	mov	r8, r3
 80066aa:	e7f4      	b.n	8006696 <_dtoa_r+0x8c6>
 80066ac:	d080      	beq.n	80065b0 <_dtoa_r+0x7e0>
 80066ae:	9a05      	ldr	r2, [sp, #20]
 80066b0:	331c      	adds	r3, #28
 80066b2:	441a      	add	r2, r3
 80066b4:	9205      	str	r2, [sp, #20]
 80066b6:	9a06      	ldr	r2, [sp, #24]
 80066b8:	441a      	add	r2, r3
 80066ba:	441d      	add	r5, r3
 80066bc:	4613      	mov	r3, r2
 80066be:	e776      	b.n	80065ae <_dtoa_r+0x7de>
 80066c0:	4603      	mov	r3, r0
 80066c2:	e7f4      	b.n	80066ae <_dtoa_r+0x8de>
 80066c4:	9b03      	ldr	r3, [sp, #12]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	dc36      	bgt.n	8006738 <_dtoa_r+0x968>
 80066ca:	9b07      	ldr	r3, [sp, #28]
 80066cc:	2b02      	cmp	r3, #2
 80066ce:	dd33      	ble.n	8006738 <_dtoa_r+0x968>
 80066d0:	9b03      	ldr	r3, [sp, #12]
 80066d2:	9304      	str	r3, [sp, #16]
 80066d4:	9b04      	ldr	r3, [sp, #16]
 80066d6:	b963      	cbnz	r3, 80066f2 <_dtoa_r+0x922>
 80066d8:	4631      	mov	r1, r6
 80066da:	2205      	movs	r2, #5
 80066dc:	4620      	mov	r0, r4
 80066de:	f000 fa29 	bl	8006b34 <__multadd>
 80066e2:	4601      	mov	r1, r0
 80066e4:	4606      	mov	r6, r0
 80066e6:	4650      	mov	r0, sl
 80066e8:	f000 fbe3 	bl	8006eb2 <__mcmp>
 80066ec:	2800      	cmp	r0, #0
 80066ee:	f73f adb6 	bgt.w	800625e <_dtoa_r+0x48e>
 80066f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066f4:	9d02      	ldr	r5, [sp, #8]
 80066f6:	ea6f 0b03 	mvn.w	fp, r3
 80066fa:	2300      	movs	r3, #0
 80066fc:	9303      	str	r3, [sp, #12]
 80066fe:	4631      	mov	r1, r6
 8006700:	4620      	mov	r0, r4
 8006702:	f000 fa00 	bl	8006b06 <_Bfree>
 8006706:	2f00      	cmp	r7, #0
 8006708:	f43f aea6 	beq.w	8006458 <_dtoa_r+0x688>
 800670c:	9b03      	ldr	r3, [sp, #12]
 800670e:	b12b      	cbz	r3, 800671c <_dtoa_r+0x94c>
 8006710:	42bb      	cmp	r3, r7
 8006712:	d003      	beq.n	800671c <_dtoa_r+0x94c>
 8006714:	4619      	mov	r1, r3
 8006716:	4620      	mov	r0, r4
 8006718:	f000 f9f5 	bl	8006b06 <_Bfree>
 800671c:	4639      	mov	r1, r7
 800671e:	4620      	mov	r0, r4
 8006720:	f000 f9f1 	bl	8006b06 <_Bfree>
 8006724:	e698      	b.n	8006458 <_dtoa_r+0x688>
 8006726:	2600      	movs	r6, #0
 8006728:	4637      	mov	r7, r6
 800672a:	e7e2      	b.n	80066f2 <_dtoa_r+0x922>
 800672c:	46bb      	mov	fp, r7
 800672e:	4637      	mov	r7, r6
 8006730:	e595      	b.n	800625e <_dtoa_r+0x48e>
 8006732:	bf00      	nop
 8006734:	40240000 	.word	0x40240000
 8006738:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800673a:	bb93      	cbnz	r3, 80067a2 <_dtoa_r+0x9d2>
 800673c:	9b03      	ldr	r3, [sp, #12]
 800673e:	9304      	str	r3, [sp, #16]
 8006740:	9d02      	ldr	r5, [sp, #8]
 8006742:	4631      	mov	r1, r6
 8006744:	4650      	mov	r0, sl
 8006746:	f7ff fab7 	bl	8005cb8 <quorem>
 800674a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800674e:	f805 9b01 	strb.w	r9, [r5], #1
 8006752:	9b02      	ldr	r3, [sp, #8]
 8006754:	9a04      	ldr	r2, [sp, #16]
 8006756:	1aeb      	subs	r3, r5, r3
 8006758:	429a      	cmp	r2, r3
 800675a:	f300 80dc 	bgt.w	8006916 <_dtoa_r+0xb46>
 800675e:	9b02      	ldr	r3, [sp, #8]
 8006760:	2a01      	cmp	r2, #1
 8006762:	bfac      	ite	ge
 8006764:	189b      	addge	r3, r3, r2
 8006766:	3301      	addlt	r3, #1
 8006768:	4698      	mov	r8, r3
 800676a:	2300      	movs	r3, #0
 800676c:	9303      	str	r3, [sp, #12]
 800676e:	4651      	mov	r1, sl
 8006770:	2201      	movs	r2, #1
 8006772:	4620      	mov	r0, r4
 8006774:	f000 fb4c 	bl	8006e10 <__lshift>
 8006778:	4631      	mov	r1, r6
 800677a:	4682      	mov	sl, r0
 800677c:	f000 fb99 	bl	8006eb2 <__mcmp>
 8006780:	2800      	cmp	r0, #0
 8006782:	f300 808d 	bgt.w	80068a0 <_dtoa_r+0xad0>
 8006786:	d103      	bne.n	8006790 <_dtoa_r+0x9c0>
 8006788:	f019 0f01 	tst.w	r9, #1
 800678c:	f040 8088 	bne.w	80068a0 <_dtoa_r+0xad0>
 8006790:	4645      	mov	r5, r8
 8006792:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006796:	2b30      	cmp	r3, #48	; 0x30
 8006798:	f105 32ff 	add.w	r2, r5, #4294967295
 800679c:	d1af      	bne.n	80066fe <_dtoa_r+0x92e>
 800679e:	4615      	mov	r5, r2
 80067a0:	e7f7      	b.n	8006792 <_dtoa_r+0x9c2>
 80067a2:	9b03      	ldr	r3, [sp, #12]
 80067a4:	9304      	str	r3, [sp, #16]
 80067a6:	2d00      	cmp	r5, #0
 80067a8:	dd05      	ble.n	80067b6 <_dtoa_r+0x9e6>
 80067aa:	4639      	mov	r1, r7
 80067ac:	462a      	mov	r2, r5
 80067ae:	4620      	mov	r0, r4
 80067b0:	f000 fb2e 	bl	8006e10 <__lshift>
 80067b4:	4607      	mov	r7, r0
 80067b6:	f1b8 0f00 	cmp.w	r8, #0
 80067ba:	d04c      	beq.n	8006856 <_dtoa_r+0xa86>
 80067bc:	6879      	ldr	r1, [r7, #4]
 80067be:	4620      	mov	r0, r4
 80067c0:	f000 f96d 	bl	8006a9e <_Balloc>
 80067c4:	693a      	ldr	r2, [r7, #16]
 80067c6:	3202      	adds	r2, #2
 80067c8:	4605      	mov	r5, r0
 80067ca:	0092      	lsls	r2, r2, #2
 80067cc:	f107 010c 	add.w	r1, r7, #12
 80067d0:	300c      	adds	r0, #12
 80067d2:	f000 f957 	bl	8006a84 <memcpy>
 80067d6:	2201      	movs	r2, #1
 80067d8:	4629      	mov	r1, r5
 80067da:	4620      	mov	r0, r4
 80067dc:	f000 fb18 	bl	8006e10 <__lshift>
 80067e0:	9b00      	ldr	r3, [sp, #0]
 80067e2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80067e6:	9703      	str	r7, [sp, #12]
 80067e8:	f003 0301 	and.w	r3, r3, #1
 80067ec:	4607      	mov	r7, r0
 80067ee:	9305      	str	r3, [sp, #20]
 80067f0:	4631      	mov	r1, r6
 80067f2:	4650      	mov	r0, sl
 80067f4:	f7ff fa60 	bl	8005cb8 <quorem>
 80067f8:	9903      	ldr	r1, [sp, #12]
 80067fa:	4605      	mov	r5, r0
 80067fc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006800:	4650      	mov	r0, sl
 8006802:	f000 fb56 	bl	8006eb2 <__mcmp>
 8006806:	463a      	mov	r2, r7
 8006808:	9000      	str	r0, [sp, #0]
 800680a:	4631      	mov	r1, r6
 800680c:	4620      	mov	r0, r4
 800680e:	f000 fb6a 	bl	8006ee6 <__mdiff>
 8006812:	68c3      	ldr	r3, [r0, #12]
 8006814:	4602      	mov	r2, r0
 8006816:	bb03      	cbnz	r3, 800685a <_dtoa_r+0xa8a>
 8006818:	4601      	mov	r1, r0
 800681a:	9006      	str	r0, [sp, #24]
 800681c:	4650      	mov	r0, sl
 800681e:	f000 fb48 	bl	8006eb2 <__mcmp>
 8006822:	9a06      	ldr	r2, [sp, #24]
 8006824:	4603      	mov	r3, r0
 8006826:	4611      	mov	r1, r2
 8006828:	4620      	mov	r0, r4
 800682a:	9306      	str	r3, [sp, #24]
 800682c:	f000 f96b 	bl	8006b06 <_Bfree>
 8006830:	9b06      	ldr	r3, [sp, #24]
 8006832:	b9a3      	cbnz	r3, 800685e <_dtoa_r+0xa8e>
 8006834:	9a07      	ldr	r2, [sp, #28]
 8006836:	b992      	cbnz	r2, 800685e <_dtoa_r+0xa8e>
 8006838:	9a05      	ldr	r2, [sp, #20]
 800683a:	b982      	cbnz	r2, 800685e <_dtoa_r+0xa8e>
 800683c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006840:	d029      	beq.n	8006896 <_dtoa_r+0xac6>
 8006842:	9b00      	ldr	r3, [sp, #0]
 8006844:	2b00      	cmp	r3, #0
 8006846:	dd01      	ble.n	800684c <_dtoa_r+0xa7c>
 8006848:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800684c:	f108 0501 	add.w	r5, r8, #1
 8006850:	f888 9000 	strb.w	r9, [r8]
 8006854:	e753      	b.n	80066fe <_dtoa_r+0x92e>
 8006856:	4638      	mov	r0, r7
 8006858:	e7c2      	b.n	80067e0 <_dtoa_r+0xa10>
 800685a:	2301      	movs	r3, #1
 800685c:	e7e3      	b.n	8006826 <_dtoa_r+0xa56>
 800685e:	9a00      	ldr	r2, [sp, #0]
 8006860:	2a00      	cmp	r2, #0
 8006862:	db04      	blt.n	800686e <_dtoa_r+0xa9e>
 8006864:	d125      	bne.n	80068b2 <_dtoa_r+0xae2>
 8006866:	9a07      	ldr	r2, [sp, #28]
 8006868:	bb1a      	cbnz	r2, 80068b2 <_dtoa_r+0xae2>
 800686a:	9a05      	ldr	r2, [sp, #20]
 800686c:	bb0a      	cbnz	r2, 80068b2 <_dtoa_r+0xae2>
 800686e:	2b00      	cmp	r3, #0
 8006870:	ddec      	ble.n	800684c <_dtoa_r+0xa7c>
 8006872:	4651      	mov	r1, sl
 8006874:	2201      	movs	r2, #1
 8006876:	4620      	mov	r0, r4
 8006878:	f000 faca 	bl	8006e10 <__lshift>
 800687c:	4631      	mov	r1, r6
 800687e:	4682      	mov	sl, r0
 8006880:	f000 fb17 	bl	8006eb2 <__mcmp>
 8006884:	2800      	cmp	r0, #0
 8006886:	dc03      	bgt.n	8006890 <_dtoa_r+0xac0>
 8006888:	d1e0      	bne.n	800684c <_dtoa_r+0xa7c>
 800688a:	f019 0f01 	tst.w	r9, #1
 800688e:	d0dd      	beq.n	800684c <_dtoa_r+0xa7c>
 8006890:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006894:	d1d8      	bne.n	8006848 <_dtoa_r+0xa78>
 8006896:	2339      	movs	r3, #57	; 0x39
 8006898:	f888 3000 	strb.w	r3, [r8]
 800689c:	f108 0801 	add.w	r8, r8, #1
 80068a0:	4645      	mov	r5, r8
 80068a2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80068a6:	2b39      	cmp	r3, #57	; 0x39
 80068a8:	f105 32ff 	add.w	r2, r5, #4294967295
 80068ac:	d03b      	beq.n	8006926 <_dtoa_r+0xb56>
 80068ae:	3301      	adds	r3, #1
 80068b0:	e040      	b.n	8006934 <_dtoa_r+0xb64>
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	f108 0501 	add.w	r5, r8, #1
 80068b8:	dd05      	ble.n	80068c6 <_dtoa_r+0xaf6>
 80068ba:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80068be:	d0ea      	beq.n	8006896 <_dtoa_r+0xac6>
 80068c0:	f109 0901 	add.w	r9, r9, #1
 80068c4:	e7c4      	b.n	8006850 <_dtoa_r+0xa80>
 80068c6:	9b02      	ldr	r3, [sp, #8]
 80068c8:	9a04      	ldr	r2, [sp, #16]
 80068ca:	f805 9c01 	strb.w	r9, [r5, #-1]
 80068ce:	1aeb      	subs	r3, r5, r3
 80068d0:	4293      	cmp	r3, r2
 80068d2:	46a8      	mov	r8, r5
 80068d4:	f43f af4b 	beq.w	800676e <_dtoa_r+0x99e>
 80068d8:	4651      	mov	r1, sl
 80068da:	2300      	movs	r3, #0
 80068dc:	220a      	movs	r2, #10
 80068de:	4620      	mov	r0, r4
 80068e0:	f000 f928 	bl	8006b34 <__multadd>
 80068e4:	9b03      	ldr	r3, [sp, #12]
 80068e6:	9903      	ldr	r1, [sp, #12]
 80068e8:	42bb      	cmp	r3, r7
 80068ea:	4682      	mov	sl, r0
 80068ec:	f04f 0300 	mov.w	r3, #0
 80068f0:	f04f 020a 	mov.w	r2, #10
 80068f4:	4620      	mov	r0, r4
 80068f6:	d104      	bne.n	8006902 <_dtoa_r+0xb32>
 80068f8:	f000 f91c 	bl	8006b34 <__multadd>
 80068fc:	9003      	str	r0, [sp, #12]
 80068fe:	4607      	mov	r7, r0
 8006900:	e776      	b.n	80067f0 <_dtoa_r+0xa20>
 8006902:	f000 f917 	bl	8006b34 <__multadd>
 8006906:	2300      	movs	r3, #0
 8006908:	9003      	str	r0, [sp, #12]
 800690a:	220a      	movs	r2, #10
 800690c:	4639      	mov	r1, r7
 800690e:	4620      	mov	r0, r4
 8006910:	f000 f910 	bl	8006b34 <__multadd>
 8006914:	e7f3      	b.n	80068fe <_dtoa_r+0xb2e>
 8006916:	4651      	mov	r1, sl
 8006918:	2300      	movs	r3, #0
 800691a:	220a      	movs	r2, #10
 800691c:	4620      	mov	r0, r4
 800691e:	f000 f909 	bl	8006b34 <__multadd>
 8006922:	4682      	mov	sl, r0
 8006924:	e70d      	b.n	8006742 <_dtoa_r+0x972>
 8006926:	9b02      	ldr	r3, [sp, #8]
 8006928:	4293      	cmp	r3, r2
 800692a:	d105      	bne.n	8006938 <_dtoa_r+0xb68>
 800692c:	9a02      	ldr	r2, [sp, #8]
 800692e:	f10b 0b01 	add.w	fp, fp, #1
 8006932:	2331      	movs	r3, #49	; 0x31
 8006934:	7013      	strb	r3, [r2, #0]
 8006936:	e6e2      	b.n	80066fe <_dtoa_r+0x92e>
 8006938:	4615      	mov	r5, r2
 800693a:	e7b2      	b.n	80068a2 <_dtoa_r+0xad2>
 800693c:	4b09      	ldr	r3, [pc, #36]	; (8006964 <_dtoa_r+0xb94>)
 800693e:	f7ff baae 	b.w	8005e9e <_dtoa_r+0xce>
 8006942:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006944:	2b00      	cmp	r3, #0
 8006946:	f47f aa88 	bne.w	8005e5a <_dtoa_r+0x8a>
 800694a:	4b07      	ldr	r3, [pc, #28]	; (8006968 <_dtoa_r+0xb98>)
 800694c:	f7ff baa7 	b.w	8005e9e <_dtoa_r+0xce>
 8006950:	9b04      	ldr	r3, [sp, #16]
 8006952:	2b00      	cmp	r3, #0
 8006954:	f73f aef4 	bgt.w	8006740 <_dtoa_r+0x970>
 8006958:	9b07      	ldr	r3, [sp, #28]
 800695a:	2b02      	cmp	r3, #2
 800695c:	f77f aef0 	ble.w	8006740 <_dtoa_r+0x970>
 8006960:	e6b8      	b.n	80066d4 <_dtoa_r+0x904>
 8006962:	bf00      	nop
 8006964:	080076d0 	.word	0x080076d0
 8006968:	080076f4 	.word	0x080076f4

0800696c <_localeconv_r>:
 800696c:	4b04      	ldr	r3, [pc, #16]	; (8006980 <_localeconv_r+0x14>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	6a18      	ldr	r0, [r3, #32]
 8006972:	4b04      	ldr	r3, [pc, #16]	; (8006984 <_localeconv_r+0x18>)
 8006974:	2800      	cmp	r0, #0
 8006976:	bf08      	it	eq
 8006978:	4618      	moveq	r0, r3
 800697a:	30f0      	adds	r0, #240	; 0xf0
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop
 8006980:	20000010 	.word	0x20000010
 8006984:	20000074 	.word	0x20000074

08006988 <_lseek_r>:
 8006988:	b538      	push	{r3, r4, r5, lr}
 800698a:	4c07      	ldr	r4, [pc, #28]	; (80069a8 <_lseek_r+0x20>)
 800698c:	4605      	mov	r5, r0
 800698e:	4608      	mov	r0, r1
 8006990:	4611      	mov	r1, r2
 8006992:	2200      	movs	r2, #0
 8006994:	6022      	str	r2, [r4, #0]
 8006996:	461a      	mov	r2, r3
 8006998:	f7fd fdfc 	bl	8004594 <_lseek>
 800699c:	1c43      	adds	r3, r0, #1
 800699e:	d102      	bne.n	80069a6 <_lseek_r+0x1e>
 80069a0:	6823      	ldr	r3, [r4, #0]
 80069a2:	b103      	cbz	r3, 80069a6 <_lseek_r+0x1e>
 80069a4:	602b      	str	r3, [r5, #0]
 80069a6:	bd38      	pop	{r3, r4, r5, pc}
 80069a8:	200007b4 	.word	0x200007b4

080069ac <__swhatbuf_r>:
 80069ac:	b570      	push	{r4, r5, r6, lr}
 80069ae:	460e      	mov	r6, r1
 80069b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069b4:	2900      	cmp	r1, #0
 80069b6:	b090      	sub	sp, #64	; 0x40
 80069b8:	4614      	mov	r4, r2
 80069ba:	461d      	mov	r5, r3
 80069bc:	da07      	bge.n	80069ce <__swhatbuf_r+0x22>
 80069be:	2300      	movs	r3, #0
 80069c0:	602b      	str	r3, [r5, #0]
 80069c2:	89b3      	ldrh	r3, [r6, #12]
 80069c4:	061a      	lsls	r2, r3, #24
 80069c6:	d410      	bmi.n	80069ea <__swhatbuf_r+0x3e>
 80069c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069cc:	e00e      	b.n	80069ec <__swhatbuf_r+0x40>
 80069ce:	aa01      	add	r2, sp, #4
 80069d0:	f000 fd56 	bl	8007480 <_fstat_r>
 80069d4:	2800      	cmp	r0, #0
 80069d6:	dbf2      	blt.n	80069be <__swhatbuf_r+0x12>
 80069d8:	9a02      	ldr	r2, [sp, #8]
 80069da:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80069de:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80069e2:	425a      	negs	r2, r3
 80069e4:	415a      	adcs	r2, r3
 80069e6:	602a      	str	r2, [r5, #0]
 80069e8:	e7ee      	b.n	80069c8 <__swhatbuf_r+0x1c>
 80069ea:	2340      	movs	r3, #64	; 0x40
 80069ec:	2000      	movs	r0, #0
 80069ee:	6023      	str	r3, [r4, #0]
 80069f0:	b010      	add	sp, #64	; 0x40
 80069f2:	bd70      	pop	{r4, r5, r6, pc}

080069f4 <__smakebuf_r>:
 80069f4:	898b      	ldrh	r3, [r1, #12]
 80069f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80069f8:	079d      	lsls	r5, r3, #30
 80069fa:	4606      	mov	r6, r0
 80069fc:	460c      	mov	r4, r1
 80069fe:	d507      	bpl.n	8006a10 <__smakebuf_r+0x1c>
 8006a00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006a04:	6023      	str	r3, [r4, #0]
 8006a06:	6123      	str	r3, [r4, #16]
 8006a08:	2301      	movs	r3, #1
 8006a0a:	6163      	str	r3, [r4, #20]
 8006a0c:	b002      	add	sp, #8
 8006a0e:	bd70      	pop	{r4, r5, r6, pc}
 8006a10:	ab01      	add	r3, sp, #4
 8006a12:	466a      	mov	r2, sp
 8006a14:	f7ff ffca 	bl	80069ac <__swhatbuf_r>
 8006a18:	9900      	ldr	r1, [sp, #0]
 8006a1a:	4605      	mov	r5, r0
 8006a1c:	4630      	mov	r0, r6
 8006a1e:	f7fe fb3d 	bl	800509c <_malloc_r>
 8006a22:	b948      	cbnz	r0, 8006a38 <__smakebuf_r+0x44>
 8006a24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a28:	059a      	lsls	r2, r3, #22
 8006a2a:	d4ef      	bmi.n	8006a0c <__smakebuf_r+0x18>
 8006a2c:	f023 0303 	bic.w	r3, r3, #3
 8006a30:	f043 0302 	orr.w	r3, r3, #2
 8006a34:	81a3      	strh	r3, [r4, #12]
 8006a36:	e7e3      	b.n	8006a00 <__smakebuf_r+0xc>
 8006a38:	4b0d      	ldr	r3, [pc, #52]	; (8006a70 <__smakebuf_r+0x7c>)
 8006a3a:	62b3      	str	r3, [r6, #40]	; 0x28
 8006a3c:	89a3      	ldrh	r3, [r4, #12]
 8006a3e:	6020      	str	r0, [r4, #0]
 8006a40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a44:	81a3      	strh	r3, [r4, #12]
 8006a46:	9b00      	ldr	r3, [sp, #0]
 8006a48:	6163      	str	r3, [r4, #20]
 8006a4a:	9b01      	ldr	r3, [sp, #4]
 8006a4c:	6120      	str	r0, [r4, #16]
 8006a4e:	b15b      	cbz	r3, 8006a68 <__smakebuf_r+0x74>
 8006a50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a54:	4630      	mov	r0, r6
 8006a56:	f000 fd25 	bl	80074a4 <_isatty_r>
 8006a5a:	b128      	cbz	r0, 8006a68 <__smakebuf_r+0x74>
 8006a5c:	89a3      	ldrh	r3, [r4, #12]
 8006a5e:	f023 0303 	bic.w	r3, r3, #3
 8006a62:	f043 0301 	orr.w	r3, r3, #1
 8006a66:	81a3      	strh	r3, [r4, #12]
 8006a68:	89a3      	ldrh	r3, [r4, #12]
 8006a6a:	431d      	orrs	r5, r3
 8006a6c:	81a5      	strh	r5, [r4, #12]
 8006a6e:	e7cd      	b.n	8006a0c <__smakebuf_r+0x18>
 8006a70:	08004e15 	.word	0x08004e15

08006a74 <malloc>:
 8006a74:	4b02      	ldr	r3, [pc, #8]	; (8006a80 <malloc+0xc>)
 8006a76:	4601      	mov	r1, r0
 8006a78:	6818      	ldr	r0, [r3, #0]
 8006a7a:	f7fe bb0f 	b.w	800509c <_malloc_r>
 8006a7e:	bf00      	nop
 8006a80:	20000010 	.word	0x20000010

08006a84 <memcpy>:
 8006a84:	b510      	push	{r4, lr}
 8006a86:	1e43      	subs	r3, r0, #1
 8006a88:	440a      	add	r2, r1
 8006a8a:	4291      	cmp	r1, r2
 8006a8c:	d100      	bne.n	8006a90 <memcpy+0xc>
 8006a8e:	bd10      	pop	{r4, pc}
 8006a90:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a94:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a98:	e7f7      	b.n	8006a8a <memcpy+0x6>

08006a9a <__malloc_lock>:
 8006a9a:	4770      	bx	lr

08006a9c <__malloc_unlock>:
 8006a9c:	4770      	bx	lr

08006a9e <_Balloc>:
 8006a9e:	b570      	push	{r4, r5, r6, lr}
 8006aa0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006aa2:	4604      	mov	r4, r0
 8006aa4:	460e      	mov	r6, r1
 8006aa6:	b93d      	cbnz	r5, 8006ab8 <_Balloc+0x1a>
 8006aa8:	2010      	movs	r0, #16
 8006aaa:	f7ff ffe3 	bl	8006a74 <malloc>
 8006aae:	6260      	str	r0, [r4, #36]	; 0x24
 8006ab0:	6045      	str	r5, [r0, #4]
 8006ab2:	6085      	str	r5, [r0, #8]
 8006ab4:	6005      	str	r5, [r0, #0]
 8006ab6:	60c5      	str	r5, [r0, #12]
 8006ab8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006aba:	68eb      	ldr	r3, [r5, #12]
 8006abc:	b183      	cbz	r3, 8006ae0 <_Balloc+0x42>
 8006abe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ac0:	68db      	ldr	r3, [r3, #12]
 8006ac2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006ac6:	b9b8      	cbnz	r0, 8006af8 <_Balloc+0x5a>
 8006ac8:	2101      	movs	r1, #1
 8006aca:	fa01 f506 	lsl.w	r5, r1, r6
 8006ace:	1d6a      	adds	r2, r5, #5
 8006ad0:	0092      	lsls	r2, r2, #2
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	f000 fab4 	bl	8007040 <_calloc_r>
 8006ad8:	b160      	cbz	r0, 8006af4 <_Balloc+0x56>
 8006ada:	6046      	str	r6, [r0, #4]
 8006adc:	6085      	str	r5, [r0, #8]
 8006ade:	e00e      	b.n	8006afe <_Balloc+0x60>
 8006ae0:	2221      	movs	r2, #33	; 0x21
 8006ae2:	2104      	movs	r1, #4
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	f000 faab 	bl	8007040 <_calloc_r>
 8006aea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006aec:	60e8      	str	r0, [r5, #12]
 8006aee:	68db      	ldr	r3, [r3, #12]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1e4      	bne.n	8006abe <_Balloc+0x20>
 8006af4:	2000      	movs	r0, #0
 8006af6:	bd70      	pop	{r4, r5, r6, pc}
 8006af8:	6802      	ldr	r2, [r0, #0]
 8006afa:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006afe:	2300      	movs	r3, #0
 8006b00:	6103      	str	r3, [r0, #16]
 8006b02:	60c3      	str	r3, [r0, #12]
 8006b04:	bd70      	pop	{r4, r5, r6, pc}

08006b06 <_Bfree>:
 8006b06:	b570      	push	{r4, r5, r6, lr}
 8006b08:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006b0a:	4606      	mov	r6, r0
 8006b0c:	460d      	mov	r5, r1
 8006b0e:	b93c      	cbnz	r4, 8006b20 <_Bfree+0x1a>
 8006b10:	2010      	movs	r0, #16
 8006b12:	f7ff ffaf 	bl	8006a74 <malloc>
 8006b16:	6270      	str	r0, [r6, #36]	; 0x24
 8006b18:	6044      	str	r4, [r0, #4]
 8006b1a:	6084      	str	r4, [r0, #8]
 8006b1c:	6004      	str	r4, [r0, #0]
 8006b1e:	60c4      	str	r4, [r0, #12]
 8006b20:	b13d      	cbz	r5, 8006b32 <_Bfree+0x2c>
 8006b22:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006b24:	686a      	ldr	r2, [r5, #4]
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b2c:	6029      	str	r1, [r5, #0]
 8006b2e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006b32:	bd70      	pop	{r4, r5, r6, pc}

08006b34 <__multadd>:
 8006b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b38:	690d      	ldr	r5, [r1, #16]
 8006b3a:	461f      	mov	r7, r3
 8006b3c:	4606      	mov	r6, r0
 8006b3e:	460c      	mov	r4, r1
 8006b40:	f101 0e14 	add.w	lr, r1, #20
 8006b44:	2300      	movs	r3, #0
 8006b46:	f8de 0000 	ldr.w	r0, [lr]
 8006b4a:	b281      	uxth	r1, r0
 8006b4c:	fb02 7101 	mla	r1, r2, r1, r7
 8006b50:	0c0f      	lsrs	r7, r1, #16
 8006b52:	0c00      	lsrs	r0, r0, #16
 8006b54:	fb02 7000 	mla	r0, r2, r0, r7
 8006b58:	b289      	uxth	r1, r1
 8006b5a:	3301      	adds	r3, #1
 8006b5c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006b60:	429d      	cmp	r5, r3
 8006b62:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006b66:	f84e 1b04 	str.w	r1, [lr], #4
 8006b6a:	dcec      	bgt.n	8006b46 <__multadd+0x12>
 8006b6c:	b1d7      	cbz	r7, 8006ba4 <__multadd+0x70>
 8006b6e:	68a3      	ldr	r3, [r4, #8]
 8006b70:	429d      	cmp	r5, r3
 8006b72:	db12      	blt.n	8006b9a <__multadd+0x66>
 8006b74:	6861      	ldr	r1, [r4, #4]
 8006b76:	4630      	mov	r0, r6
 8006b78:	3101      	adds	r1, #1
 8006b7a:	f7ff ff90 	bl	8006a9e <_Balloc>
 8006b7e:	6922      	ldr	r2, [r4, #16]
 8006b80:	3202      	adds	r2, #2
 8006b82:	f104 010c 	add.w	r1, r4, #12
 8006b86:	4680      	mov	r8, r0
 8006b88:	0092      	lsls	r2, r2, #2
 8006b8a:	300c      	adds	r0, #12
 8006b8c:	f7ff ff7a 	bl	8006a84 <memcpy>
 8006b90:	4621      	mov	r1, r4
 8006b92:	4630      	mov	r0, r6
 8006b94:	f7ff ffb7 	bl	8006b06 <_Bfree>
 8006b98:	4644      	mov	r4, r8
 8006b9a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b9e:	3501      	adds	r5, #1
 8006ba0:	615f      	str	r7, [r3, #20]
 8006ba2:	6125      	str	r5, [r4, #16]
 8006ba4:	4620      	mov	r0, r4
 8006ba6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006baa <__hi0bits>:
 8006baa:	0c02      	lsrs	r2, r0, #16
 8006bac:	0412      	lsls	r2, r2, #16
 8006bae:	4603      	mov	r3, r0
 8006bb0:	b9b2      	cbnz	r2, 8006be0 <__hi0bits+0x36>
 8006bb2:	0403      	lsls	r3, r0, #16
 8006bb4:	2010      	movs	r0, #16
 8006bb6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006bba:	bf04      	itt	eq
 8006bbc:	021b      	lsleq	r3, r3, #8
 8006bbe:	3008      	addeq	r0, #8
 8006bc0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006bc4:	bf04      	itt	eq
 8006bc6:	011b      	lsleq	r3, r3, #4
 8006bc8:	3004      	addeq	r0, #4
 8006bca:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006bce:	bf04      	itt	eq
 8006bd0:	009b      	lsleq	r3, r3, #2
 8006bd2:	3002      	addeq	r0, #2
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	db06      	blt.n	8006be6 <__hi0bits+0x3c>
 8006bd8:	005b      	lsls	r3, r3, #1
 8006bda:	d503      	bpl.n	8006be4 <__hi0bits+0x3a>
 8006bdc:	3001      	adds	r0, #1
 8006bde:	4770      	bx	lr
 8006be0:	2000      	movs	r0, #0
 8006be2:	e7e8      	b.n	8006bb6 <__hi0bits+0xc>
 8006be4:	2020      	movs	r0, #32
 8006be6:	4770      	bx	lr

08006be8 <__lo0bits>:
 8006be8:	6803      	ldr	r3, [r0, #0]
 8006bea:	f013 0207 	ands.w	r2, r3, #7
 8006bee:	4601      	mov	r1, r0
 8006bf0:	d00b      	beq.n	8006c0a <__lo0bits+0x22>
 8006bf2:	07da      	lsls	r2, r3, #31
 8006bf4:	d423      	bmi.n	8006c3e <__lo0bits+0x56>
 8006bf6:	0798      	lsls	r0, r3, #30
 8006bf8:	bf49      	itett	mi
 8006bfa:	085b      	lsrmi	r3, r3, #1
 8006bfc:	089b      	lsrpl	r3, r3, #2
 8006bfe:	2001      	movmi	r0, #1
 8006c00:	600b      	strmi	r3, [r1, #0]
 8006c02:	bf5c      	itt	pl
 8006c04:	600b      	strpl	r3, [r1, #0]
 8006c06:	2002      	movpl	r0, #2
 8006c08:	4770      	bx	lr
 8006c0a:	b298      	uxth	r0, r3
 8006c0c:	b9a8      	cbnz	r0, 8006c3a <__lo0bits+0x52>
 8006c0e:	0c1b      	lsrs	r3, r3, #16
 8006c10:	2010      	movs	r0, #16
 8006c12:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006c16:	bf04      	itt	eq
 8006c18:	0a1b      	lsreq	r3, r3, #8
 8006c1a:	3008      	addeq	r0, #8
 8006c1c:	071a      	lsls	r2, r3, #28
 8006c1e:	bf04      	itt	eq
 8006c20:	091b      	lsreq	r3, r3, #4
 8006c22:	3004      	addeq	r0, #4
 8006c24:	079a      	lsls	r2, r3, #30
 8006c26:	bf04      	itt	eq
 8006c28:	089b      	lsreq	r3, r3, #2
 8006c2a:	3002      	addeq	r0, #2
 8006c2c:	07da      	lsls	r2, r3, #31
 8006c2e:	d402      	bmi.n	8006c36 <__lo0bits+0x4e>
 8006c30:	085b      	lsrs	r3, r3, #1
 8006c32:	d006      	beq.n	8006c42 <__lo0bits+0x5a>
 8006c34:	3001      	adds	r0, #1
 8006c36:	600b      	str	r3, [r1, #0]
 8006c38:	4770      	bx	lr
 8006c3a:	4610      	mov	r0, r2
 8006c3c:	e7e9      	b.n	8006c12 <__lo0bits+0x2a>
 8006c3e:	2000      	movs	r0, #0
 8006c40:	4770      	bx	lr
 8006c42:	2020      	movs	r0, #32
 8006c44:	4770      	bx	lr

08006c46 <__i2b>:
 8006c46:	b510      	push	{r4, lr}
 8006c48:	460c      	mov	r4, r1
 8006c4a:	2101      	movs	r1, #1
 8006c4c:	f7ff ff27 	bl	8006a9e <_Balloc>
 8006c50:	2201      	movs	r2, #1
 8006c52:	6144      	str	r4, [r0, #20]
 8006c54:	6102      	str	r2, [r0, #16]
 8006c56:	bd10      	pop	{r4, pc}

08006c58 <__multiply>:
 8006c58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c5c:	4614      	mov	r4, r2
 8006c5e:	690a      	ldr	r2, [r1, #16]
 8006c60:	6923      	ldr	r3, [r4, #16]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	bfb8      	it	lt
 8006c66:	460b      	movlt	r3, r1
 8006c68:	4689      	mov	r9, r1
 8006c6a:	bfbc      	itt	lt
 8006c6c:	46a1      	movlt	r9, r4
 8006c6e:	461c      	movlt	r4, r3
 8006c70:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c74:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006c78:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8006c7c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006c80:	eb07 060a 	add.w	r6, r7, sl
 8006c84:	429e      	cmp	r6, r3
 8006c86:	bfc8      	it	gt
 8006c88:	3101      	addgt	r1, #1
 8006c8a:	f7ff ff08 	bl	8006a9e <_Balloc>
 8006c8e:	f100 0514 	add.w	r5, r0, #20
 8006c92:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006c96:	462b      	mov	r3, r5
 8006c98:	2200      	movs	r2, #0
 8006c9a:	4543      	cmp	r3, r8
 8006c9c:	d316      	bcc.n	8006ccc <__multiply+0x74>
 8006c9e:	f104 0214 	add.w	r2, r4, #20
 8006ca2:	f109 0114 	add.w	r1, r9, #20
 8006ca6:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8006caa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006cae:	9301      	str	r3, [sp, #4]
 8006cb0:	9c01      	ldr	r4, [sp, #4]
 8006cb2:	4294      	cmp	r4, r2
 8006cb4:	4613      	mov	r3, r2
 8006cb6:	d80c      	bhi.n	8006cd2 <__multiply+0x7a>
 8006cb8:	2e00      	cmp	r6, #0
 8006cba:	dd03      	ble.n	8006cc4 <__multiply+0x6c>
 8006cbc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d054      	beq.n	8006d6e <__multiply+0x116>
 8006cc4:	6106      	str	r6, [r0, #16]
 8006cc6:	b003      	add	sp, #12
 8006cc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ccc:	f843 2b04 	str.w	r2, [r3], #4
 8006cd0:	e7e3      	b.n	8006c9a <__multiply+0x42>
 8006cd2:	f8b3 a000 	ldrh.w	sl, [r3]
 8006cd6:	3204      	adds	r2, #4
 8006cd8:	f1ba 0f00 	cmp.w	sl, #0
 8006cdc:	d020      	beq.n	8006d20 <__multiply+0xc8>
 8006cde:	46ae      	mov	lr, r5
 8006ce0:	4689      	mov	r9, r1
 8006ce2:	f04f 0c00 	mov.w	ip, #0
 8006ce6:	f859 4b04 	ldr.w	r4, [r9], #4
 8006cea:	f8be b000 	ldrh.w	fp, [lr]
 8006cee:	b2a3      	uxth	r3, r4
 8006cf0:	fb0a b303 	mla	r3, sl, r3, fp
 8006cf4:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8006cf8:	f8de 4000 	ldr.w	r4, [lr]
 8006cfc:	4463      	add	r3, ip
 8006cfe:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006d02:	fb0a c40b 	mla	r4, sl, fp, ip
 8006d06:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006d10:	454f      	cmp	r7, r9
 8006d12:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8006d16:	f84e 3b04 	str.w	r3, [lr], #4
 8006d1a:	d8e4      	bhi.n	8006ce6 <__multiply+0x8e>
 8006d1c:	f8ce c000 	str.w	ip, [lr]
 8006d20:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8006d24:	f1b9 0f00 	cmp.w	r9, #0
 8006d28:	d01f      	beq.n	8006d6a <__multiply+0x112>
 8006d2a:	682b      	ldr	r3, [r5, #0]
 8006d2c:	46ae      	mov	lr, r5
 8006d2e:	468c      	mov	ip, r1
 8006d30:	f04f 0a00 	mov.w	sl, #0
 8006d34:	f8bc 4000 	ldrh.w	r4, [ip]
 8006d38:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006d3c:	fb09 b404 	mla	r4, r9, r4, fp
 8006d40:	44a2      	add	sl, r4
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8006d48:	f84e 3b04 	str.w	r3, [lr], #4
 8006d4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006d50:	f8be 4000 	ldrh.w	r4, [lr]
 8006d54:	0c1b      	lsrs	r3, r3, #16
 8006d56:	fb09 4303 	mla	r3, r9, r3, r4
 8006d5a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8006d5e:	4567      	cmp	r7, ip
 8006d60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d64:	d8e6      	bhi.n	8006d34 <__multiply+0xdc>
 8006d66:	f8ce 3000 	str.w	r3, [lr]
 8006d6a:	3504      	adds	r5, #4
 8006d6c:	e7a0      	b.n	8006cb0 <__multiply+0x58>
 8006d6e:	3e01      	subs	r6, #1
 8006d70:	e7a2      	b.n	8006cb8 <__multiply+0x60>
	...

08006d74 <__pow5mult>:
 8006d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d78:	4615      	mov	r5, r2
 8006d7a:	f012 0203 	ands.w	r2, r2, #3
 8006d7e:	4606      	mov	r6, r0
 8006d80:	460f      	mov	r7, r1
 8006d82:	d007      	beq.n	8006d94 <__pow5mult+0x20>
 8006d84:	3a01      	subs	r2, #1
 8006d86:	4c21      	ldr	r4, [pc, #132]	; (8006e0c <__pow5mult+0x98>)
 8006d88:	2300      	movs	r3, #0
 8006d8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d8e:	f7ff fed1 	bl	8006b34 <__multadd>
 8006d92:	4607      	mov	r7, r0
 8006d94:	10ad      	asrs	r5, r5, #2
 8006d96:	d035      	beq.n	8006e04 <__pow5mult+0x90>
 8006d98:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d9a:	b93c      	cbnz	r4, 8006dac <__pow5mult+0x38>
 8006d9c:	2010      	movs	r0, #16
 8006d9e:	f7ff fe69 	bl	8006a74 <malloc>
 8006da2:	6270      	str	r0, [r6, #36]	; 0x24
 8006da4:	6044      	str	r4, [r0, #4]
 8006da6:	6084      	str	r4, [r0, #8]
 8006da8:	6004      	str	r4, [r0, #0]
 8006daa:	60c4      	str	r4, [r0, #12]
 8006dac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006db0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006db4:	b94c      	cbnz	r4, 8006dca <__pow5mult+0x56>
 8006db6:	f240 2171 	movw	r1, #625	; 0x271
 8006dba:	4630      	mov	r0, r6
 8006dbc:	f7ff ff43 	bl	8006c46 <__i2b>
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006dc6:	4604      	mov	r4, r0
 8006dc8:	6003      	str	r3, [r0, #0]
 8006dca:	f04f 0800 	mov.w	r8, #0
 8006dce:	07eb      	lsls	r3, r5, #31
 8006dd0:	d50a      	bpl.n	8006de8 <__pow5mult+0x74>
 8006dd2:	4639      	mov	r1, r7
 8006dd4:	4622      	mov	r2, r4
 8006dd6:	4630      	mov	r0, r6
 8006dd8:	f7ff ff3e 	bl	8006c58 <__multiply>
 8006ddc:	4639      	mov	r1, r7
 8006dde:	4681      	mov	r9, r0
 8006de0:	4630      	mov	r0, r6
 8006de2:	f7ff fe90 	bl	8006b06 <_Bfree>
 8006de6:	464f      	mov	r7, r9
 8006de8:	106d      	asrs	r5, r5, #1
 8006dea:	d00b      	beq.n	8006e04 <__pow5mult+0x90>
 8006dec:	6820      	ldr	r0, [r4, #0]
 8006dee:	b938      	cbnz	r0, 8006e00 <__pow5mult+0x8c>
 8006df0:	4622      	mov	r2, r4
 8006df2:	4621      	mov	r1, r4
 8006df4:	4630      	mov	r0, r6
 8006df6:	f7ff ff2f 	bl	8006c58 <__multiply>
 8006dfa:	6020      	str	r0, [r4, #0]
 8006dfc:	f8c0 8000 	str.w	r8, [r0]
 8006e00:	4604      	mov	r4, r0
 8006e02:	e7e4      	b.n	8006dce <__pow5mult+0x5a>
 8006e04:	4638      	mov	r0, r7
 8006e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e0a:	bf00      	nop
 8006e0c:	080077f8 	.word	0x080077f8

08006e10 <__lshift>:
 8006e10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e14:	460c      	mov	r4, r1
 8006e16:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e1a:	6923      	ldr	r3, [r4, #16]
 8006e1c:	6849      	ldr	r1, [r1, #4]
 8006e1e:	eb0a 0903 	add.w	r9, sl, r3
 8006e22:	68a3      	ldr	r3, [r4, #8]
 8006e24:	4607      	mov	r7, r0
 8006e26:	4616      	mov	r6, r2
 8006e28:	f109 0501 	add.w	r5, r9, #1
 8006e2c:	42ab      	cmp	r3, r5
 8006e2e:	db31      	blt.n	8006e94 <__lshift+0x84>
 8006e30:	4638      	mov	r0, r7
 8006e32:	f7ff fe34 	bl	8006a9e <_Balloc>
 8006e36:	2200      	movs	r2, #0
 8006e38:	4680      	mov	r8, r0
 8006e3a:	f100 0314 	add.w	r3, r0, #20
 8006e3e:	4611      	mov	r1, r2
 8006e40:	4552      	cmp	r2, sl
 8006e42:	db2a      	blt.n	8006e9a <__lshift+0x8a>
 8006e44:	6920      	ldr	r0, [r4, #16]
 8006e46:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e4a:	f104 0114 	add.w	r1, r4, #20
 8006e4e:	f016 021f 	ands.w	r2, r6, #31
 8006e52:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8006e56:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8006e5a:	d022      	beq.n	8006ea2 <__lshift+0x92>
 8006e5c:	f1c2 0c20 	rsb	ip, r2, #32
 8006e60:	2000      	movs	r0, #0
 8006e62:	680e      	ldr	r6, [r1, #0]
 8006e64:	4096      	lsls	r6, r2
 8006e66:	4330      	orrs	r0, r6
 8006e68:	f843 0b04 	str.w	r0, [r3], #4
 8006e6c:	f851 0b04 	ldr.w	r0, [r1], #4
 8006e70:	458e      	cmp	lr, r1
 8006e72:	fa20 f00c 	lsr.w	r0, r0, ip
 8006e76:	d8f4      	bhi.n	8006e62 <__lshift+0x52>
 8006e78:	6018      	str	r0, [r3, #0]
 8006e7a:	b108      	cbz	r0, 8006e80 <__lshift+0x70>
 8006e7c:	f109 0502 	add.w	r5, r9, #2
 8006e80:	3d01      	subs	r5, #1
 8006e82:	4638      	mov	r0, r7
 8006e84:	f8c8 5010 	str.w	r5, [r8, #16]
 8006e88:	4621      	mov	r1, r4
 8006e8a:	f7ff fe3c 	bl	8006b06 <_Bfree>
 8006e8e:	4640      	mov	r0, r8
 8006e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e94:	3101      	adds	r1, #1
 8006e96:	005b      	lsls	r3, r3, #1
 8006e98:	e7c8      	b.n	8006e2c <__lshift+0x1c>
 8006e9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006e9e:	3201      	adds	r2, #1
 8006ea0:	e7ce      	b.n	8006e40 <__lshift+0x30>
 8006ea2:	3b04      	subs	r3, #4
 8006ea4:	f851 2b04 	ldr.w	r2, [r1], #4
 8006ea8:	f843 2f04 	str.w	r2, [r3, #4]!
 8006eac:	458e      	cmp	lr, r1
 8006eae:	d8f9      	bhi.n	8006ea4 <__lshift+0x94>
 8006eb0:	e7e6      	b.n	8006e80 <__lshift+0x70>

08006eb2 <__mcmp>:
 8006eb2:	6903      	ldr	r3, [r0, #16]
 8006eb4:	690a      	ldr	r2, [r1, #16]
 8006eb6:	1a9b      	subs	r3, r3, r2
 8006eb8:	b530      	push	{r4, r5, lr}
 8006eba:	d10c      	bne.n	8006ed6 <__mcmp+0x24>
 8006ebc:	0092      	lsls	r2, r2, #2
 8006ebe:	3014      	adds	r0, #20
 8006ec0:	3114      	adds	r1, #20
 8006ec2:	1884      	adds	r4, r0, r2
 8006ec4:	4411      	add	r1, r2
 8006ec6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006eca:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ece:	4295      	cmp	r5, r2
 8006ed0:	d003      	beq.n	8006eda <__mcmp+0x28>
 8006ed2:	d305      	bcc.n	8006ee0 <__mcmp+0x2e>
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	bd30      	pop	{r4, r5, pc}
 8006eda:	42a0      	cmp	r0, r4
 8006edc:	d3f3      	bcc.n	8006ec6 <__mcmp+0x14>
 8006ede:	e7fa      	b.n	8006ed6 <__mcmp+0x24>
 8006ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ee4:	e7f7      	b.n	8006ed6 <__mcmp+0x24>

08006ee6 <__mdiff>:
 8006ee6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006eea:	460d      	mov	r5, r1
 8006eec:	4607      	mov	r7, r0
 8006eee:	4611      	mov	r1, r2
 8006ef0:	4628      	mov	r0, r5
 8006ef2:	4614      	mov	r4, r2
 8006ef4:	f7ff ffdd 	bl	8006eb2 <__mcmp>
 8006ef8:	1e06      	subs	r6, r0, #0
 8006efa:	d108      	bne.n	8006f0e <__mdiff+0x28>
 8006efc:	4631      	mov	r1, r6
 8006efe:	4638      	mov	r0, r7
 8006f00:	f7ff fdcd 	bl	8006a9e <_Balloc>
 8006f04:	2301      	movs	r3, #1
 8006f06:	6103      	str	r3, [r0, #16]
 8006f08:	6146      	str	r6, [r0, #20]
 8006f0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f0e:	bfa4      	itt	ge
 8006f10:	4623      	movge	r3, r4
 8006f12:	462c      	movge	r4, r5
 8006f14:	4638      	mov	r0, r7
 8006f16:	6861      	ldr	r1, [r4, #4]
 8006f18:	bfa6      	itte	ge
 8006f1a:	461d      	movge	r5, r3
 8006f1c:	2600      	movge	r6, #0
 8006f1e:	2601      	movlt	r6, #1
 8006f20:	f7ff fdbd 	bl	8006a9e <_Balloc>
 8006f24:	692b      	ldr	r3, [r5, #16]
 8006f26:	60c6      	str	r6, [r0, #12]
 8006f28:	6926      	ldr	r6, [r4, #16]
 8006f2a:	f105 0914 	add.w	r9, r5, #20
 8006f2e:	f104 0214 	add.w	r2, r4, #20
 8006f32:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8006f36:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006f3a:	f100 0514 	add.w	r5, r0, #20
 8006f3e:	f04f 0c00 	mov.w	ip, #0
 8006f42:	f852 ab04 	ldr.w	sl, [r2], #4
 8006f46:	f859 4b04 	ldr.w	r4, [r9], #4
 8006f4a:	fa1c f18a 	uxtah	r1, ip, sl
 8006f4e:	b2a3      	uxth	r3, r4
 8006f50:	1ac9      	subs	r1, r1, r3
 8006f52:	0c23      	lsrs	r3, r4, #16
 8006f54:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8006f58:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006f5c:	b289      	uxth	r1, r1
 8006f5e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006f62:	45c8      	cmp	r8, r9
 8006f64:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006f68:	4696      	mov	lr, r2
 8006f6a:	f845 3b04 	str.w	r3, [r5], #4
 8006f6e:	d8e8      	bhi.n	8006f42 <__mdiff+0x5c>
 8006f70:	45be      	cmp	lr, r7
 8006f72:	d305      	bcc.n	8006f80 <__mdiff+0x9a>
 8006f74:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006f78:	b18b      	cbz	r3, 8006f9e <__mdiff+0xb8>
 8006f7a:	6106      	str	r6, [r0, #16]
 8006f7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f80:	f85e 1b04 	ldr.w	r1, [lr], #4
 8006f84:	fa1c f381 	uxtah	r3, ip, r1
 8006f88:	141a      	asrs	r2, r3, #16
 8006f8a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f8e:	b29b      	uxth	r3, r3
 8006f90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f94:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006f98:	f845 3b04 	str.w	r3, [r5], #4
 8006f9c:	e7e8      	b.n	8006f70 <__mdiff+0x8a>
 8006f9e:	3e01      	subs	r6, #1
 8006fa0:	e7e8      	b.n	8006f74 <__mdiff+0x8e>

08006fa2 <__d2b>:
 8006fa2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006fa6:	460e      	mov	r6, r1
 8006fa8:	2101      	movs	r1, #1
 8006faa:	ec59 8b10 	vmov	r8, r9, d0
 8006fae:	4615      	mov	r5, r2
 8006fb0:	f7ff fd75 	bl	8006a9e <_Balloc>
 8006fb4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006fb8:	4607      	mov	r7, r0
 8006fba:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006fbe:	bb34      	cbnz	r4, 800700e <__d2b+0x6c>
 8006fc0:	9301      	str	r3, [sp, #4]
 8006fc2:	f1b8 0f00 	cmp.w	r8, #0
 8006fc6:	d027      	beq.n	8007018 <__d2b+0x76>
 8006fc8:	a802      	add	r0, sp, #8
 8006fca:	f840 8d08 	str.w	r8, [r0, #-8]!
 8006fce:	f7ff fe0b 	bl	8006be8 <__lo0bits>
 8006fd2:	9900      	ldr	r1, [sp, #0]
 8006fd4:	b1f0      	cbz	r0, 8007014 <__d2b+0x72>
 8006fd6:	9a01      	ldr	r2, [sp, #4]
 8006fd8:	f1c0 0320 	rsb	r3, r0, #32
 8006fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe0:	430b      	orrs	r3, r1
 8006fe2:	40c2      	lsrs	r2, r0
 8006fe4:	617b      	str	r3, [r7, #20]
 8006fe6:	9201      	str	r2, [sp, #4]
 8006fe8:	9b01      	ldr	r3, [sp, #4]
 8006fea:	61bb      	str	r3, [r7, #24]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	bf14      	ite	ne
 8006ff0:	2102      	movne	r1, #2
 8006ff2:	2101      	moveq	r1, #1
 8006ff4:	6139      	str	r1, [r7, #16]
 8006ff6:	b1c4      	cbz	r4, 800702a <__d2b+0x88>
 8006ff8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006ffc:	4404      	add	r4, r0
 8006ffe:	6034      	str	r4, [r6, #0]
 8007000:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007004:	6028      	str	r0, [r5, #0]
 8007006:	4638      	mov	r0, r7
 8007008:	b003      	add	sp, #12
 800700a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800700e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007012:	e7d5      	b.n	8006fc0 <__d2b+0x1e>
 8007014:	6179      	str	r1, [r7, #20]
 8007016:	e7e7      	b.n	8006fe8 <__d2b+0x46>
 8007018:	a801      	add	r0, sp, #4
 800701a:	f7ff fde5 	bl	8006be8 <__lo0bits>
 800701e:	9b01      	ldr	r3, [sp, #4]
 8007020:	617b      	str	r3, [r7, #20]
 8007022:	2101      	movs	r1, #1
 8007024:	6139      	str	r1, [r7, #16]
 8007026:	3020      	adds	r0, #32
 8007028:	e7e5      	b.n	8006ff6 <__d2b+0x54>
 800702a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800702e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007032:	6030      	str	r0, [r6, #0]
 8007034:	6918      	ldr	r0, [r3, #16]
 8007036:	f7ff fdb8 	bl	8006baa <__hi0bits>
 800703a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800703e:	e7e1      	b.n	8007004 <__d2b+0x62>

08007040 <_calloc_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	fb02 f401 	mul.w	r4, r2, r1
 8007046:	4621      	mov	r1, r4
 8007048:	f7fe f828 	bl	800509c <_malloc_r>
 800704c:	4605      	mov	r5, r0
 800704e:	b118      	cbz	r0, 8007058 <_calloc_r+0x18>
 8007050:	4622      	mov	r2, r4
 8007052:	2100      	movs	r1, #0
 8007054:	f7fd ffcc 	bl	8004ff0 <memset>
 8007058:	4628      	mov	r0, r5
 800705a:	bd38      	pop	{r3, r4, r5, pc}

0800705c <__sfputc_r>:
 800705c:	6893      	ldr	r3, [r2, #8]
 800705e:	3b01      	subs	r3, #1
 8007060:	2b00      	cmp	r3, #0
 8007062:	b410      	push	{r4}
 8007064:	6093      	str	r3, [r2, #8]
 8007066:	da09      	bge.n	800707c <__sfputc_r+0x20>
 8007068:	6994      	ldr	r4, [r2, #24]
 800706a:	42a3      	cmp	r3, r4
 800706c:	db02      	blt.n	8007074 <__sfputc_r+0x18>
 800706e:	b2cb      	uxtb	r3, r1
 8007070:	2b0a      	cmp	r3, #10
 8007072:	d103      	bne.n	800707c <__sfputc_r+0x20>
 8007074:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007078:	f000 b942 	b.w	8007300 <__swbuf_r>
 800707c:	6813      	ldr	r3, [r2, #0]
 800707e:	1c58      	adds	r0, r3, #1
 8007080:	6010      	str	r0, [r2, #0]
 8007082:	7019      	strb	r1, [r3, #0]
 8007084:	b2c8      	uxtb	r0, r1
 8007086:	f85d 4b04 	ldr.w	r4, [sp], #4
 800708a:	4770      	bx	lr

0800708c <__sfputs_r>:
 800708c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800708e:	4606      	mov	r6, r0
 8007090:	460f      	mov	r7, r1
 8007092:	4614      	mov	r4, r2
 8007094:	18d5      	adds	r5, r2, r3
 8007096:	42ac      	cmp	r4, r5
 8007098:	d101      	bne.n	800709e <__sfputs_r+0x12>
 800709a:	2000      	movs	r0, #0
 800709c:	e007      	b.n	80070ae <__sfputs_r+0x22>
 800709e:	463a      	mov	r2, r7
 80070a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070a4:	4630      	mov	r0, r6
 80070a6:	f7ff ffd9 	bl	800705c <__sfputc_r>
 80070aa:	1c43      	adds	r3, r0, #1
 80070ac:	d1f3      	bne.n	8007096 <__sfputs_r+0xa>
 80070ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080070b0 <_vfiprintf_r>:
 80070b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b4:	b09d      	sub	sp, #116	; 0x74
 80070b6:	460c      	mov	r4, r1
 80070b8:	4617      	mov	r7, r2
 80070ba:	9303      	str	r3, [sp, #12]
 80070bc:	4606      	mov	r6, r0
 80070be:	b118      	cbz	r0, 80070c8 <_vfiprintf_r+0x18>
 80070c0:	6983      	ldr	r3, [r0, #24]
 80070c2:	b90b      	cbnz	r3, 80070c8 <_vfiprintf_r+0x18>
 80070c4:	f7fd fee6 	bl	8004e94 <__sinit>
 80070c8:	4b7c      	ldr	r3, [pc, #496]	; (80072bc <_vfiprintf_r+0x20c>)
 80070ca:	429c      	cmp	r4, r3
 80070cc:	d157      	bne.n	800717e <_vfiprintf_r+0xce>
 80070ce:	6874      	ldr	r4, [r6, #4]
 80070d0:	89a3      	ldrh	r3, [r4, #12]
 80070d2:	0718      	lsls	r0, r3, #28
 80070d4:	d55d      	bpl.n	8007192 <_vfiprintf_r+0xe2>
 80070d6:	6923      	ldr	r3, [r4, #16]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d05a      	beq.n	8007192 <_vfiprintf_r+0xe2>
 80070dc:	2300      	movs	r3, #0
 80070de:	9309      	str	r3, [sp, #36]	; 0x24
 80070e0:	2320      	movs	r3, #32
 80070e2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80070e6:	2330      	movs	r3, #48	; 0x30
 80070e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80070ec:	f04f 0b01 	mov.w	fp, #1
 80070f0:	46b8      	mov	r8, r7
 80070f2:	4645      	mov	r5, r8
 80070f4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d155      	bne.n	80071a8 <_vfiprintf_r+0xf8>
 80070fc:	ebb8 0a07 	subs.w	sl, r8, r7
 8007100:	d00b      	beq.n	800711a <_vfiprintf_r+0x6a>
 8007102:	4653      	mov	r3, sl
 8007104:	463a      	mov	r2, r7
 8007106:	4621      	mov	r1, r4
 8007108:	4630      	mov	r0, r6
 800710a:	f7ff ffbf 	bl	800708c <__sfputs_r>
 800710e:	3001      	adds	r0, #1
 8007110:	f000 80c4 	beq.w	800729c <_vfiprintf_r+0x1ec>
 8007114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007116:	4453      	add	r3, sl
 8007118:	9309      	str	r3, [sp, #36]	; 0x24
 800711a:	f898 3000 	ldrb.w	r3, [r8]
 800711e:	2b00      	cmp	r3, #0
 8007120:	f000 80bc 	beq.w	800729c <_vfiprintf_r+0x1ec>
 8007124:	2300      	movs	r3, #0
 8007126:	f04f 32ff 	mov.w	r2, #4294967295
 800712a:	9304      	str	r3, [sp, #16]
 800712c:	9307      	str	r3, [sp, #28]
 800712e:	9205      	str	r2, [sp, #20]
 8007130:	9306      	str	r3, [sp, #24]
 8007132:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007136:	931a      	str	r3, [sp, #104]	; 0x68
 8007138:	2205      	movs	r2, #5
 800713a:	7829      	ldrb	r1, [r5, #0]
 800713c:	4860      	ldr	r0, [pc, #384]	; (80072c0 <_vfiprintf_r+0x210>)
 800713e:	f7f9 f877 	bl	8000230 <memchr>
 8007142:	f105 0801 	add.w	r8, r5, #1
 8007146:	9b04      	ldr	r3, [sp, #16]
 8007148:	2800      	cmp	r0, #0
 800714a:	d131      	bne.n	80071b0 <_vfiprintf_r+0x100>
 800714c:	06d9      	lsls	r1, r3, #27
 800714e:	bf44      	itt	mi
 8007150:	2220      	movmi	r2, #32
 8007152:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007156:	071a      	lsls	r2, r3, #28
 8007158:	bf44      	itt	mi
 800715a:	222b      	movmi	r2, #43	; 0x2b
 800715c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007160:	782a      	ldrb	r2, [r5, #0]
 8007162:	2a2a      	cmp	r2, #42	; 0x2a
 8007164:	d02c      	beq.n	80071c0 <_vfiprintf_r+0x110>
 8007166:	9a07      	ldr	r2, [sp, #28]
 8007168:	2100      	movs	r1, #0
 800716a:	200a      	movs	r0, #10
 800716c:	46a8      	mov	r8, r5
 800716e:	3501      	adds	r5, #1
 8007170:	f898 3000 	ldrb.w	r3, [r8]
 8007174:	3b30      	subs	r3, #48	; 0x30
 8007176:	2b09      	cmp	r3, #9
 8007178:	d96d      	bls.n	8007256 <_vfiprintf_r+0x1a6>
 800717a:	b371      	cbz	r1, 80071da <_vfiprintf_r+0x12a>
 800717c:	e026      	b.n	80071cc <_vfiprintf_r+0x11c>
 800717e:	4b51      	ldr	r3, [pc, #324]	; (80072c4 <_vfiprintf_r+0x214>)
 8007180:	429c      	cmp	r4, r3
 8007182:	d101      	bne.n	8007188 <_vfiprintf_r+0xd8>
 8007184:	68b4      	ldr	r4, [r6, #8]
 8007186:	e7a3      	b.n	80070d0 <_vfiprintf_r+0x20>
 8007188:	4b4f      	ldr	r3, [pc, #316]	; (80072c8 <_vfiprintf_r+0x218>)
 800718a:	429c      	cmp	r4, r3
 800718c:	bf08      	it	eq
 800718e:	68f4      	ldreq	r4, [r6, #12]
 8007190:	e79e      	b.n	80070d0 <_vfiprintf_r+0x20>
 8007192:	4621      	mov	r1, r4
 8007194:	4630      	mov	r0, r6
 8007196:	f000 f905 	bl	80073a4 <__swsetup_r>
 800719a:	2800      	cmp	r0, #0
 800719c:	d09e      	beq.n	80070dc <_vfiprintf_r+0x2c>
 800719e:	f04f 30ff 	mov.w	r0, #4294967295
 80071a2:	b01d      	add	sp, #116	; 0x74
 80071a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071a8:	2b25      	cmp	r3, #37	; 0x25
 80071aa:	d0a7      	beq.n	80070fc <_vfiprintf_r+0x4c>
 80071ac:	46a8      	mov	r8, r5
 80071ae:	e7a0      	b.n	80070f2 <_vfiprintf_r+0x42>
 80071b0:	4a43      	ldr	r2, [pc, #268]	; (80072c0 <_vfiprintf_r+0x210>)
 80071b2:	1a80      	subs	r0, r0, r2
 80071b4:	fa0b f000 	lsl.w	r0, fp, r0
 80071b8:	4318      	orrs	r0, r3
 80071ba:	9004      	str	r0, [sp, #16]
 80071bc:	4645      	mov	r5, r8
 80071be:	e7bb      	b.n	8007138 <_vfiprintf_r+0x88>
 80071c0:	9a03      	ldr	r2, [sp, #12]
 80071c2:	1d11      	adds	r1, r2, #4
 80071c4:	6812      	ldr	r2, [r2, #0]
 80071c6:	9103      	str	r1, [sp, #12]
 80071c8:	2a00      	cmp	r2, #0
 80071ca:	db01      	blt.n	80071d0 <_vfiprintf_r+0x120>
 80071cc:	9207      	str	r2, [sp, #28]
 80071ce:	e004      	b.n	80071da <_vfiprintf_r+0x12a>
 80071d0:	4252      	negs	r2, r2
 80071d2:	f043 0302 	orr.w	r3, r3, #2
 80071d6:	9207      	str	r2, [sp, #28]
 80071d8:	9304      	str	r3, [sp, #16]
 80071da:	f898 3000 	ldrb.w	r3, [r8]
 80071de:	2b2e      	cmp	r3, #46	; 0x2e
 80071e0:	d110      	bne.n	8007204 <_vfiprintf_r+0x154>
 80071e2:	f898 3001 	ldrb.w	r3, [r8, #1]
 80071e6:	2b2a      	cmp	r3, #42	; 0x2a
 80071e8:	f108 0101 	add.w	r1, r8, #1
 80071ec:	d137      	bne.n	800725e <_vfiprintf_r+0x1ae>
 80071ee:	9b03      	ldr	r3, [sp, #12]
 80071f0:	1d1a      	adds	r2, r3, #4
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	9203      	str	r2, [sp, #12]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	bfb8      	it	lt
 80071fa:	f04f 33ff 	movlt.w	r3, #4294967295
 80071fe:	f108 0802 	add.w	r8, r8, #2
 8007202:	9305      	str	r3, [sp, #20]
 8007204:	4d31      	ldr	r5, [pc, #196]	; (80072cc <_vfiprintf_r+0x21c>)
 8007206:	f898 1000 	ldrb.w	r1, [r8]
 800720a:	2203      	movs	r2, #3
 800720c:	4628      	mov	r0, r5
 800720e:	f7f9 f80f 	bl	8000230 <memchr>
 8007212:	b140      	cbz	r0, 8007226 <_vfiprintf_r+0x176>
 8007214:	2340      	movs	r3, #64	; 0x40
 8007216:	1b40      	subs	r0, r0, r5
 8007218:	fa03 f000 	lsl.w	r0, r3, r0
 800721c:	9b04      	ldr	r3, [sp, #16]
 800721e:	4303      	orrs	r3, r0
 8007220:	9304      	str	r3, [sp, #16]
 8007222:	f108 0801 	add.w	r8, r8, #1
 8007226:	f898 1000 	ldrb.w	r1, [r8]
 800722a:	4829      	ldr	r0, [pc, #164]	; (80072d0 <_vfiprintf_r+0x220>)
 800722c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007230:	2206      	movs	r2, #6
 8007232:	f108 0701 	add.w	r7, r8, #1
 8007236:	f7f8 fffb 	bl	8000230 <memchr>
 800723a:	2800      	cmp	r0, #0
 800723c:	d034      	beq.n	80072a8 <_vfiprintf_r+0x1f8>
 800723e:	4b25      	ldr	r3, [pc, #148]	; (80072d4 <_vfiprintf_r+0x224>)
 8007240:	bb03      	cbnz	r3, 8007284 <_vfiprintf_r+0x1d4>
 8007242:	9b03      	ldr	r3, [sp, #12]
 8007244:	3307      	adds	r3, #7
 8007246:	f023 0307 	bic.w	r3, r3, #7
 800724a:	3308      	adds	r3, #8
 800724c:	9303      	str	r3, [sp, #12]
 800724e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007250:	444b      	add	r3, r9
 8007252:	9309      	str	r3, [sp, #36]	; 0x24
 8007254:	e74c      	b.n	80070f0 <_vfiprintf_r+0x40>
 8007256:	fb00 3202 	mla	r2, r0, r2, r3
 800725a:	2101      	movs	r1, #1
 800725c:	e786      	b.n	800716c <_vfiprintf_r+0xbc>
 800725e:	2300      	movs	r3, #0
 8007260:	9305      	str	r3, [sp, #20]
 8007262:	4618      	mov	r0, r3
 8007264:	250a      	movs	r5, #10
 8007266:	4688      	mov	r8, r1
 8007268:	3101      	adds	r1, #1
 800726a:	f898 2000 	ldrb.w	r2, [r8]
 800726e:	3a30      	subs	r2, #48	; 0x30
 8007270:	2a09      	cmp	r2, #9
 8007272:	d903      	bls.n	800727c <_vfiprintf_r+0x1cc>
 8007274:	2b00      	cmp	r3, #0
 8007276:	d0c5      	beq.n	8007204 <_vfiprintf_r+0x154>
 8007278:	9005      	str	r0, [sp, #20]
 800727a:	e7c3      	b.n	8007204 <_vfiprintf_r+0x154>
 800727c:	fb05 2000 	mla	r0, r5, r0, r2
 8007280:	2301      	movs	r3, #1
 8007282:	e7f0      	b.n	8007266 <_vfiprintf_r+0x1b6>
 8007284:	ab03      	add	r3, sp, #12
 8007286:	9300      	str	r3, [sp, #0]
 8007288:	4622      	mov	r2, r4
 800728a:	4b13      	ldr	r3, [pc, #76]	; (80072d8 <_vfiprintf_r+0x228>)
 800728c:	a904      	add	r1, sp, #16
 800728e:	4630      	mov	r0, r6
 8007290:	f7fd fff8 	bl	8005284 <_printf_float>
 8007294:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007298:	4681      	mov	r9, r0
 800729a:	d1d8      	bne.n	800724e <_vfiprintf_r+0x19e>
 800729c:	89a3      	ldrh	r3, [r4, #12]
 800729e:	065b      	lsls	r3, r3, #25
 80072a0:	f53f af7d 	bmi.w	800719e <_vfiprintf_r+0xee>
 80072a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80072a6:	e77c      	b.n	80071a2 <_vfiprintf_r+0xf2>
 80072a8:	ab03      	add	r3, sp, #12
 80072aa:	9300      	str	r3, [sp, #0]
 80072ac:	4622      	mov	r2, r4
 80072ae:	4b0a      	ldr	r3, [pc, #40]	; (80072d8 <_vfiprintf_r+0x228>)
 80072b0:	a904      	add	r1, sp, #16
 80072b2:	4630      	mov	r0, r6
 80072b4:	f7fe fa9c 	bl	80057f0 <_printf_i>
 80072b8:	e7ec      	b.n	8007294 <_vfiprintf_r+0x1e4>
 80072ba:	bf00      	nop
 80072bc:	0800767c 	.word	0x0800767c
 80072c0:	08007804 	.word	0x08007804
 80072c4:	0800769c 	.word	0x0800769c
 80072c8:	0800765c 	.word	0x0800765c
 80072cc:	0800780a 	.word	0x0800780a
 80072d0:	0800780e 	.word	0x0800780e
 80072d4:	08005285 	.word	0x08005285
 80072d8:	0800708d 	.word	0x0800708d

080072dc <_read_r>:
 80072dc:	b538      	push	{r3, r4, r5, lr}
 80072de:	4c07      	ldr	r4, [pc, #28]	; (80072fc <_read_r+0x20>)
 80072e0:	4605      	mov	r5, r0
 80072e2:	4608      	mov	r0, r1
 80072e4:	4611      	mov	r1, r2
 80072e6:	2200      	movs	r2, #0
 80072e8:	6022      	str	r2, [r4, #0]
 80072ea:	461a      	mov	r2, r3
 80072ec:	f7fd f912 	bl	8004514 <_read>
 80072f0:	1c43      	adds	r3, r0, #1
 80072f2:	d102      	bne.n	80072fa <_read_r+0x1e>
 80072f4:	6823      	ldr	r3, [r4, #0]
 80072f6:	b103      	cbz	r3, 80072fa <_read_r+0x1e>
 80072f8:	602b      	str	r3, [r5, #0]
 80072fa:	bd38      	pop	{r3, r4, r5, pc}
 80072fc:	200007b4 	.word	0x200007b4

08007300 <__swbuf_r>:
 8007300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007302:	460e      	mov	r6, r1
 8007304:	4614      	mov	r4, r2
 8007306:	4605      	mov	r5, r0
 8007308:	b118      	cbz	r0, 8007312 <__swbuf_r+0x12>
 800730a:	6983      	ldr	r3, [r0, #24]
 800730c:	b90b      	cbnz	r3, 8007312 <__swbuf_r+0x12>
 800730e:	f7fd fdc1 	bl	8004e94 <__sinit>
 8007312:	4b21      	ldr	r3, [pc, #132]	; (8007398 <__swbuf_r+0x98>)
 8007314:	429c      	cmp	r4, r3
 8007316:	d12a      	bne.n	800736e <__swbuf_r+0x6e>
 8007318:	686c      	ldr	r4, [r5, #4]
 800731a:	69a3      	ldr	r3, [r4, #24]
 800731c:	60a3      	str	r3, [r4, #8]
 800731e:	89a3      	ldrh	r3, [r4, #12]
 8007320:	071a      	lsls	r2, r3, #28
 8007322:	d52e      	bpl.n	8007382 <__swbuf_r+0x82>
 8007324:	6923      	ldr	r3, [r4, #16]
 8007326:	b363      	cbz	r3, 8007382 <__swbuf_r+0x82>
 8007328:	6923      	ldr	r3, [r4, #16]
 800732a:	6820      	ldr	r0, [r4, #0]
 800732c:	1ac0      	subs	r0, r0, r3
 800732e:	6963      	ldr	r3, [r4, #20]
 8007330:	b2f6      	uxtb	r6, r6
 8007332:	4298      	cmp	r0, r3
 8007334:	4637      	mov	r7, r6
 8007336:	db04      	blt.n	8007342 <__swbuf_r+0x42>
 8007338:	4621      	mov	r1, r4
 800733a:	4628      	mov	r0, r5
 800733c:	f7fd fd2e 	bl	8004d9c <_fflush_r>
 8007340:	bb28      	cbnz	r0, 800738e <__swbuf_r+0x8e>
 8007342:	68a3      	ldr	r3, [r4, #8]
 8007344:	3b01      	subs	r3, #1
 8007346:	60a3      	str	r3, [r4, #8]
 8007348:	6823      	ldr	r3, [r4, #0]
 800734a:	1c5a      	adds	r2, r3, #1
 800734c:	6022      	str	r2, [r4, #0]
 800734e:	701e      	strb	r6, [r3, #0]
 8007350:	6963      	ldr	r3, [r4, #20]
 8007352:	3001      	adds	r0, #1
 8007354:	4298      	cmp	r0, r3
 8007356:	d004      	beq.n	8007362 <__swbuf_r+0x62>
 8007358:	89a3      	ldrh	r3, [r4, #12]
 800735a:	07db      	lsls	r3, r3, #31
 800735c:	d519      	bpl.n	8007392 <__swbuf_r+0x92>
 800735e:	2e0a      	cmp	r6, #10
 8007360:	d117      	bne.n	8007392 <__swbuf_r+0x92>
 8007362:	4621      	mov	r1, r4
 8007364:	4628      	mov	r0, r5
 8007366:	f7fd fd19 	bl	8004d9c <_fflush_r>
 800736a:	b190      	cbz	r0, 8007392 <__swbuf_r+0x92>
 800736c:	e00f      	b.n	800738e <__swbuf_r+0x8e>
 800736e:	4b0b      	ldr	r3, [pc, #44]	; (800739c <__swbuf_r+0x9c>)
 8007370:	429c      	cmp	r4, r3
 8007372:	d101      	bne.n	8007378 <__swbuf_r+0x78>
 8007374:	68ac      	ldr	r4, [r5, #8]
 8007376:	e7d0      	b.n	800731a <__swbuf_r+0x1a>
 8007378:	4b09      	ldr	r3, [pc, #36]	; (80073a0 <__swbuf_r+0xa0>)
 800737a:	429c      	cmp	r4, r3
 800737c:	bf08      	it	eq
 800737e:	68ec      	ldreq	r4, [r5, #12]
 8007380:	e7cb      	b.n	800731a <__swbuf_r+0x1a>
 8007382:	4621      	mov	r1, r4
 8007384:	4628      	mov	r0, r5
 8007386:	f000 f80d 	bl	80073a4 <__swsetup_r>
 800738a:	2800      	cmp	r0, #0
 800738c:	d0cc      	beq.n	8007328 <__swbuf_r+0x28>
 800738e:	f04f 37ff 	mov.w	r7, #4294967295
 8007392:	4638      	mov	r0, r7
 8007394:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007396:	bf00      	nop
 8007398:	0800767c 	.word	0x0800767c
 800739c:	0800769c 	.word	0x0800769c
 80073a0:	0800765c 	.word	0x0800765c

080073a4 <__swsetup_r>:
 80073a4:	4b32      	ldr	r3, [pc, #200]	; (8007470 <__swsetup_r+0xcc>)
 80073a6:	b570      	push	{r4, r5, r6, lr}
 80073a8:	681d      	ldr	r5, [r3, #0]
 80073aa:	4606      	mov	r6, r0
 80073ac:	460c      	mov	r4, r1
 80073ae:	b125      	cbz	r5, 80073ba <__swsetup_r+0x16>
 80073b0:	69ab      	ldr	r3, [r5, #24]
 80073b2:	b913      	cbnz	r3, 80073ba <__swsetup_r+0x16>
 80073b4:	4628      	mov	r0, r5
 80073b6:	f7fd fd6d 	bl	8004e94 <__sinit>
 80073ba:	4b2e      	ldr	r3, [pc, #184]	; (8007474 <__swsetup_r+0xd0>)
 80073bc:	429c      	cmp	r4, r3
 80073be:	d10f      	bne.n	80073e0 <__swsetup_r+0x3c>
 80073c0:	686c      	ldr	r4, [r5, #4]
 80073c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073c6:	b29a      	uxth	r2, r3
 80073c8:	0715      	lsls	r5, r2, #28
 80073ca:	d42c      	bmi.n	8007426 <__swsetup_r+0x82>
 80073cc:	06d0      	lsls	r0, r2, #27
 80073ce:	d411      	bmi.n	80073f4 <__swsetup_r+0x50>
 80073d0:	2209      	movs	r2, #9
 80073d2:	6032      	str	r2, [r6, #0]
 80073d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073d8:	81a3      	strh	r3, [r4, #12]
 80073da:	f04f 30ff 	mov.w	r0, #4294967295
 80073de:	bd70      	pop	{r4, r5, r6, pc}
 80073e0:	4b25      	ldr	r3, [pc, #148]	; (8007478 <__swsetup_r+0xd4>)
 80073e2:	429c      	cmp	r4, r3
 80073e4:	d101      	bne.n	80073ea <__swsetup_r+0x46>
 80073e6:	68ac      	ldr	r4, [r5, #8]
 80073e8:	e7eb      	b.n	80073c2 <__swsetup_r+0x1e>
 80073ea:	4b24      	ldr	r3, [pc, #144]	; (800747c <__swsetup_r+0xd8>)
 80073ec:	429c      	cmp	r4, r3
 80073ee:	bf08      	it	eq
 80073f0:	68ec      	ldreq	r4, [r5, #12]
 80073f2:	e7e6      	b.n	80073c2 <__swsetup_r+0x1e>
 80073f4:	0751      	lsls	r1, r2, #29
 80073f6:	d512      	bpl.n	800741e <__swsetup_r+0x7a>
 80073f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80073fa:	b141      	cbz	r1, 800740e <__swsetup_r+0x6a>
 80073fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007400:	4299      	cmp	r1, r3
 8007402:	d002      	beq.n	800740a <__swsetup_r+0x66>
 8007404:	4630      	mov	r0, r6
 8007406:	f7fd fdfb 	bl	8005000 <_free_r>
 800740a:	2300      	movs	r3, #0
 800740c:	6363      	str	r3, [r4, #52]	; 0x34
 800740e:	89a3      	ldrh	r3, [r4, #12]
 8007410:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007414:	81a3      	strh	r3, [r4, #12]
 8007416:	2300      	movs	r3, #0
 8007418:	6063      	str	r3, [r4, #4]
 800741a:	6923      	ldr	r3, [r4, #16]
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	89a3      	ldrh	r3, [r4, #12]
 8007420:	f043 0308 	orr.w	r3, r3, #8
 8007424:	81a3      	strh	r3, [r4, #12]
 8007426:	6923      	ldr	r3, [r4, #16]
 8007428:	b94b      	cbnz	r3, 800743e <__swsetup_r+0x9a>
 800742a:	89a3      	ldrh	r3, [r4, #12]
 800742c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007430:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007434:	d003      	beq.n	800743e <__swsetup_r+0x9a>
 8007436:	4621      	mov	r1, r4
 8007438:	4630      	mov	r0, r6
 800743a:	f7ff fadb 	bl	80069f4 <__smakebuf_r>
 800743e:	89a2      	ldrh	r2, [r4, #12]
 8007440:	f012 0301 	ands.w	r3, r2, #1
 8007444:	d00c      	beq.n	8007460 <__swsetup_r+0xbc>
 8007446:	2300      	movs	r3, #0
 8007448:	60a3      	str	r3, [r4, #8]
 800744a:	6963      	ldr	r3, [r4, #20]
 800744c:	425b      	negs	r3, r3
 800744e:	61a3      	str	r3, [r4, #24]
 8007450:	6923      	ldr	r3, [r4, #16]
 8007452:	b953      	cbnz	r3, 800746a <__swsetup_r+0xc6>
 8007454:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007458:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800745c:	d1ba      	bne.n	80073d4 <__swsetup_r+0x30>
 800745e:	bd70      	pop	{r4, r5, r6, pc}
 8007460:	0792      	lsls	r2, r2, #30
 8007462:	bf58      	it	pl
 8007464:	6963      	ldrpl	r3, [r4, #20]
 8007466:	60a3      	str	r3, [r4, #8]
 8007468:	e7f2      	b.n	8007450 <__swsetup_r+0xac>
 800746a:	2000      	movs	r0, #0
 800746c:	e7f7      	b.n	800745e <__swsetup_r+0xba>
 800746e:	bf00      	nop
 8007470:	20000010 	.word	0x20000010
 8007474:	0800767c 	.word	0x0800767c
 8007478:	0800769c 	.word	0x0800769c
 800747c:	0800765c 	.word	0x0800765c

08007480 <_fstat_r>:
 8007480:	b538      	push	{r3, r4, r5, lr}
 8007482:	4c07      	ldr	r4, [pc, #28]	; (80074a0 <_fstat_r+0x20>)
 8007484:	2300      	movs	r3, #0
 8007486:	4605      	mov	r5, r0
 8007488:	4608      	mov	r0, r1
 800748a:	4611      	mov	r1, r2
 800748c:	6023      	str	r3, [r4, #0]
 800748e:	f7fd f87a 	bl	8004586 <_fstat>
 8007492:	1c43      	adds	r3, r0, #1
 8007494:	d102      	bne.n	800749c <_fstat_r+0x1c>
 8007496:	6823      	ldr	r3, [r4, #0]
 8007498:	b103      	cbz	r3, 800749c <_fstat_r+0x1c>
 800749a:	602b      	str	r3, [r5, #0]
 800749c:	bd38      	pop	{r3, r4, r5, pc}
 800749e:	bf00      	nop
 80074a0:	200007b4 	.word	0x200007b4

080074a4 <_isatty_r>:
 80074a4:	b538      	push	{r3, r4, r5, lr}
 80074a6:	4c06      	ldr	r4, [pc, #24]	; (80074c0 <_isatty_r+0x1c>)
 80074a8:	2300      	movs	r3, #0
 80074aa:	4605      	mov	r5, r0
 80074ac:	4608      	mov	r0, r1
 80074ae:	6023      	str	r3, [r4, #0]
 80074b0:	f7fd f86e 	bl	8004590 <_isatty>
 80074b4:	1c43      	adds	r3, r0, #1
 80074b6:	d102      	bne.n	80074be <_isatty_r+0x1a>
 80074b8:	6823      	ldr	r3, [r4, #0]
 80074ba:	b103      	cbz	r3, 80074be <_isatty_r+0x1a>
 80074bc:	602b      	str	r3, [r5, #0]
 80074be:	bd38      	pop	{r3, r4, r5, pc}
 80074c0:	200007b4 	.word	0x200007b4

080074c4 <__ascii_mbtowc>:
 80074c4:	b082      	sub	sp, #8
 80074c6:	b901      	cbnz	r1, 80074ca <__ascii_mbtowc+0x6>
 80074c8:	a901      	add	r1, sp, #4
 80074ca:	b142      	cbz	r2, 80074de <__ascii_mbtowc+0x1a>
 80074cc:	b14b      	cbz	r3, 80074e2 <__ascii_mbtowc+0x1e>
 80074ce:	7813      	ldrb	r3, [r2, #0]
 80074d0:	600b      	str	r3, [r1, #0]
 80074d2:	7812      	ldrb	r2, [r2, #0]
 80074d4:	1c10      	adds	r0, r2, #0
 80074d6:	bf18      	it	ne
 80074d8:	2001      	movne	r0, #1
 80074da:	b002      	add	sp, #8
 80074dc:	4770      	bx	lr
 80074de:	4610      	mov	r0, r2
 80074e0:	e7fb      	b.n	80074da <__ascii_mbtowc+0x16>
 80074e2:	f06f 0001 	mvn.w	r0, #1
 80074e6:	e7f8      	b.n	80074da <__ascii_mbtowc+0x16>

080074e8 <__ascii_wctomb>:
 80074e8:	b149      	cbz	r1, 80074fe <__ascii_wctomb+0x16>
 80074ea:	2aff      	cmp	r2, #255	; 0xff
 80074ec:	bf85      	ittet	hi
 80074ee:	238a      	movhi	r3, #138	; 0x8a
 80074f0:	6003      	strhi	r3, [r0, #0]
 80074f2:	700a      	strbls	r2, [r1, #0]
 80074f4:	f04f 30ff 	movhi.w	r0, #4294967295
 80074f8:	bf98      	it	ls
 80074fa:	2001      	movls	r0, #1
 80074fc:	4770      	bx	lr
 80074fe:	4608      	mov	r0, r1
 8007500:	4770      	bx	lr
	...

08007504 <_init>:
 8007504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007506:	bf00      	nop
 8007508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800750a:	bc08      	pop	{r3}
 800750c:	469e      	mov	lr, r3
 800750e:	4770      	bx	lr

08007510 <_fini>:
 8007510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007512:	bf00      	nop
 8007514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007516:	bc08      	pop	{r3}
 8007518:	469e      	mov	lr, r3
 800751a:	4770      	bx	lr
