
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.803779                       # Number of seconds simulated
sim_ticks                                1803778571500                       # Number of ticks simulated
final_tick                               1803778571500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 317128                       # Simulator instruction rate (inst/s)
host_op_rate                                   555808                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1144058423                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653236                       # Number of bytes of host memory used
host_seconds                                  1576.65                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           46208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       400491392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          400537600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        46208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     70390016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        70390016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6257678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6258400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1099844                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1099844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              25617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          222029133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             222054750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         25617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            25617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39023646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39023646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39023646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             25617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         222029133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            261078396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6258400                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1099844                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6258400                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1099844                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              400159808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  377792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                70388352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               400537600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             70390016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   5903                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            404810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            387873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            395316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            379202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            383713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            386043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            379337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            387271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            384183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           385354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           390173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           399139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           403174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           399097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           400401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             72057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             67001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             66970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             66536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            65662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            68966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71057                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1803760856500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6258400                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1099844                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6252497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5491537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.686058                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.906582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   109.655947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4937233     89.91%     89.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       400948      7.30%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41987      0.76%     97.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19805      0.36%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14067      0.26%     98.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13750      0.25%     98.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9839      0.18%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8672      0.16%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        45236      0.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5491537                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65234                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.846721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.797492                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.492184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64689     99.16%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023          541      0.83%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65234                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65234                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.859582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.831381                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.980094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            36545     56.02%     56.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1313      2.01%     58.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            27367     41.95%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65234                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 197586347250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            314820666000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31262485000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31601.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50351.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       221.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        39.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    222.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     39.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.72                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1328718                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  532060                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     245134.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19473850200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10350596850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22160453700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2864120040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         131843353200.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          97753732320                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4404704640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    500850611880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     87745479360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      69211521180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           946676323320                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            524.829564                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1577891711250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5449541500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55870702000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 251035549000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 228504095750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  164561566000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1098357117250                       # Time in different power states
system.mem_ctrls_1.actEnergy              19735723980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10489786065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22482374880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2876929920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         131984720400.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          98633413320                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4557892320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    499924604700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     88088623680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      68971915020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           947766278895                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            525.433825                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1575558171250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5520975250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55931594000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 249839232000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 229396916750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  166763647250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1096326206250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3607557143                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3607557143                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          16302460                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.929546                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           277474753                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16302972                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.019888                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         779116500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.929546                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         310080697                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        310080697                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    206029419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       206029419                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71445334                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71445334                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     277474753                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        277474753                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    277474753                       # number of overall hits
system.cpu.dcache.overall_hits::total       277474753                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     15269749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      15269749                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1033223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1033223                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     16302972                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16302972                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     16302972                       # number of overall misses
system.cpu.dcache.overall_misses::total      16302972                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 748736639500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 748736639500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  31863700500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31863700500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 780600340000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 780600340000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 780600340000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 780600340000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.069000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.069000                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.055494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.055494                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055494                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49033.984743                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49033.984743                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30839.132017                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30839.132017                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47880.861232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47880.861232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47880.861232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47880.861232                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      5578442                       # number of writebacks
system.cpu.dcache.writebacks::total           5578442                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     15269749                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15269749                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1033223                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1033223                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     16302972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16302972                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     16302972                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16302972                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 733466890500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 733466890500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  30830477500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  30830477500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 764297368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 764297368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 764297368000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 764297368000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.069000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.069000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.014256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.055494                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.055494                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.055494                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.055494                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48033.984743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48033.984743                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29839.132017                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29839.132017                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46880.861232                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46880.861232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46880.861232                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46880.861232                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           5693450                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.998616                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           671624365                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           5693578                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            117.961740                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          83285500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.998616                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999989                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         683011521                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        683011521                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    671624365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       671624365                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     671624365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        671624365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    671624365                       # number of overall hits
system.cpu.icache.overall_hits::total       671624365                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      5693578                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       5693578                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      5693578                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        5693578                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      5693578                       # number of overall misses
system.cpu.icache.overall_misses::total       5693578                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  74086338000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  74086338000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  74086338000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  74086338000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  74086338000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  74086338000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008406                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008406                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.008406                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008406                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.008406                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008406                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13012.263642                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13012.263642                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13012.263642                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13012.263642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13012.263642                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13012.263642                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      5693450                       # number of writebacks
system.cpu.icache.writebacks::total           5693450                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      5693578                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      5693578                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      5693578                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      5693578                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      5693578                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      5693578                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  68392760000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  68392760000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  68392760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  68392760000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  68392760000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  68392760000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008406                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008406                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008406                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008406                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008406                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12012.263642                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12012.263642                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12012.263642                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12012.263642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12012.263642                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12012.263642                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6242178                       # number of replacements
system.l2.tags.tagsinuse                 16334.077863                       # Cycle average of tags in use
system.l2.tags.total_refs                    37733898                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6258562                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.029164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               12361622000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.812985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         20.828048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16312.436829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.995632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3209                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3680                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 182228402                       # Number of tag accesses
system.l2.tags.data_accesses                182228402                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      5578442                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5578442                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      5693450                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          5693450                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             825023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                825023                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         5692856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            5692856                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        9220271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9220271                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               5692856                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data              10045294                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15738150                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              5692856                       # number of overall hits
system.l2.overall_hits::cpu.data             10045294                       # number of overall hits
system.l2.overall_hits::total                15738150                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           208200                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              208200                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              722                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6049478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6049478                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 722                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6257678                       # number of demand (read+write) misses
system.l2.demand_misses::total                6258400                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                722                       # number of overall misses
system.l2.overall_misses::cpu.data            6257678                       # number of overall misses
system.l2.overall_misses::total               6258400                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20613999000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20613999000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     64218000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64218000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 613740621000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 613740621000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      64218000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  634354620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     634418838000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     64218000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 634354620000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    634418838000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      5578442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5578442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      5693450                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      5693450                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        1033223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1033223                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      5693578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        5693578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     15269749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15269749                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           5693578                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          16302972                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             21996550                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          5693578                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         16302972                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            21996550                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.201505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.201505                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000127                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000127                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.396174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.396174                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000127                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.383837                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284517                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000127                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.383837                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284517                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 99010.561960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99010.561960                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 88944.598338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88944.598338                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101453.484251                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101453.484251                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 88944.598338                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101372.205473                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101370.771763                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 88944.598338                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101372.205473                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101370.771763                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1099844                       # number of writebacks
system.l2.writebacks::total                   1099844                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data       208200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         208200                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          722                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6049478                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6049478                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6257678                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6258400                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6257678                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6258400                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18531999000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18531999000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     56998000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56998000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 553245841000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 553245841000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     56998000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 571777840000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 571834838000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     56998000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 571777840000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 571834838000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.201505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.201505                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.396174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.396174                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.383837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.383837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284517                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89010.561960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89010.561960                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 78944.598338                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78944.598338                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91453.484251                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91453.484251                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 78944.598338                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91372.205473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91370.771763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 78944.598338                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91372.205473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91370.771763                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12500288                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6241888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6050200                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1099844                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5142044                       # Transaction distribution
system.membus.trans_dist::ReadExReq            208200                       # Transaction distribution
system.membus.trans_dist::ReadExResp           208200                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6050200                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18758688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     18758688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18758688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    470927616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    470927616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               470927616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6258400                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6258400    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6258400                       # Request fanout histogram
system.membus.reqLayer2.occupancy         16916365000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy        34883217000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     43992460                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     21995910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            290                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          290                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1803778571500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          20963327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6678286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      5693450                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15866352                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1033223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1033223                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       5693578                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15269749                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     17080606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     48908404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              65989010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    728769792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1400410496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2129180288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6242178                       # Total snoops (count)
system.tol2bus.snoopTraffic                  70390016                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28238728                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003205                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28238438    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    290      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28238728                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        33268122000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        8540367000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       24454458000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
