# Test patterns for r1.vhd  
# input format: reset enable din dout dout_ready ok
# NOTE: test vector file for sequential module (NOT using skips)!
# Reset high
1 0 0000 0000 0 0
1 0 0000 0000 0 0
0 0 0000 0000 0 0
0 0 0000 0000 0 0
0 1 0000 0000 0 0
0 0 1111 0000 0 0
0 0 1111 0000 0 0
0 1 1111 0000 0 0
0 1 1110 1111 1 1
0 1 1100 1110 1 1
0 0 1000 1100 1 1
0 0 1000 1100 0 0
0 0 1000 1100 0 0
0 1 1000 1100 0 0
0 1 0001 1000 1 1
0 1 0010 0001 1 1
0 1 0100 0010 1 1
0 1 1001 0100 1 1
1 1 0000 0000 0 0
0 1 0000 0000 0 0
0 1 1111 0000 0 0
0 1 1110 1111 1 1
0 1 1000 1110 1 1
0 1 1000 1000 1 0
0 1 0001 1000 1 1
