Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Wed Jan 15 19:10:41 2020
| Host         : SIDNEY-JOSE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DVI_wrapper_control_sets_placed.rpt
| Design       : DVI_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             147 |           43 |
| No           | No                    | Yes                    |              14 |            5 |
| No           | Yes                   | No                     |             111 |           52 |
| Yes          | No                    | No                     |              73 |           18 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |             107 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                      Enable Signal                                                                                                                     |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         |                                                                                                                                                                                                                                                                                  |                1 |              2 |
|  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK | DVI_i/input_block_0/inst/V_count0_carry_n_0                                                                                                                                                                                                            | DVI_i/input_block_0/inst/V_count                                                                                                                                                                                                                                                 |                1 |              2 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             |                                                                                                                                                                                                                                                        | DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/axi_arvalid_i_1_n_0                                                                                                                                                                                                                         |                2 |              4 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             |                                                                                                                                                                                                                                                        | DVI_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                          |                3 |              4 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/start_single_read_reg_n_0                                                                                                                                                                                         | DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/axi_arvalid_i_1_n_0                                                                                                                                                                                                                         |                1 |              4 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             |                                                                                                                                                                                                                                                        | DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/init_txn_ff_i_1_n_0                                                                                                                                                                                                                         |                3 |              5 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             |                                                                                                                                                                                                                                                        | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                3 |              6 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                 | DVI_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                    |                1 |              6 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |
|  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK |                                                                                                                                                                                                                                                        | DVI_i/TMDS/TMDS_encoder_V2_0/inst/cnt[7]_i_1_n_0                                                                                                                                                                                                                                 |                6 |              7 |
|  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK |                                                                                                                                                                                                                                                        | DVI_i/TMDS/TMDS_encoder_V2_1/inst/cnt[7]_i_1_n_0                                                                                                                                                                                                                                 |                6 |              7 |
|  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK |                                                                                                                                                                                                                                                        | DVI_i/TMDS/TMDS_encoder_V2_2/inst/cnt[7]_i_1_n_0                                                                                                                                                                                                                                 |                6 |              7 |
|  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK | DVI_i/input_block_0/inst/V_count0_carry_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                3 |              9 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]         | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0] | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             |                                                                                                                                                                                                                                                        | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |
|  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK |                                                                                                                                                                                                                                                        | DVI_i/input_block_0/inst/V_count0_carry_n_0                                                                                                                                                                                                                                      |                3 |             12 |
|  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK |                                                                                                                                                                                                                                                        | DVI_i/CTRL/res_select_0/LOCKED                                                                                                                                                                                                                                                   |               13 |             30 |
|  DVI_i/input_block_0/inst/v_h_sync_BUFG[0]      |                                                                                                                                                                                                                                                        | DVI_i/input_block_0/inst/frame_reset                                                                                                                                                                                                                                             |                8 |             31 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                            | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             31 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/axi_araddr[18]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                9 |             32 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/M_AXI_Lite_READ_0/inst/rdata_reg0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             32 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               13 |             45 |
|  DVI_i/CTRL/clk_wiz_0/inst/clk_out3             | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                         | DVI_i/AXI_DDR/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               15 |             54 |
|  DVI_i/CTRL/res_select_0/inst/P_CLK_MUX/PIX_CLK |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               31 |            103 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


