# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_4_2  --include "../../../../../ipshared/ec67/hdl" \
"../../../../axi_lite.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib  --include "../../../../../ipshared/ec67/hdl" \
"../../../../axi_lite.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

verilog generic_baseblocks_v2_1_0  --include "../../../../../ipshared/ec67/hdl" \
"f:/大二下/计算机组成实验/organ/pkg/lab4/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

verilog axi_infrastructure_v1_1_0  --include "../../../../../ipshared/ec67/hdl" \
"f:/大二下/计算机组成实验/organ/pkg/lab4/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

verilog axi_register_slice_v2_1_18  --include "../../../../../ipshared/ec67/hdl" \
"f:/大二下/计算机组成实验/organ/pkg/lab4/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v" \

verilog fifo_generator_v13_2_3  --include "../../../../../ipshared/ec67/hdl" \
"f:/大二下/计算机组成实验/organ/pkg/lab4/ipshared/64f4/simulation/fifo_generator_vlog_beh.v" \
"f:/大二下/计算机组成实验/organ/pkg/lab4/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.v" \

verilog axi_data_fifo_v2_1_17  --include "../../../../../ipshared/ec67/hdl" \
"f:/大二下/计算机组成实验/organ/pkg/lab4/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

verilog axi_crossbar_v2_1_19  --include "../../../../../ipshared/ec67/hdl" \
"f:/大二下/计算机组成实验/organ/pkg/lab4/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../../ipshared/ec67/hdl" \
"../../../../design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../axi_lite.srcs/sources_1/new/axi_bridge.v" \
"../../../../axi_lite.srcs/sources_1/new/axilite_master.v" \
"../../../../axi_lite.srcs/sources_1/new/cpu_core.v" \
"../../../../axi_lite.srcs/sources_1/new/cpu_model.v" \
"../../../../axi_lite.srcs/sources_1/new/soc.v" \
"../../../../axi_lite.srcs/sim_1/new/soc_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
