# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../PLIS_UART.srcs/sources_1/new/CLK_DIV.v" \
"../../../../PLIS_UART.srcs/sources_1/new/COUNTER.v" \
"../../../../PLIS_UART.srcs/sources_1/new/DEVICE.v" \
"../../../../PLIS_UART.srcs/sources_1/new/LED.v" \
"../../../../PLIS_UART.srcs/sources_1/new/RECEIVER_uart.v" \
"../../../../PLIS_UART.srcs/sources_1/new/TRANSCEIVER_uart.v" \
"../../../../PLIS_UART.srcs/sources_1/new/UART.v" \
"../../../../PLIS_UART.srcs/sources_1/new/ascii_coder.v" \
"../../../../PLIS_UART.srcs/sources_1/new/ascii_decoder.v" \
"../../../../PLIS_UART.srcs/sources_1/new/prima.v" \
"../../../../PLIS_UART.srcs/sim_1/new/uart_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
