

================================================================
== Vitis HLS Report for 'cnn_top'
================================================================
* Date:           Mon Feb 27 10:37:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cnnlite_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.424 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102322|   102322|  1.023 ms|  1.023 ms|  102323|  102323|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%vla1_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2886]   --->   Operation 35 'alloca' 'vla1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%vla42_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2887]   --->   Operation 36 'alloca' 'vla42_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%vla73_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2888]   --->   Operation 37 'alloca' 'vla73_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%vla104_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2889]   --->   Operation 38 'alloca' 'vla104_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%vla135_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2890]   --->   Operation 39 'alloca' 'vla135_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%vla166_i = alloca i64 1" [cnnlite_ip/src/cnn.c:2891]   --->   Operation 40 'alloca' 'vla166_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_assign = alloca i64 1" [cnnlite_ip/src/cnn.c:2892]   --->   Operation 41 'alloca' 'x_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_assign_2 = alloca i64 1" [cnnlite_ip/src/cnn.c:2893]   --->   Operation 42 'alloca' 'x_assign_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln2896 = call void @conv2d.1, i32 %x, i32 %vla1_i, i32 %weight0_0" [cnnlite_ip/src/cnn.c:2896]   --->   Operation 43 'call' 'call_ln2896' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln2896 = call void @conv2d.1, i32 %x, i32 %vla1_i, i32 %weight0_0" [cnnlite_ip/src/cnn.c:2896]   --->   Operation 44 'call' 'call_ln2896' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln2886 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_1, i32 %vla1_i, i32 %vla42_i" [cnnlite_ip/src/cnn.c:2886]   --->   Operation 45 'call' 'call_ln2886' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln2886 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_1, i32 %vla1_i, i32 %vla42_i" [cnnlite_ip/src/cnn.c:2886]   --->   Operation 46 'call' 'call_ln2886' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln2898 = call void @maxpool2d.1, i32 %vla42_i, i32 %vla73_i" [cnnlite_ip/src/cnn.c:2898]   --->   Operation 47 'call' 'call_ln2898' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln2898 = call void @maxpool2d.1, i32 %vla42_i, i32 %vla73_i" [cnnlite_ip/src/cnn.c:2898]   --->   Operation 48 'call' 'call_ln2898' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln2901 = call void @conv2d, i32 %vla73_i, i32 %vla104_i, i32 %bias1, i32 %weight1" [cnnlite_ip/src/cnn.c:2901]   --->   Operation 49 'call' 'call_ln2901' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln2901 = call void @conv2d, i32 %vla73_i, i32 %vla104_i, i32 %bias1, i32 %weight1" [cnnlite_ip/src/cnn.c:2901]   --->   Operation 50 'call' 'call_ln2901' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln2889 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_14, i32 %vla104_i, i32 %vla135_i" [cnnlite_ip/src/cnn.c:2889]   --->   Operation 51 'call' 'call_ln2889' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln2889 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_14, i32 %vla104_i, i32 %vla135_i" [cnnlite_ip/src/cnn.c:2889]   --->   Operation 52 'call' 'call_ln2889' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln2903 = call void @maxpool2d, i32 %vla135_i, i32 %vla166_i" [cnnlite_ip/src/cnn.c:2903]   --->   Operation 53 'call' 'call_ln2903' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln2903 = call void @maxpool2d, i32 %vla135_i, i32 %vla166_i" [cnnlite_ip/src/cnn.c:2903]   --->   Operation 54 'call' 'call_ln2903' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln2891 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2, i32 %vla166_i, i32 %x_assign, i32 %weight2, i32 %bias2" [cnnlite_ip/src/cnn.c:2891]   --->   Operation 55 'call' 'call_ln2891' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln2891 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1_VITIS_LOOP_2838_2, i32 %vla166_i, i32 %x_assign, i32 %weight2, i32 %bias2" [cnnlite_ip/src/cnn.c:2891]   --->   Operation 56 'call' 'call_ln2891' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln2892 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_15, i32 %x_assign, i32 %x_assign_2" [cnnlite_ip/src/cnn.c:2892]   --->   Operation 57 'call' 'call_ln2892' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln2892 = call void @cnn_top_Pipeline_VITIS_LOOP_2872_15, i32 %x_assign, i32 %x_assign_2" [cnnlite_ip/src/cnn.c:2892]   --->   Operation 58 'call' 'call_ln2892' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%x_assign_2_addr = getelementptr i32 %x_assign_2, i64 0, i64 0" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 59 'getelementptr' 'x_assign_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 60 [2/2] (3.25ns)   --->   "%x_assign_2_load = load i5 %x_assign_2_addr" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 60 'load' 'x_assign_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%x_assign_2_addr_1 = getelementptr i32 %x_assign_2, i64 0, i64 1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 61 'getelementptr' 'x_assign_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [2/2] (3.25ns)   --->   "%x_assign_2_load_1 = load i5 %x_assign_2_addr_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 62 'load' 'x_assign_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 63 [1/2] (3.25ns)   --->   "%x_assign_2_load = load i5 %x_assign_2_addr" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 63 'load' 'x_assign_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 64 [1/2] (3.25ns)   --->   "%x_assign_2_load_1 = load i5 %x_assign_2_addr_1" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 64 'load' 'x_assign_2_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 65 [1/1] (0.00ns)   --->   "%x_assign_2_addr_2 = getelementptr i32 %x_assign_2, i64 0, i64 2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 65 'getelementptr' 'x_assign_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 66 [2/2] (3.25ns)   --->   "%x_assign_2_load_2 = load i5 %x_assign_2_addr_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 66 'load' 'x_assign_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_18 : Operation 67 [1/1] (0.00ns)   --->   "%x_assign_2_addr_3 = getelementptr i32 %x_assign_2, i64 0, i64 3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 67 'getelementptr' 'x_assign_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 68 [2/2] (3.25ns)   --->   "%x_assign_2_load_3 = load i5 %x_assign_2_addr_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 68 'load' 'x_assign_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 69 [1/2] (3.25ns)   --->   "%x_assign_2_load_2 = load i5 %x_assign_2_addr_2" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 69 'load' 'x_assign_2_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 70 [1/2] (3.25ns)   --->   "%x_assign_2_load_3 = load i5 %x_assign_2_addr_3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 70 'load' 'x_assign_2_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 71 [1/1] (0.00ns)   --->   "%x_assign_2_addr_4 = getelementptr i32 %x_assign_2, i64 0, i64 4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 71 'getelementptr' 'x_assign_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 72 [2/2] (3.25ns)   --->   "%x_assign_2_load_4 = load i5 %x_assign_2_addr_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 72 'load' 'x_assign_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_2_addr_5 = getelementptr i32 %x_assign_2, i64 0, i64 5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 73 'getelementptr' 'x_assign_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 74 [2/2] (3.25ns)   --->   "%x_assign_2_load_5 = load i5 %x_assign_2_addr_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 74 'load' 'x_assign_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 75 [1/2] (3.25ns)   --->   "%x_assign_2_load_4 = load i5 %x_assign_2_addr_4" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 75 'load' 'x_assign_2_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 76 [1/2] (3.25ns)   --->   "%x_assign_2_load_5 = load i5 %x_assign_2_addr_5" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 76 'load' 'x_assign_2_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%x_assign_2_addr_6 = getelementptr i32 %x_assign_2, i64 0, i64 6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 77 'getelementptr' 'x_assign_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 78 [2/2] (3.25ns)   --->   "%x_assign_2_load_6 = load i5 %x_assign_2_addr_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 78 'load' 'x_assign_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_20 : Operation 79 [1/1] (0.00ns)   --->   "%x_assign_2_addr_7 = getelementptr i32 %x_assign_2, i64 0, i64 7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 79 'getelementptr' 'x_assign_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 80 [2/2] (3.25ns)   --->   "%x_assign_2_load_7 = load i5 %x_assign_2_addr_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 80 'load' 'x_assign_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 81 [1/2] (3.25ns)   --->   "%x_assign_2_load_6 = load i5 %x_assign_2_addr_6" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 81 'load' 'x_assign_2_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 82 [1/2] (3.25ns)   --->   "%x_assign_2_load_7 = load i5 %x_assign_2_addr_7" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 82 'load' 'x_assign_2_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 83 [1/1] (0.00ns)   --->   "%x_assign_2_addr_8 = getelementptr i32 %x_assign_2, i64 0, i64 8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 83 'getelementptr' 'x_assign_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 84 [2/2] (3.25ns)   --->   "%x_assign_2_load_8 = load i5 %x_assign_2_addr_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 84 'load' 'x_assign_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%x_assign_2_addr_9 = getelementptr i32 %x_assign_2, i64 0, i64 9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 85 'getelementptr' 'x_assign_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 86 [2/2] (3.25ns)   --->   "%x_assign_2_load_9 = load i5 %x_assign_2_addr_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 86 'load' 'x_assign_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 3.25>
ST_22 : Operation 87 [1/2] (3.25ns)   --->   "%x_assign_2_load_8 = load i5 %x_assign_2_addr_8" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 87 'load' 'x_assign_2_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 88 [1/2] (3.25ns)   --->   "%x_assign_2_load_9 = load i5 %x_assign_2_addr_9" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 88 'load' 'x_assign_2_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%x_assign_2_addr_10 = getelementptr i32 %x_assign_2, i64 0, i64 10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 89 'getelementptr' 'x_assign_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [2/2] (3.25ns)   --->   "%x_assign_2_load_10 = load i5 %x_assign_2_addr_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 90 'load' 'x_assign_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%x_assign_2_addr_11 = getelementptr i32 %x_assign_2, i64 0, i64 11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 91 'getelementptr' 'x_assign_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [2/2] (3.25ns)   --->   "%x_assign_2_load_11 = load i5 %x_assign_2_addr_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 92 'load' 'x_assign_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 93 [1/2] (3.25ns)   --->   "%x_assign_2_load_10 = load i5 %x_assign_2_addr_10" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 93 'load' 'x_assign_2_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 94 [1/2] (3.25ns)   --->   "%x_assign_2_load_11 = load i5 %x_assign_2_addr_11" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 94 'load' 'x_assign_2_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 95 [1/1] (0.00ns)   --->   "%x_assign_2_addr_12 = getelementptr i32 %x_assign_2, i64 0, i64 12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 95 'getelementptr' 'x_assign_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 96 [2/2] (3.25ns)   --->   "%x_assign_2_load_12 = load i5 %x_assign_2_addr_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 96 'load' 'x_assign_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%x_assign_2_addr_13 = getelementptr i32 %x_assign_2, i64 0, i64 13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 97 'getelementptr' 'x_assign_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [2/2] (3.25ns)   --->   "%x_assign_2_load_13 = load i5 %x_assign_2_addr_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 98 'load' 'x_assign_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 99 [1/2] (3.25ns)   --->   "%x_assign_2_load_12 = load i5 %x_assign_2_addr_12" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 99 'load' 'x_assign_2_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 100 [1/2] (3.25ns)   --->   "%x_assign_2_load_13 = load i5 %x_assign_2_addr_13" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 100 'load' 'x_assign_2_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 101 [1/1] (0.00ns)   --->   "%x_assign_2_addr_14 = getelementptr i32 %x_assign_2, i64 0, i64 14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 101 'getelementptr' 'x_assign_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 102 [2/2] (3.25ns)   --->   "%x_assign_2_load_14 = load i5 %x_assign_2_addr_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 102 'load' 'x_assign_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_24 : Operation 103 [1/1] (0.00ns)   --->   "%x_assign_2_addr_15 = getelementptr i32 %x_assign_2, i64 0, i64 15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 103 'getelementptr' 'x_assign_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 104 [2/2] (3.25ns)   --->   "%x_assign_2_load_15 = load i5 %x_assign_2_addr_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 104 'load' 'x_assign_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 105 [1/2] (3.25ns)   --->   "%x_assign_2_load_14 = load i5 %x_assign_2_addr_14" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 105 'load' 'x_assign_2_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 106 [1/2] (3.25ns)   --->   "%x_assign_2_load_15 = load i5 %x_assign_2_addr_15" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 106 'load' 'x_assign_2_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%x_assign_2_addr_16 = getelementptr i32 %x_assign_2, i64 0, i64 16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 107 'getelementptr' 'x_assign_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [2/2] (3.25ns)   --->   "%x_assign_2_load_16 = load i5 %x_assign_2_addr_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 108 'load' 'x_assign_2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_25 : Operation 109 [1/1] (0.00ns)   --->   "%x_assign_2_addr_17 = getelementptr i32 %x_assign_2, i64 0, i64 17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 109 'getelementptr' 'x_assign_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 110 [2/2] (3.25ns)   --->   "%x_assign_2_load_17 = load i5 %x_assign_2_addr_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 110 'load' 'x_assign_2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 26 <SV = 25> <Delay = 3.25>
ST_26 : Operation 111 [1/2] (3.25ns)   --->   "%x_assign_2_load_16 = load i5 %x_assign_2_addr_16" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 111 'load' 'x_assign_2_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 112 [1/2] (3.25ns)   --->   "%x_assign_2_load_17 = load i5 %x_assign_2_addr_17" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 112 'load' 'x_assign_2_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 113 [1/1] (0.00ns)   --->   "%x_assign_2_addr_18 = getelementptr i32 %x_assign_2, i64 0, i64 18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 113 'getelementptr' 'x_assign_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 114 [2/2] (3.25ns)   --->   "%x_assign_2_load_18 = load i5 %x_assign_2_addr_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 114 'load' 'x_assign_2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_26 : Operation 115 [1/1] (0.00ns)   --->   "%x_assign_2_addr_19 = getelementptr i32 %x_assign_2, i64 0, i64 19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 115 'getelementptr' 'x_assign_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 116 [2/2] (3.25ns)   --->   "%x_assign_2_load_19 = load i5 %x_assign_2_addr_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 116 'load' 'x_assign_2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 27 <SV = 26> <Delay = 3.25>
ST_27 : Operation 117 [1/2] (3.25ns)   --->   "%x_assign_2_load_18 = load i5 %x_assign_2_addr_18" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 117 'load' 'x_assign_2_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 118 [1/2] (3.25ns)   --->   "%x_assign_2_load_19 = load i5 %x_assign_2_addr_19" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 118 'load' 'x_assign_2_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 119 [1/1] (0.00ns)   --->   "%x_assign_2_addr_20 = getelementptr i32 %x_assign_2, i64 0, i64 20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 119 'getelementptr' 'x_assign_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 120 [2/2] (3.25ns)   --->   "%x_assign_2_load_20 = load i5 %x_assign_2_addr_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 120 'load' 'x_assign_2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_27 : Operation 121 [1/1] (0.00ns)   --->   "%x_assign_2_addr_21 = getelementptr i32 %x_assign_2, i64 0, i64 21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 121 'getelementptr' 'x_assign_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 122 [2/2] (3.25ns)   --->   "%x_assign_2_load_21 = load i5 %x_assign_2_addr_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 122 'load' 'x_assign_2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 28 <SV = 27> <Delay = 3.25>
ST_28 : Operation 123 [1/2] (3.25ns)   --->   "%x_assign_2_load_20 = load i5 %x_assign_2_addr_20" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 123 'load' 'x_assign_2_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 124 [1/2] (3.25ns)   --->   "%x_assign_2_load_21 = load i5 %x_assign_2_addr_21" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 124 'load' 'x_assign_2_load_21' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 125 [1/1] (0.00ns)   --->   "%x_assign_2_addr_22 = getelementptr i32 %x_assign_2, i64 0, i64 22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 125 'getelementptr' 'x_assign_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 126 [2/2] (3.25ns)   --->   "%x_assign_2_load_22 = load i5 %x_assign_2_addr_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 126 'load' 'x_assign_2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_28 : Operation 127 [1/1] (0.00ns)   --->   "%x_assign_2_addr_23 = getelementptr i32 %x_assign_2, i64 0, i64 23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 127 'getelementptr' 'x_assign_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 128 [2/2] (3.25ns)   --->   "%x_assign_2_load_23 = load i5 %x_assign_2_addr_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 128 'load' 'x_assign_2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 129 [1/2] (3.25ns)   --->   "%x_assign_2_load_22 = load i5 %x_assign_2_addr_22" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 129 'load' 'x_assign_2_load_22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 130 [1/2] (3.25ns)   --->   "%x_assign_2_load_23 = load i5 %x_assign_2_addr_23" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 130 'load' 'x_assign_2_load_23' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 131 [1/1] (0.00ns)   --->   "%x_assign_2_addr_24 = getelementptr i32 %x_assign_2, i64 0, i64 24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 131 'getelementptr' 'x_assign_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 132 [2/2] (3.25ns)   --->   "%x_assign_2_load_24 = load i5 %x_assign_2_addr_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 132 'load' 'x_assign_2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_29 : Operation 133 [1/1] (0.00ns)   --->   "%x_assign_2_addr_25 = getelementptr i32 %x_assign_2, i64 0, i64 25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 133 'getelementptr' 'x_assign_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 134 [2/2] (3.25ns)   --->   "%x_assign_2_load_25 = load i5 %x_assign_2_addr_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 134 'load' 'x_assign_2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 135 [1/2] (3.25ns)   --->   "%x_assign_2_load_24 = load i5 %x_assign_2_addr_24" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 135 'load' 'x_assign_2_load_24' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 136 [1/2] (3.25ns)   --->   "%x_assign_2_load_25 = load i5 %x_assign_2_addr_25" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 136 'load' 'x_assign_2_load_25' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 137 [1/1] (0.00ns)   --->   "%x_assign_2_addr_26 = getelementptr i32 %x_assign_2, i64 0, i64 26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 137 'getelementptr' 'x_assign_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 138 [2/2] (3.25ns)   --->   "%x_assign_2_load_26 = load i5 %x_assign_2_addr_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 138 'load' 'x_assign_2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_30 : Operation 139 [1/1] (0.00ns)   --->   "%x_assign_2_addr_27 = getelementptr i32 %x_assign_2, i64 0, i64 27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 139 'getelementptr' 'x_assign_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 140 [2/2] (3.25ns)   --->   "%x_assign_2_load_27 = load i5 %x_assign_2_addr_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 140 'load' 'x_assign_2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 141 [1/2] (3.25ns)   --->   "%x_assign_2_load_26 = load i5 %x_assign_2_addr_26" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 141 'load' 'x_assign_2_load_26' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 142 [1/2] (3.25ns)   --->   "%x_assign_2_load_27 = load i5 %x_assign_2_addr_27" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 142 'load' 'x_assign_2_load_27' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 143 [1/1] (0.00ns)   --->   "%x_assign_2_addr_28 = getelementptr i32 %x_assign_2, i64 0, i64 28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 143 'getelementptr' 'x_assign_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 144 [2/2] (3.25ns)   --->   "%x_assign_2_load_28 = load i5 %x_assign_2_addr_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 144 'load' 'x_assign_2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_31 : Operation 145 [1/1] (0.00ns)   --->   "%x_assign_2_addr_29 = getelementptr i32 %x_assign_2, i64 0, i64 29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 145 'getelementptr' 'x_assign_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 146 [2/2] (3.25ns)   --->   "%x_assign_2_load_29 = load i5 %x_assign_2_addr_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 146 'load' 'x_assign_2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 147 [1/2] (3.25ns)   --->   "%x_assign_2_load_28 = load i5 %x_assign_2_addr_28" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 147 'load' 'x_assign_2_load_28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 148 [1/2] (3.25ns)   --->   "%x_assign_2_load_29 = load i5 %x_assign_2_addr_29" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 148 'load' 'x_assign_2_load_29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%x_assign_2_addr_30 = getelementptr i32 %x_assign_2, i64 0, i64 30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 149 'getelementptr' 'x_assign_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 150 [2/2] (3.25ns)   --->   "%x_assign_2_load_30 = load i5 %x_assign_2_addr_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 150 'load' 'x_assign_2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_32 : Operation 151 [1/1] (0.00ns)   --->   "%x_assign_2_addr_31 = getelementptr i32 %x_assign_2, i64 0, i64 31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 151 'getelementptr' 'x_assign_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 152 [2/2] (3.25ns)   --->   "%x_assign_2_load_31 = load i5 %x_assign_2_addr_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 152 'load' 'x_assign_2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 33 <SV = 32> <Delay = 3.25>
ST_33 : Operation 153 [1/2] (3.25ns)   --->   "%x_assign_2_load_30 = load i5 %x_assign_2_addr_30" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 153 'load' 'x_assign_2_load_30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 154 [1/2] (3.25ns)   --->   "%x_assign_2_load_31 = load i5 %x_assign_2_addr_31" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 154 'load' 'x_assign_2_load_31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_33 : Operation 155 [2/2] (0.00ns)   --->   "%call_ln2840 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1, i32 %x_assign_2_load, i32 %x_assign_2_load_1, i32 %x_assign_2_load_2, i32 %x_assign_2_load_3, i32 %x_assign_2_load_4, i32 %x_assign_2_load_5, i32 %x_assign_2_load_6, i32 %x_assign_2_load_7, i32 %x_assign_2_load_8, i32 %x_assign_2_load_9, i32 %x_assign_2_load_10, i32 %x_assign_2_load_11, i32 %x_assign_2_load_12, i32 %x_assign_2_load_13, i32 %x_assign_2_load_14, i32 %x_assign_2_load_15, i32 %x_assign_2_load_16, i32 %x_assign_2_load_17, i32 %x_assign_2_load_18, i32 %x_assign_2_load_19, i32 %x_assign_2_load_20, i32 %x_assign_2_load_21, i32 %x_assign_2_load_22, i32 %x_assign_2_load_23, i32 %x_assign_2_load_24, i32 %x_assign_2_load_25, i32 %x_assign_2_load_26, i32 %x_assign_2_load_27, i32 %x_assign_2_load_28, i32 %x_assign_2_load_29, i32 %x_assign_2_load_30, i32 %x_assign_2_load_31, i32 %y, i32 %weight3, i32 %bias3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 155 'call' 'call_ln2840' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 156 [1/1] (0.00ns)   --->   "%spectopmodule_ln2785 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [cnnlite_ip/src/cnn.c:2785]   --->   Operation 156 'spectopmodule' 'spectopmodule_ln2785' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 157 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 157 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 158 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 158 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 159 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_4, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 159 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 160 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 160 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln2840 = call void @cnn_top_Pipeline_VITIS_LOOP_2835_1, i32 %x_assign_2_load, i32 %x_assign_2_load_1, i32 %x_assign_2_load_2, i32 %x_assign_2_load_3, i32 %x_assign_2_load_4, i32 %x_assign_2_load_5, i32 %x_assign_2_load_6, i32 %x_assign_2_load_7, i32 %x_assign_2_load_8, i32 %x_assign_2_load_9, i32 %x_assign_2_load_10, i32 %x_assign_2_load_11, i32 %x_assign_2_load_12, i32 %x_assign_2_load_13, i32 %x_assign_2_load_14, i32 %x_assign_2_load_15, i32 %x_assign_2_load_16, i32 %x_assign_2_load_17, i32 %x_assign_2_load_18, i32 %x_assign_2_load_19, i32 %x_assign_2_load_20, i32 %x_assign_2_load_21, i32 %x_assign_2_load_22, i32 %x_assign_2_load_23, i32 %x_assign_2_load_24, i32 %x_assign_2_load_25, i32 %x_assign_2_load_26, i32 %x_assign_2_load_27, i32 %x_assign_2_load_28, i32 %x_assign_2_load_29, i32 %x_assign_2_load_30, i32 %x_assign_2_load_31, i32 %y, i32 %weight3, i32 %bias3" [cnnlite_ip/src/cnn.c:2840]   --->   Operation 161 'call' 'call_ln2840' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln2788 = ret" [cnnlite_ip/src/cnn.c:2788]   --->   Operation 162 'ret' 'ret_ln2788' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('x_assign_2_addr', cnnlite_ip/src/cnn.c:2840) [31]  (0 ns)
	'load' operation ('x_assign_2_load', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [32]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [32]  (3.25 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_2', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [36]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_4', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [40]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_6', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [44]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_8', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [48]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_10', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [52]  (3.25 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_12', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [56]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_14', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [60]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_16', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [64]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_18', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [68]  (3.25 ns)

 <State 28>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_20', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [72]  (3.25 ns)

 <State 29>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_22', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [76]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_24', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [80]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_26', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [84]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_28', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [88]  (3.25 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'load' operation ('x_assign_2_load_30', cnnlite_ip/src/cnn.c:2840) on array 'x', cnnlite_ip/src/cnn.c:2893 [92]  (3.25 ns)

 <State 34>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
