# Burst Master DMA ì»¨íŠ¸ë¡¤ëŸ¬ ê°•ì˜

[â¬…ï¸ ë©”ì¸ READMEë¡œ ëŒì•„ê°€ê¸°](../README.md) | [ğŸ‡°ğŸ‡· í•œê¸€ ë©”ì¸](./README_kor.md)

## ëª©ì°¨
1. [ê°œìš”](#ê°œìš”)
2. [í•µì‹¬ ê°œë…: Burst Transfer](#í•µì‹¬-ê°œë…-burst-transfer)
3. [ì•„í‚¤í…ì²˜: ë™ì‹œ ì‹¤í–‰ì˜ í•µì‹¬, FIFO ê¸°ë°˜ ì„¤ê³„](#ì•„í‚¤í…ì²˜-ë™ì‹œ-ì‹¤í–‰ì˜-í•µì‹¬-fifo-ê¸°ë°˜-ì„¤ê³„)
4. [Read Masterì™€ Write Masterì˜ ë³‘ë ¬ ë™ì‘](#read-masterì™€-write-masterì˜-ë³‘ë ¬-ë™ì‘)
5. [Pipelined í”„ë¡œí† ì½œê³¼ Pending Reads](#pipelined-í”„ë¡œí† ì½œê³¼-pending-reads)
6. [ìƒì„¸ ë™ì‘ ë¶„ì„](#ìƒì„¸-ë™ì‘-ë¶„ì„)
7. [íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨](#íƒ€ì´ë°-ë‹¤ì´ì–´ê·¸ë¨)
8. [burst_master_2: ì„±ëŠ¥ ìµœì í™” ë²„ì „](#burst_master_2-ì„±ëŠ¥-ìµœì í™”-ë²„ì „)
9. [burst_master_3: ë°ì´í„° ì²˜ë¦¬ íŒŒì´í”„ë¼ì¸ ì¶”ê°€](#burst_master_3-ë°ì´í„°-ì²˜ë¦¬-íŒŒì´í”„ë¼ì¸-ì¶”ê°€)
10. [ê¸°ëŠ¥ í™•ì¥: Programmable Burst Length](#ê¸°ëŠ¥-í™•ì¥-programmable-burst-length)
11. [burst_master_4: Multi-Cycle Pipeline (Handshake)](#burst_master_4-multi-cycle-pipeline-handshake)
12. [ì¶”ê°€ í•™ìŠµ ìë£Œ](#ì¶”ê°€-í•™ìŠµ-ìë£Œ)
13. [ì‹¤ì „ ê°œë°œ íŒ: ì‹œë®¬ë ˆì´ì…˜ ë° ë””ë²„ê¹…](#ì‹¤ì „-ê°œë°œ-íŒ-ì‹œë®¬ë ˆì´ì…˜-ë°-ë””ë²„ê¹…)

---

## ê°œìš”

`burst_master`ëŠ” Avalon Memory-Mapped (Avalon-MM) ì¸í„°í˜ì´ìŠ¤ë¥¼ ì‚¬ìš©í•˜ì—¬ ë©”ëª¨ë¦¬ ê°„ ê³ ì† ë°ì´í„° ë³µì‚¬ë¥¼ ìˆ˜í–‰í•˜ëŠ” **DMA (Direct Memory Access)** ì»¨íŠ¸ë¡¤ëŸ¬ì…ë‹ˆë‹¤.

**DMAì˜ ëª©ì **: CPUë¥¼ ê±°ì¹˜ì§€ ì•Šê³  ë©”ëª¨ë¦¬ ê°„ ì§ì ‘ ë°ì´í„° ì „ì†¡
- CPUëŠ” DMAì— "Source, Destination, Length"ë§Œ ì•Œë ¤ì¤Œ
- DMAê°€ ë…ë¦½ì ìœ¼ë¡œ ë°ì´í„°ë¥¼ ë³µì‚¬
- CPUëŠ” ë‹¤ë¥¸ ì‘ì—… ìˆ˜í–‰ ê°€ëŠ¥ (ë³‘ë ¬ ì²˜ë¦¬)

---

## í•µì‹¬ ê°œë…: Burst Transfer

### ì¼ë°˜ì ì¸ ë©”ëª¨ë¦¬ ì „ì†¡

ë§¤ë²ˆ ì£¼ì†Œì™€ ë°ì´í„°ë¥¼ í•˜ë‚˜ì”© ì „ì†¡:

```
[Addr 0x1000] -> [Data 0xAA]
[Addr 0x1004] -> [Data 0xBB]
[Addr 0x1008] -> [Data 0xCC]
...
```

**ë¬¸ì œì **: ì£¼ì†Œ ì „ì†¡ ì˜¤ë²„í—¤ë“œê°€ í¼ (ì£¼ì†Œ:ë°ì´í„° = 1:1)

### Burst Transfer

ì£¼ì†Œë¥¼ í•œ ë²ˆë§Œ ì „ì†¡í•˜ê³ , ë°ì´í„°ë¥¼ ì—°ì†ìœ¼ë¡œ Nê°œ ì „ì†¡:

```
[Addr 0x1000, BurstCount=256] ->
    [Data 0xAA][Data 0xBB][Data 0xCC]...[Data 256ê°œ]
```

**ì¥ì **:
- ì£¼ì†Œ ì „ì†¡: 1ë²ˆ
- ë°ì´í„° ì „ì†¡: 256ë²ˆ
- **ë²„ìŠ¤ íš¨ìœ¨: 256ë°° í–¥ìƒ!**

**`burst_master` ì„¤ì •**:
- `BURST_COUNT = 256` (í•œ Burstë‹¹ 256 ì›Œë“œ = 1KB)
- 1MB ì „ì†¡ ì‹œ: ì£¼ì†Œ ì „ì†¡ 1024ë²ˆ (vs. ì¼ë°˜ ë°©ì‹ 262,144ë²ˆ)

---

## ì•„í‚¤í…ì²˜: ë™ì‹œ ì‹¤í–‰ì˜ í•µì‹¬, FIFO ê¸°ë°˜ ì„¤ê³„

### ê¸°ë³¸ êµ¬ì¡°

```mermaid
graph TD
    CPU["Nios II CPU (ì„¤ì • ë‹´ë‹¹)"]
    
    subgraph BM ["burst_master"]
        direction TB
        RM["Read Master FSM"]
        FIFO["FIFO (512 words)"]
        WM["Write Master FSM"]
    end
    
    MEM["Memory System"]

    CPU -- "CSR Interface" --> BM
    RM -- "readdata / valid" --> FIFO
    FIFO -- "rd_en / rd_data" --> WM
    
    RM -- "Read Bus" --> MEM
    WM -- "Write Bus" --> MEM
```

### FIFOì˜ ì—­í• 

**1. ì†ë„ ì™„ì¶© (Buffering)**
- Readê°€ ë¹ ë¥´ê³  Writeê°€ ëŠë¦´ ë•Œ: FIFOì— ë°ì´í„°ê°€ ìŒ“ì„ â†’ ReadëŠ” FIFO ê³µê°„ì´ ìƒê¸¸ ë•Œê¹Œì§€ ëŒ€ê¸°
- Writeê°€ ë¹ ë¥´ê³  Readê°€ ëŠë¦´ ë•Œ: FIFOê°€ ë¹„ì›Œì§ â†’ WriteëŠ” FIFOê°€ (ë‹¤ì‹œ) ì±„ì›Œì§ˆ ë•Œê¹Œì§€ ëŒ€ê¸°

**2. ë„ë©”ì¸ ë¶„ë¦¬ (Decoupling)**
- Read Masterì™€ Write Masterê°€ **ë…ë¦½ì ìœ¼ë¡œ** ë™ì‘
- ì„œë¡œì˜ ì†ë„ì— ì˜í–¥ë°›ì§€ ì•ŠìŒ

**3. Burst ëª¨ìœ¼ê¸°**
- Write MasterëŠ” FIFOì— 256ê°œ ë°ì´í„°ê°€ ìŒ“ì¼ ë•Œê¹Œì§€ ëŒ€ê¸°
- ë°ì´í„°ê°€ ëª¨ì´ë©´ í•œ ë²ˆì— Burst ì „ì†¡

---

## Read Masterì™€ Write Masterì˜ ë³‘ë ¬ ë™ì‘

### í•µì‹¬: ë‘ FSMì´ ë™ì‹œì— ì‹¤í–‰ë¨!

**ì¤‘ìš”í•œ ê°œë…**: Read Masterì™€ Write MasterëŠ” **ê°™ì€ í´ëŸ­**ì—ì„œ ë™ì‘í•˜ì§€ë§Œ, **ë…ë¦½ì ì¸ ìƒíƒœ**ë¥¼ ê°€ì§‘ë‹ˆë‹¤.

```verilog
// ë‘ FSMì´ ê°ìì˜ stateë¥¼ ë…ë¦½ì ìœ¼ë¡œ ìœ ì§€
reg [1:0] rm_state;  // Read Master State
reg [1:0] wm_fsm;    // Write Master State

always @(posedge clk) begin
    // Read Master ë¡œì§
    case (rm_state)
        // ...
    endcase
end

always @(posedge clk) begin
    // Write Master ë¡œì§
    case (wm_fsm)
        // ...
    endcase
end
```

### ë™ì‹œ ì‹¤í–‰ ì‹œë‚˜ë¦¬ì˜¤

**ì‹œê°„ t0**: ì „ì†¡ ì‹œì‘
- Read Master: `READ` ìƒíƒœ, ì²« ë²ˆì§¸ Burst ìš”ì²­ ì „ì†¡
- Write Master: `W_WAIT_DATA` ìƒíƒœ, FIFO ë°ì´í„° ëŒ€ê¸°

**ì‹œê°„ t1**: ì²« ë²ˆì§¸ Burst ìš”ì²­ ìˆ˜ë½ (ë°ì´í„°ëŠ” ì•„ì§ ì•ˆ ì˜´!)
- Read Master: `WAIT_FIFO` â†’ ì¦‰ì‹œ `READ` ìƒíƒœ, **ë‘ ë²ˆì§¸ Burst ìš”ì²­ ì „ì†¡**
- Write Master: ì—¬ì „íˆ `W_WAIT_DATA` (FIFO ë¹„ì–´ìˆìŒ)
- **â˜… Pipelined í”„ë¡œí† ì½œ: ìš”ì²­ê³¼ ë°ì´í„° ìˆ˜ì‹ ì´ ë¶„ë¦¬ë¨**

**ì‹œê°„ t2**: ì²« ë²ˆì§¸ Burst ë°ì´í„° ë„ì°© ì‹œì‘
- Read Master: ë‘ ë²ˆì§¸ Burst ìš”ì²­ê¹Œì§€ ì „ì†¡ ì™„ë£Œ, ì„¸ ë²ˆì§¸ëŠ” **FIFO ê³µê°„ ë¶€ì¡±ìœ¼ë¡œ ëŒ€ê¸° ì¤‘**
  - `pending_reads = 512` (Burst #1, #2)
  - `fifo_used = 0`ì´ë¯€ë¡œ Burst #3 ìš”ì²­ ì‹œ 512 + 256 = 768 > 512 âŒ
- Write Master: ì—¬ì „íˆ `W_WAIT_DATA` (ì•„ì§ 256ê°œ ì•ˆ ëª¨ì„)
- FIFO: ë°ì´í„° ì±„ì›Œì§€ê¸° ì‹œì‘ (Burst #1 ë°ì´í„°)

**ì‹œê°„ t3**: FIFOì— 256ê°œ ë°ì´í„° ìŒ“ì„ (Burst #1 ì™„ë£Œ)
- Read Master: **ì—¬ì „íˆ WAIT_FIFOì—ì„œ ëŒ€ê¸° ì¤‘**
  - `pending_reads = 256` (Burst #2ë§Œ ë‚¨ìŒ)
  - `fifo_used = 256`
  - Burst #3 ìš”ì²­ ì‹œ: 256 + 256 + 256 = 768 > 512 âŒ (ì—¬ì „íˆ ë¶ˆê°€)
- Write Master: `W_BURST` ìƒíƒœë¡œ ì „í™˜, ì²« ë²ˆì§¸ Burst ì“°ê¸° ì‹œì‘
  - FIFOì—ì„œ ë°ì´í„°ë¥¼ ê°€ì ¸ê°€ê¸° ì‹œì‘ â†’ `fifo_used` ê°ì†Œ

**ì‹œê°„ t4**: Writeê°€ ì†Œë¹„í•˜ë©´ì„œ ê³µê°„ í™•ë³´ (ì •ìƒ ìƒíƒœ ì§„ì…)
- Read Master: Writeê°€ ì¼ë¶€ ì†Œë¹„í•˜ì—¬ ê³µê°„ í™•ë³´ â†’ **Burst #3 ìš”ì²­ ê°€ëŠ¥!**
  - ì˜ˆ: `fifo_used = 200`, `pending_reads = 200` (Burst #2 ì¼ë¶€ ë„ì°©)
  - Burst #3 ìš”ì²­: 200 + 200 + 256 = 656... ì—¬ì „íˆ ëŒ€ê¸°
  - **ì‹¤ì œë¡œëŠ”**: Writeê°€ Burst #1ì„ ê±°ì˜ ë‹¤ ì†Œë¹„í•˜ê³ , Burst #2ê°€ ê±°ì˜ ë‹¤ ë„ì°©í•œ í›„ì—ì•¼ Burst #3 ê°€ëŠ¥
- Write Master: Burst #1 ì“°ê¸° ì™„ë£Œ í›„ Burst #2 ì‹œì‘
- **â˜… ì´ì œë¶€í„° Read/Writeê°€ ë²ˆê°ˆì•„ê°€ë©° ì§„í–‰ (ì™„ì „í•œ ë³‘ë ¬ì€ ì•„ë‹˜)**
- FIFO: 256~512 ì‚¬ì´ë¥¼ ì˜¤ê°€ë©° ë²„í¼ ì—­í• 

### ë³‘ë ¬ ë™ì‘ì˜ ì´ì 

**ìˆœì°¨ ì‹¤í–‰ (FIFO ì—†ì´)**:
```
Read Burst 1 (100 cycles)
  -> Write Burst 1 (100 cycles)
    -> Read Burst 2 (100 cycles)
      -> Write Burst 2 (100 cycles)
        ...
ì „ì²´ ì‹œê°„: 200 cycles Ã— N bursts
```

**ë³‘ë ¬ ì‹¤í–‰ (FIFO ìˆìŒ)**:

```mermaid
gantt
    title Parallel Execution Concept
    dateFormat  X
    axisFormat %s
    section Read Domain
    Read Burst 1    :active, r1, 0, 100
    Read Burst 2    :active, r2, 100, 200
    Read Burst 3    :active, r3, 200, 300
    section Write Domain
    Write Burst 1   :w1, 50, 150
    Write Burst 2   :w2, 150, 250
    Write Burst 3   :w3, 250, 350
```

**ì„±ëŠ¥ í–¥ìƒ**: ê±°ì˜ **2ë°°** (ì´ë¡ ì ìœ¼ë¡œ)

**ì„±ëŠ¥ í–¥ìƒ**: ê±°ì˜ **2ë°°** (ì´ë¡ ì ìœ¼ë¡œ)

---

## Pipelined í”„ë¡œí† ì½œê³¼ Pending Reads

### Avalon-MMì˜ Pipelined íŠ¹ì„±

**ì¼ë°˜ì ì¸ ì˜¤í•´**: "Read ëª…ë ¹ì„ ë³´ë‚´ë©´ ë°”ë¡œ ë°ì´í„°ê°€ ì˜¨ë‹¤"

**ì‹¤ì œ**:
```
Cycle 1: rm_read=1, rm_address=0x1000 (ëª…ë ¹ ì „ì†¡)
Cycle 2: rm_waitrequest=0 (ëª…ë ¹ ìˆ˜ë½)
Cycle 3: (ì•„ì§ ë°ì´í„° ì—†ìŒ)
Cycle 4: (ì•„ì§ ë°ì´í„° ì—†ìŒ)
Cycle 5: rm_readdatavalid=1, rm_readdata=0xAA (ë°ì´í„° ë„ì°©!)
```

**ì¤‘ìš”**: ëª…ë ¹ê³¼ ë°ì´í„° ì‚¬ì´ì— **ìˆ˜ í´ëŸ­ì˜ ì§€ì—°**ì´ ìˆìŠµë‹ˆë‹¤!

### ë¬¸ì œ: FIFO Overflow ìœ„í—˜

**ì‹œë‚˜ë¦¬ì˜¤**:
1. FIFOì— 100ê°œ ê³µê°„ ë‚¨ìŒ
2. Read Masterê°€ 256ê°œ Burst ìš”ì²­ #1 ì „ì†¡
3. FIFO ê³µê°„ ì¶©ë¶„í•´ ë³´ì„ (ì•„ì§ ë°ì´í„° ì•ˆ ì™”ìœ¼ë¯€ë¡œ)
4. Read Masterê°€ 256ê°œ Burst ìš”ì²­ #2 ì „ì†¡
5. ë‚˜ì¤‘ì— 512ê°œ ë°ì´í„°ê°€ í•œêº¼ë²ˆì— ë„ì°©
6. **FIFO Overflow!** (512ê°œ > 100ê°œ ê³µê°„)

### í•´ê²°ì±…: Pending Reads ì¶”ì 

**ê°œë…**: "ìš”ì²­ì€ ë³´ëƒˆì§€ë§Œ ì•„ì§ ì•ˆ ì˜¨ ë°ì´í„°" ê°œìˆ˜ ì¶”ì 

```verilog
reg [ADDR_WIDTH-1:0] pending_reads;

// ëª…ë ¹ ìˆ˜ë½ ì‹œ: Pendingì— ì¶”ê°€
if (rm_state == READ && !rm_waitrequest) begin
    pending_reads <= pending_reads + BURST_COUNT;
end

// ë°ì´í„° ìˆ˜ì‹  ì‹œ: Pendingì—ì„œ ì°¨ê°
if (rm_readdatavalid) begin
    pending_reads <= pending_reads - 1;
end

// FIFO ê³µê°„ ì²´í¬ ì‹œ Pending ê³ ë ¤
if ((fifo_used + pending_reads + BURST_COUNT) <= FIFO_DEPTH) begin
    // ìƒˆ Burst ìš”ì²­ ê°€ëŠ¥
end
```

**ì˜ˆì‹œ**:
- FIFO ì‚¬ìš©: 100ê°œ
- Pending: 256ê°œ (Burst #1)
- ìƒˆ ìš”ì²­: 256ê°œ (Burst #2)
- í•©ê³„: 100 + 256 + 256 = 612ê°œ
- FIFO ê¹Šì´: 512ê°œ
- **ê²°ê³¼**: 612 > 512, ìƒˆ ìš”ì²­ **ê±°ë¶€** âœ“

ì´ë ‡ê²Œ í•˜ë©´ FIFO Overflowë¥¼ **í™•ì‹¤íˆ ë°©ì§€**í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

---

## ìƒì„¸ ë™ì‘ ë¶„ì„

### Read Master FSM

**ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨**:
```mermaid
stateDiagram-v2
    [*] --> IDLE
    IDLE --> WAIT_FIFO: ctrl_start
    WAIT_FIFO --> READ: FIFO ê³µê°„ OK
    READ --> WAIT_FIFO: !waitrequest (ëª…ë ¹ ìˆ˜ë½)
    WAIT_FIFO --> WAIT_FIFO: ê³µê°„ ë¶€ì¡± ì‹œ ëŒ€ê¸°
```

**ê° ìƒíƒœì˜ ë™ì‘**:

1. **IDLE**: ì‹œì‘ ëŒ€ê¸°
   - `ctrl_start` ì‹ í˜¸ë¥¼ polling
   - Start ê°ì§€ ì‹œ ì£¼ì†Œ/ê¸¸ì´ ë˜ì¹˜

2. **WAIT_FIFO**: FIFO ê³µê°„ í™•ì¸
   - ì¡°ê±´: `(fifo_used + pending_reads + BURST_COUNT) <= FIFO_DEPTH`
   - ê³µê°„ ì¶©ë¶„ â†’ `READ` ìƒíƒœë¡œ
   - ê³µê°„ ë¶€ì¡± â†’ ëŒ€ê¸° (FIFOê°€ ë¹„ì›Œì§ˆ ë•Œê¹Œì§€)

3. **READ**: Burst ì½ê¸° ëª…ë ¹ ì „ì†¡
   - `rm_read = 1`, `rm_address` ì„¤ì •
   - `!rm_waitrequest` ê°ì§€ ì‹œ:
     - ì£¼ì†Œ += 1KB
     - ë‚¨ì€ ê¸¸ì´ -= 1KB
     - `WAIT_FIFO`ë¡œ ë³µê·€

**í•µì‹¬ í¬ì¸íŠ¸**:
- Read MasterëŠ” **ê°€ëŠ¥í•œ í•œ ë¹¨ë¦¬** ë°ì´í„°ë¥¼ ì½ì–´ì˜´ (ì„ ì œì )
- FIFO ê³µê°„ë§Œ ìˆìœ¼ë©´ ê³„ì† Burst ìš”ì²­
- ì´ë¥¼ í†µí•´ **Read ëŒ€ì—­í­ì„ ìµœëŒ€ë¡œ í™œìš©**

### Write Master FSM

**ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨**:
```mermaid
stateDiagram-v2
    [*] --> W_IDLE
    W_IDLE --> W_WAIT_DATA: ctrl_start
    W_WAIT_DATA --> W_BURST: FIFO ë°ì´í„° >= 256
    W_BURST --> W_WAIT_DATA: Burst ì™„ë£Œ
    W_WAIT_DATA --> [*]: remaining_len == 0
```

**ê° ìƒíƒœì˜ ë™ì‘**:

1. **W_IDLE**: ì‹œì‘ ëŒ€ê¸°
   - `ctrl_start` ì‹ í˜¸ë¥¼ polling
   - Start ê°ì§€ ì‹œ ì£¼ì†Œ/ê¸¸ì´ ë˜ì¹˜

2. **W_WAIT_DATA**: FIFO ë°ì´í„° í™•ì¸
   - ì¡°ê±´: `fifo_used >= BURST_COUNT`
   - ë°ì´í„° ì¶©ë¶„ â†’ `W_BURST` ìƒíƒœë¡œ
   - ë°ì´í„° ë¶€ì¡± â†’ ëŒ€ê¸° (Readê°€ ì±„ìš¸ ë•Œê¹Œì§€)
   - `remaining_len == 0` â†’ ì™„ë£Œ!

3. **W_BURST**: Burst ì“°ê¸° ìˆ˜í–‰
   - `wm_write = 1` ìœ ì§€
   - ë§¤ í´ëŸ­ `!wm_waitrequest`ì´ë©´:
     - FIFOì—ì„œ ë°ì´í„° ì½ê¸° (`fifo_rd_en = 1`)
     - word_cnt ì¦ê°€
   - 256ê°œ ì „ì†¡ ì™„ë£Œ:
     - ì£¼ì†Œ += 1KB
     - ë‚¨ì€ ê¸¸ì´ -= 1KB
     - `W_WAIT_DATA`ë¡œ ë³µê·€

**í•µì‹¬ í¬ì¸íŠ¸**:
- Write MasterëŠ” **FIFOê°€ ì¶©ë¶„íˆ ìŒ“ì¼ ë•Œê¹Œì§€** ëŒ€ê¸° (ë³´ìˆ˜ì )
- 256ê°œê°€ ëª¨ì´ë©´ í•œ ë²ˆì— Burst ì „ì†¡
- ì´ë¥¼ í†µí•´ **Write Burst íš¨ìœ¨ ê·¹ëŒ€í™”**

### FIFOì˜ ì¤‘ì¬ ì—­í• 

**FIFOëŠ” ë‘ ë…ë¦½ì ì¸ ë„ë©”ì¸ì„ ì—°ê²°**:

```mermaid
graph LR
    subgraph RD ["Read Domain"]
        RM["Read Master"]
    end
    
    subgraph FIFO_BUF ["FIFO (Dual-Port Memory)"]
        direction TB
        WP["wr_ptr"] --> DATA["[ ë°ì´í„° ]"]
        DATA --> RP["rd_ptr"]
        UC["used_w (ê³µìœ  ì¹´ìš´í„°)"]
    end
    
    subgraph WD ["Write Domain"]
        WM["Write Master"]
    end
    
    RM -- "wr_en / wr_data" --> WP
    RP -- "rd_en / rd_data" --> WM
```

**ë™ì‹œ Write/Read**:
- Read Masterê°€ FIFOì— ì“°ëŠ” ë™ì‹œì—
- Write Masterê°€ FIFOì—ì„œ ì½ì„ ìˆ˜ ìˆìŒ
- `used_w` ì¹´ìš´í„°ê°€ ì •í™•íˆ ì—…ë°ì´íŠ¸ë¨

```verilog
// FIFO ë‚´ë¶€ ë¡œì§
if (wr_en && !full && (!rd_en || empty)) begin
    used_w <= used_w + 1;  // Writeë§Œ
end else if (rd_en && !empty && (!wr_en || full)) begin
    used_w <= used_w - 1;  // Readë§Œ
end
// ë™ì‹œ Write/Readì´ë©´ used_w ìœ ì§€ (ì¦ê° ìƒì‡„)
```

---

## íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨

### ì „ì²´ ì „ì†¡ ê³¼ì • (1KB ì „ì†¡ ì˜ˆì‹œ)

```mermaid
gantt
    title 1KB Burst Transfer Timing
    dateFormat  X
    axisFormat %s
    
    section Read Master
    IDLE/Wait FIFO :0, 10
    Read Command   :active, r_cmd, 10, 20
    section Data valid
    Data Receive   :r_data, 20, 60
    section Write Master
    IDLE/Wait Data :0, 50
    Write Burst    :active, w_burst, 50, 110
```

**ì£¼ìš” ì´ë²¤íŠ¸**:
1. **Cycle 0**: Start ì‹ í˜¸, ì–‘ìª½ FSM ì‹œì‘
2. **Cycle 10**: Read Burst ëª…ë ¹ ì „ì†¡
3. **Cycle 20**: ì²« ë°ì´í„° ë„ì°©, FIFO ì±„ìš°ê¸° ì‹œì‘
4. **Cycle 50**: FIFO 256ê°œ ë„ë‹¬, Write Burst ì‹œì‘
5. **Cycle 50~110**: Readì™€ Write ë™ì‹œ ì§„í–‰
   - ReadëŠ” ì´ë¯¸ ì™„ë£Œí–ˆì§€ë§Œ
   - WriteëŠ” ì•„ì§ ì§„í–‰ ì¤‘
   - **ë¹„ëŒ€ì¹­ ë™ì‘ì˜ ì˜ˆ**

### Pending Reads ë™ì‘

```mermaid
gantt
    title Pending Reads & FIFO Used
    dateFormat  X
    axisFormat %s
    
    section Read Master
    Burst Req #1   :crit, req1, 5, 10
    Burst Req #2   :crit, req2, 15, 20
    
    section Pending
    Pending (256)  :p1, 10, 20
    Pending (512)  :p2, 20, 30
    
    section FIFO
    FIFO Used (Data):fill, 20, 35
```

**ì„¤ëª…**:
- Pendingì€ "ìš”ì²­í–ˆì§€ë§Œ ì•ˆ ì˜¨ ë°ì´í„°"ë¥¼ ì¶”ì 
- ë°ì´í„°ê°€ ë„ì°©í•˜ë©´ Pending ê°ì†Œ, FIFO Used ì¦ê°€
- ë‘ ê°’ì˜ í•©(`fifo_used + pending_reads`)ì´ ì‹¤ì œ í•„ìš”í•œ ê³µê°„

---

## ìš”ì•½

### í•µì‹¬ ì„¤ê³„ ì›ì¹™

1. **ë³‘ë ¬í™” (Parallelization)**
   - Readì™€ Writeë¥¼ ë…ë¦½ì ì¸ FSMìœ¼ë¡œ ë¶„ë¦¬
   - FIFOë¥¼ í†µí•´ ë„ë©”ì¸ ë¶„ë¦¬
   - ìµœëŒ€ 2ë°° ì„±ëŠ¥ í–¥ìƒ

2. **ì„ ì œì  ì½ê¸° (Eager Reading)**
   - Read MasterëŠ” ê°€ëŠ¥í•œ í•œ ë¹¨ë¦¬ ë°ì´í„°ë¥¼ ì½ì–´ì˜´
   - FIFOë¥¼ ë¯¸ë¦¬ ì±„ì›Œë‘ì–´ Writeê°€ ëŒ€ê¸°í•˜ì§€ ì•Šë„ë¡

3. **Burst íš¨ìœ¨ ê·¹ëŒ€í™”**
   - WriteëŠ” 256ê°œê°€ ëª¨ì¼ ë•Œê¹Œì§€ ëŒ€ê¸°
   - í•œ ë²ˆì˜ ì£¼ì†Œ ì „ì†¡ìœ¼ë¡œ 256ê°œ ë°ì´í„° ì „ì†¡
   - ë²„ìŠ¤ ì˜¤ë²„í—¤ë“œ ìµœì†Œí™”

4. **ì•ˆì „í•œ Flow Control**
   - Pending Readsë¡œ FIFO Overflow ë°©ì§€
   - `used_w` ì¹´ìš´í„°ë¡œ ì •í™•í•œ FIFO ìƒíƒœ ì¶”ì 
   - Waitrequest ì‹ í˜¸ë¡œ Slave ì†ë„ì— ì ì‘

### ì„±ëŠ¥ íŠ¹ì„±

**ìµœì  ì¡°ê±´** (Readì™€ Write ì†ë„ê°€ ë¹„ìŠ·í•  ë•Œ):
- ì´ë¡ ì  ì„±ëŠ¥: ìˆœì°¨ ì‹¤í–‰ ëŒ€ë¹„ **2ë°°**
- ì‹¤ì œ ì„±ëŠ¥: Overhead ê³ ë ¤ ì‹œ **1.7~1.9ë°°**

**Readê°€ Writeë³´ë‹¤ ë¹ ë¥¼ ë•Œ**:
- FIFOê°€ ì±„ì›Œì§
- Write ì†ë„ê°€ ë³‘ëª©
- ì„±ëŠ¥: Write ì†ë„ì— ì˜ì¡´

**Writeê°€ Readë³´ë‹¤ ë¹ ë¥¼ ë•Œ**:
- FIFOê°€ ë¹„ì›Œì§
- Read ì†ë„ê°€ ë³‘ëª©
- ì„±ëŠ¥: Read ì†ë„ì— ì˜ì¡´

**FIFO í¬ê¸° ì„ íƒ**:
- 512 = 2 Ã— BURST_COUNT
- Writeê°€ í•œ Burst ì“°ëŠ” ë™ì•ˆ Readê°€ ë‹¤ìŒ Burst ì¤€ë¹„ ê°€ëŠ¥
- ì ì ˆí•œ ë²„í¼ë§ìœ¼ë¡œ ë³‘ë ¬ ë™ì‘ ë³´ì¥

---

## burst_master_2: ì„±ëŠ¥ ìµœì í™” ë²„ì „

### ê°œìš”

`burst_master_2`ëŠ” `burst_master`ì˜ **ì„±ëŠ¥ í–¥ìƒ ë²„ì „**ìœ¼ë¡œ, **Back-to-Back Burst Transfer**ë¥¼ êµ¬í˜„í•˜ì—¬ ìƒíƒœ ì „í™˜ ì˜¤ë²„í—¤ë“œë¥¼ ì œê±°í•©ë‹ˆë‹¤.

**í•µì‹¬ ì•„ì´ë””ì–´**: "ë‹¤ìŒ Burstë¥¼ ë³´ë‚¼ ìˆ˜ ìˆëŠ”ì§€ ë¯¸ë¦¬ í™•ì¸í•˜ì—¬ ì—°ì† ì „ì†¡"

### ì£¼ìš” ê°œì„  ì‚¬í•­

#### 1. Pipelined Read (Back-to-Back Read)

**burst_master (ê¸°ë³¸ ë²„ì „)**:
```
Cycle 1: READ ìƒíƒœ, ëª…ë ¹ ì „ì†¡
Cycle 2: !waitrequest, ëª…ë ¹ ìˆ˜ë½
Cycle 3: WAIT_FIFO ìƒíƒœë¡œ ì „í™˜  â† ì˜¤ë²„í—¤ë“œ!
Cycle 4: WAIT_FIFO, FIFO ê³µê°„ ì²´í¬
Cycle 5: READ ìƒíƒœë¡œ ì „í™˜         â† ì˜¤ë²„í—¤ë“œ!
Cycle 6: ë‹¤ìŒ ëª…ë ¹ ì „ì†¡
```
**Idle Cycles: 2 (Cycle 3, 5)**

**burst_master_2 (ìµœì í™”)**:
```
Cycle 1: READ ìƒíƒœ, ëª…ë ¹ ì „ì†¡
Cycle 2: !waitrequest, ëª…ë ¹ ìˆ˜ë½ + FIFO ì²´í¬ + ë‹¤ìŒ ëª…ë ¹ ì¤€ë¹„
Cycle 3: READ ìƒíƒœ ìœ ì§€, ë‹¤ìŒ ëª…ë ¹ ì¦‰ì‹œ ì „ì†¡!  â† ì—°ì†!
```
**Idle Cycles: 0**

#### 2. Continuous Write (Back-to-Back Write)

**burst_master (ê¸°ë³¸ ë²„ì „)**:
```
Cycle 100: W_BURST, Burst ë§ˆì§€ë§‰ ì›Œë“œ
Cycle 101: W_WAIT_DATAë¡œ ì „í™˜     â† ì˜¤ë²„í—¤ë“œ!
Cycle 102: W_WAIT_DATA, FIFO ì²´í¬
Cycle 103: W_BURSTë¡œ ì „í™˜          â† ì˜¤ë²„í—¤ë“œ!
Cycle 104: ë‹¤ìŒ Burst ì‹œì‘
```
**Idle Cycles: 2 (Cycle 101, 103)**

**burst_master_2 (ìµœì í™”)**:
```
Cycle 100: W_BURST, Burst ë§ˆì§€ë§‰ ì›Œë“œ + FIFO ì²´í¬
Cycle 101: W_BURST ìœ ì§€, ë‹¤ìŒ Burst ì¦‰ì‹œ ì‹œì‘!  â† ì—°ì†!
```
**Idle Cycles: 0**

### êµ¬í˜„ í•µì‹¬ ë¡œì§

#### Read Master (Pipelined)

```verilog
READ: begin
    if (!rm_waitrequest) begin
        // â˜… í•µì‹¬: ëª…ë ¹ ìˆ˜ë½ê³¼ ë™ì‹œì— ë‹¤ìŒ ì¡°ê±´ ì²´í¬
        rm_next_addr = current_src_addr + (BURST_COUNT * 4);
        rm_next_rem = read_remaining_len - (BURST_COUNT * 4);
        
        // ë‹¤ìŒ Burstë„ ë³´ë‚¼ ìˆ˜ ìˆëŠ”ê°€?
        // (í˜„ì¬ Burst + ë‹¤ìŒ Burst) 2ê°œë¥¼ ê³ ë ¤
        if (rm_next_rem > 0 && 
           (fifo_used + pending_reads + BURST_COUNT + BURST_COUNT) <= FIFO_DEPTH) begin
            // [ì—°ì† ì „ì†¡ ê°€ëŠ¥!]
            current_src_addr <= rm_next_addr;
            read_remaining_len <= rm_next_rem;
            rm_address <= rm_next_addr;  // ë‹¤ìŒ ì£¼ì†Œ
            rm_read <= 1;                // ê³„ì† High!
            rm_state <= READ;            // ìƒíƒœ ìœ ì§€
        end else begin
            // [ë¶ˆê°€ëŠ¥: ëŒ€ê¸° í•„ìš”]
            rm_read <= 0;
            rm_state <= WAIT_FIFO;
        end
    end
end
```

**í¬ì¸íŠ¸**:
- `BURST_COUNT + BURST_COUNT`: í˜„ì¬ ìˆ˜ë½ëœ ê²ƒ + ë‹¤ìŒ ë³´ë‚¼ ê²ƒ
- ì¡°ê±´ ë§Œì¡± â†’ `rm_read` ê³„ì† High â†’ ì—°ì† ì „ì†¡!

#### Write Master (Continuous)

```verilog
W_BURST: begin
    if (!wm_waitrequest) begin
        if (wm_word_cnt == BURST_COUNT - 1) begin
            // â˜… Burst ë§ˆì§€ë§‰ ì›Œë“œ ì „ì†¡ ì¤‘
            wm_next_dst = current_dst_addr + (BURST_COUNT * 4);
            wm_next_rem = remaining_len - (BURST_COUNT * 4);
            
            current_dst_addr <= wm_next_dst;
            remaining_len <= wm_next_rem;

            // ë‹¤ìŒ Burstë„ ë³´ë‚¼ ë°ì´í„°ê°€ ìˆëŠ”ê°€?
            if (wm_next_rem > 0 && fifo_used >= (BURST_COUNT + 1)) begin
                // [ì—°ì† ì „ì†¡ ê°€ëŠ¥!]
                wm_address <= wm_next_dst;
                wm_word_cnt <= 0;
                wm_write <= 1;       // ê³„ì† High!
                wm_fsm <= W_BURST;   // ìƒíƒœ ìœ ì§€
            end else begin
                // [ë¶ˆê°€ëŠ¥: ëŒ€ê¸° í•„ìš”]
                wm_write <= 0;
                wm_fsm <= W_WAIT_DATA;
            end
        end else begin
            wm_word_cnt <= wm_word_cnt + 1;
        end
    end
end
```

**í¬ì¸íŠ¸**:
- `BURST_COUNT + 1`: ë‹¤ìŒ Burst ë¶„ëŸ‰ + í˜„ì¬ ì „ì†¡ ì¤‘ì¸ 1ê°œ
- ì¡°ê±´ ë§Œì¡± â†’ `wm_write` ê³„ì† High â†’ ì—°ì† ì „ì†¡!

### íƒ€ì´ë° ë¹„êµ

**1MB ì „ì†¡ (1024 Bursts) ì˜ˆì‹œ**:

#### burst_master (ê¸°ë³¸)
```
Read:  [Burst1]~[2cy idle]~[Burst2]~[2cy idle]~[Burst3]...
Write:         [Burst1]~[2cy idle]~[Burst2]~[2cy idle]...

ì´ Idle:
- Read: 1024 Ã— 2 = 2048 cycles
- Write: 1024 Ã— 2 = 2048 cycles
- í•©ê³„: ~4096 cycles ë‚­ë¹„
```

#### burst_master_2 (ìµœì í™”)
```
Read:  [Burst1][Burst2][Burst3][Burst4][Burst5]...  â† ì—°ì†!
Write:        [Burst1][Burst2][Burst3][Burst4]...   â† ì—°ì†!

ì´ Idle: 0 cycles!
```

### ì„±ëŠ¥ í–¥ìƒ

**ì´ë¡ ì  ê³„ì‚°**:

ê°€ì •:
- Burst ì „ì†¡: 256 cycles (256 words)
- ë©”ëª¨ë¦¬ Latency: 10 cycles
- ì´ Burst ìˆ˜: 1024

**burst_master**:
- Read: (10 + 256 + 2) Ã— 1024 = 274,432 cycles
- Write: (256 + 2) Ã— 1024 = 264,192 cycles
- ì´: ~274,432 cycles (WriteëŠ” ë³‘ë ¬ë¡œ ì§„í–‰)

**burst_master_2**:
- Read: 10 + (256 Ã— 1024) = 262,154 cycles (ì²« latency + ì—°ì†)
- Write: 256 Ã— 1024 = 262,144 cycles (ì—°ì†)
- ì´: ~262,154 cycles

**ì„±ëŠ¥ í–¥ìƒ**: (274,432 - 262,154) / 274,432 â‰ˆ **4.5%**

ì‹¤ì œë¡œëŠ” ë©”ëª¨ë¦¬ íŠ¹ì„±, FIFO í¬ê¸° ë“±ì— ë”°ë¼ **5~10% í–¥ìƒ** ê°€ëŠ¥

### ì–¸ì œ burst_master_2ë¥¼ ì‚¬ìš©í•˜ëŠ”ê°€?

| ìƒí™© | ê¶Œì¥ ë²„ì „ |
|------|----------|
| **ëŒ€ìš©ëŸ‰ ì „ì†¡** (MB ë‹¨ìœ„) | `burst_master_2` |
| **ìµœëŒ€ ì²˜ë¦¬ëŸ‰ í•„ìš”** | `burst_master_2` |
| **ê°„ë‹¨í•œ êµ¬ì¡° ì„ í˜¸** | `burst_master` |
| **ì‘ì€ ì „ì†¡** (KB ë‹¨ìœ„) | `burst_master` (ì°¨ì´ ë¯¸ë¯¸) |
| **FPGA ë¦¬ì†ŒìŠ¤ ì œì•½** | `burst_master` (ì•½ê°„ ë” ì‘ìŒ) |

### ìš”ì•½

**burst_master vs burst_master_2**:

| íŠ¹ì§• | burst_master | burst_master_2 |
|------|--------------|----------------|
| **êµ¬í˜„ ë³µì¡ë„** | ê°„ë‹¨ | ì¤‘ê°„ |
| **Logic í¬ê¸°** | ì‘ìŒ | ì•½ê°„ í° í¸ |
| **ìƒíƒœ ì „í™˜** | ë§ìŒ | ìµœì†Œí™” |
| **Idle Cycles** | ìˆìŒ (Burstë‹¹ 2+2) | ì—†ìŒ |
| **ì²˜ë¦¬ëŸ‰** | ë†’ìŒ | **ë§¤ìš° ë†’ìŒ** |
| **ì„±ëŠ¥ í–¥ìƒ** | Baseline | **+5~10%** |

**í•µì‹¬**: `burst_master_2`ëŠ” **"ë‹¤ìŒ Burstë¥¼ ë¯¸ë¦¬ ì¤€ë¹„"**í•˜ì—¬ íŒŒì´í”„ë¼ì¸ì„ ëŠê¹€ ì—†ì´ ìœ ì§€í•©ë‹ˆë‹¤!

---

## burst_master_3: ë°ì´í„° ì²˜ë¦¬ íŒŒì´í”„ë¼ì¸ ì¶”ê°€

### ê°œìš”

`burst_master_3`ëŠ” **ë°ì´í„° ì²˜ë¦¬ ê¸°ëŠ¥**ì„ ì¶”ê°€í•œ ë²„ì „ì…ë‹ˆë‹¤. ë‹¨ìˆœ ë³µì‚¬ê°€ ì•„ë‹Œ **ê³±ì…ˆ ì—°ì‚°**ì„ ìˆ˜í–‰í•˜ë©´ì„œ ì „ì†¡í•©ë‹ˆë‹¤.

**í•µì‹¬ ì•„ì´ë””ì–´**: "Read â†’ ì²˜ë¦¬ â†’ Write" íŒŒì´í”„ë¼ì¸ì„ í†µí•©

### ì•„í‚¤í…ì²˜: Two-FIFO Structure

```mermaid
graph LR
    RM["Read Master"] --> IF["Input FIFO"]
    IF --> MULT["Multiplier"]
    MULT --> OF["Output FIFO"]
    OF --> WM["Write Master"]
```

**êµ¬ì„± ìš”ì†Œ**:
1. **Read Master**: Sourceì—ì„œ ë°ì´í„° ì½ì–´ Input FIFOì— ì €ì¥
2. **Input FIFO**: Readì™€ Pipeline ì†ë„ ì°¨ì´ ì™„ì¶©
3. **Pipeline Stage**: `Result = Data Ã— Coefficient` ì—°ì‚°
4. **Output FIFO**: Pipelineê³¼ Write ì†ë„ ì°¨ì´ ì™„ì¶©
5. **Write Master**: Output FIFOì—ì„œ ë°ì´í„°ë¥¼ ê°€ì ¸ì™€ Destinationì— ì €ì¥

### ì™œ Output FIFOê°€ í•„ìš”í•œê°€?

**ì§ˆë¬¸**: "Back Pressureë§Œìœ¼ë¡œëŠ” ì•ˆë ê¹Œ? Input FIFO í•˜ë‚˜ë¡œ ì¶©ë¶„í•˜ì§€ ì•Šì„ê¹Œ?"

**ë‹µ**: **ì•ˆë©ë‹ˆë‹¤!** Output FIFOê°€ ì—†ìœ¼ë©´ **3ê°€ì§€ ì‹¬ê°í•œ ë¬¸ì œ**ê°€ ë°œìƒí•©ë‹ˆë‹¤.

#### ë¬¸ì œ 1: Burst ëª¨ìœ¼ê¸° ë¶ˆê°€ëŠ¥

**Output FIFO ì—†ì´ Back Pressureë§Œ ì‚¬ìš©**:

```verilog
// Pipelineì´ Write Masterì— ì§ì ‘ ì—°ê²°
pipeline_valid = !fifo_in_empty && !write_master_busy;

// Write MasterëŠ” Burst ë‹¨ìœ„ë¡œ ì¨ì•¼ í•¨
// 256ê°œê°€ ëª¨ì¼ ë•Œê¹Œì§€ ëŒ€ê¸°...
```

**ë¬¸ì œì **:
- Write MasterëŠ” **256ê°œ Burst ë‹¨ìœ„**ë¡œ ì“°ê¸°ë¥¼ ì›í•¨
- Pipeline Outputì´ ì§ì ‘ Writeì— ì—°ê²°ë˜ë©´ ë°ì´í„°ë¥¼ **ëª¨ì„ ê³µê°„ì´ ì—†ìŒ**
- Pipelineì´ 256ê°œë¥¼ ì²˜ë¦¬í•˜ëŠ” ë™ì•ˆ WriteëŠ” ê³„ì† **ëŒ€ê¸°** â†’ Pipelineë„ ë©ˆì¶¤

**ì‹œë‚˜ë¦¬ì˜¤**:
```
Cycle 1-10:   Pipelineì´ 10ê°œ ì²˜ë¦¬ â†’ WriteëŠ” 256ê°œ ì•ˆë˜ì„œ ëŒ€ê¸°
Cycle 11-20:  Pipeline ë©ˆì¶¤ (Writeê°€ ë°›ì§€ ëª»í•¨) â†’ Input FIFO ê°€ë“ì°¸
Cycle 21-30:  Read Master ë©ˆì¶¤ (Input FIFO ê½‰ì°¸)
â†’ ì „ì²´ íŒŒì´í”„ë¼ì¸ ì •ì²´!
```

**Output FIFO ìˆìœ¼ë©´**:
```
Cycle 1-256:  Pipeline ê³„ì† ì²˜ë¦¬ â†’ Output FIFOì— ì €ì¥
Cycle 256:    Output FIFO 256ê°œ ë„ë‹¬ â†’ Write ì‹œì‘!
â†’ Pipelineì€ ë©ˆì¶”ì§€ ì•Šê³  ê³„ì† ì§„í–‰ âœ“
```

#### ë¬¸ì œ 2: Pipeline Stall ì „íŒŒ

**Output FIFO ì—†ì´**:

```
Read â†’ [Input FIFO] â†’ [Pipeline] â†’ Write (Stalled)
                          â†‘
                    Pipelineë„ ë©ˆì¶¤
```

Write Masterê°€ Burstë¥¼ ëª¨ìœ¼ê¸° ìœ„í•´ ëŒ€ê¸°í•˜ë©´:
1. Pipeline ì¶œë ¥ì„ ë°›ì„ ê³³ì´ ì—†ì–´ì„œ **Pipeline ë©ˆì¶¤**
2. Pipelineì´ ë©ˆì¶”ë©´ Input FIFOì—ì„œ ë°ì´í„°ë¥¼ ì•ˆ ê°€ì ¸ê°
3. Input FIFO ê°€ë“ì°¸
4. Read Masterë„ ë©ˆì¶¤

**Output FIFO ìˆìœ¼ë©´**:

```
Read â†’ [Input FIFO] â†’ [Pipeline] â†’ [Output FIFO] â†’ Write
             â†“              â†“              â†“
        ê³„ì† ì½ê¸°      ê³„ì† ì²˜ë¦¬      ê³„ì† ì €ì¥
```

Writeê°€ ëŠë ¤ë„:
- Output FIFOê°€ ë²„í¼ ì—­í• 
- Pipelineì€ **ê³„ì† ì§„í–‰** (Output FIFOì— ê³µê°„ë§Œ ìˆìœ¼ë©´)
- Readë„ **ê³„ì† ì§„í–‰** (Input FIFOì— ê³µê°„ë§Œ ìˆìœ¼ë©´)

#### ë¬¸ì œ 3: Read/Write ë„ë©”ì¸ ë¶„ë¦¬ ì‹¤íŒ¨

**í•µì‹¬ ê°œë…**: Readì™€ WriteëŠ” **ë…ë¦½ì **ì´ì–´ì•¼ ì„±ëŠ¥ ê·¹ëŒ€í™”

**Output FIFO ì—†ì´**:
```
Read ì†ë„: 100 MB/s
Write ì†ë„: 80 MB/s (ëŠë¦¼)

â†’ Writeê°€ ëŠë¦¬ë©´ Pipeline ë©ˆì¶¤
â†’ Pipeline ë©ˆì¶”ë©´ Readë„ ë©ˆì¶¤
â†’ ì „ì²´ ì‹œìŠ¤í…œì´ Write ì†ë„ë¡œ ì œí•œë¨ (80 MB/s)
```

**Output FIFO ìˆìœ¼ë©´**:
```
Read ì†ë„: 100 MB/s â†’ Input FIFOì— ë¹ ë¥´ê²Œ ì±„ì›€
Pipeline: ìµœëŒ€ ì†ë„ë¡œ ì²˜ë¦¬ â†’ Output FIFOì— ì €ì¥
Write ì†ë„: 80 MB/s â†’ Output FIFOì—ì„œ ì²œì²œíˆ ê°€ì ¸ê°

ì²˜ìŒì—ëŠ” FIFOê°€ ì±„ì›Œì§€ì§€ë§Œ,
ì •ìƒ ìƒíƒœì—ì„œëŠ” 80 MB/së¡œ ì•ˆì •í™”

â†’ ReadëŠ” ì—¬ì „íˆ 100 MB/s (ë²„ìŠ¤íŠ¸ ë‹¨ìœ„ë¡œ ë¹ ë¥´ê²Œ)
â†’ Writeë„ 80 MB/s (ì—°ì†ì ìœ¼ë¡œ)
â†’ FIFOê°€ ì†ë„ ì°¨ì´ ì™„ì¶© âœ“
```

### êµ¬í˜„ í•µì‹¬: Pipeline Logic

```verilog
// Pipeline Stage (1-cycle Multiplier)
always @(posedge clk) begin
    fifo_in_rd_en <= 0;
    fifo_out_wr_en <= 0;
    
    // Input FIFOì— ë°ì´í„° ìˆê³  && Output FIFOì— ê³µê°„ ìˆìœ¼ë©´
    if (!fifo_in_empty && !fifo_out_full) begin
        fifo_in_rd_en <= 1;      // Inputì—ì„œ 1ê°œ ì½ê¸°
        
        fifo_out_wr_en <= 1;     // Outputì— 1ê°œ ì“°ê¸°
        fifo_out_wr_data <= fifo_in_rd_data * ctrl_coeff;  // ê³±ì…ˆ!
    end
    // ì¡°ê±´ ë¶ˆë§Œì¡± â†’ Pipeline ëŒ€ê¸° (ìì—°ìŠ¤ëŸ¬ìš´ Back Pressure)
end
```

**ë™ì‘**:
- Input FIFO ë¹„ì–´ìˆìœ¼ë©´ â†’ Pipeline ëŒ€ê¸° (Readê°€ ì±„ìš¸ ë•Œê¹Œì§€)
- Output FIFO ê°€ë“ì°¨ë©´ â†’ Pipeline ëŒ€ê¸° (Writeê°€ ë¹„ìš¸ ë•Œê¹Œì§€)
- ì–‘ìª½ ì¡°ê±´ ë§Œì¡± â†’ Pipeline ì§„í–‰!

### Write Masterì˜ ë³€í™”

```verilog
W_WAIT_DATA: begin
    // â˜… ì´ì œ Output FIFOë¥¼ ì²´í¬!
    if (fifo_out_used >= BURST_COUNT) begin
        wm_fsm <= W_BURST;  // Burst ì‹œì‘
    end
end

W_BURST: begin
    if (!wm_waitrequest) begin
        // Output FIFOì—ì„œ ë°ì´í„° ì½ê¸°
        fifo_out_rd_en = 1;
        wm_writedata = fifo_out_rd_data;
    end
end
```

**í¬ì¸íŠ¸**: Write MasterëŠ” **Output FIFOë§Œ ì‹ ê²½ì”€**
- Pipelineì´ ë°ì´í„°ë¥¼ ì¤€ë¹„í–ˆëŠ”ì§€ ì‹ ê²½ ì•ˆì”€
- FIFOì— 256ê°œë§Œ ìˆìœ¼ë©´ ë°”ë¡œ Burst ì‹œì‘

### Two-FIFOì˜ ì´ì  ìš”ì•½

| êµ¬ë¶„ | Single FIFO (ë¶ˆê°€ëŠ¥) | Two-FIFO (burst_master_3) |
|------|---------------------|---------------------------|
| **Burst ëª¨ìœ¼ê¸°** | âœ— Pipeline ë©ˆì¶¤ | âœ“ Output FIFOì— ëª¨ìŒ |
| **Pipeline ì—°ì† ë™ì‘** | âœ— Write ëŒ€ê¸° ì‹œ ë©ˆì¶¤ | âœ“ ê³„ì† ì§„í–‰ |
| **Read/Write ë¶„ë¦¬** | âœ— Writeì— ì¢…ì† | âœ“ ì™„ì „ ë…ë¦½ |
| **ì²˜ë¦¬ëŸ‰** | ë‚®ìŒ | **ë†’ìŒ** |

### ì‹¤ì œ ë™ì‘ ì‹œë‚˜ë¦¬ì˜¤

**1MB ë°ì´í„° ì²˜ë¦¬ (Coeff=3)**:

```
ì‹œê°„ 0-50 cycles:
  Read:     Burst #1 ìš”ì²­
  Input FIFO: ë¹„ì–´ìˆìŒ
  Pipeline:  ëŒ€ê¸°
  Output FIFO: ë¹„ì–´ìˆìŒ
  Write:     ëŒ€ê¸° (256ê°œ í•„ìš”)

ì‹œê°„ 50-100 cycles:
  Read:     Burst #2 ìš”ì²­
  Input FIFO: Burst #1 ë°ì´í„° ë„ì°© ì¤‘ (256ê°œ ì±„ì›Œì§€ëŠ” ì¤‘)
  Pipeline:  Inputì—ì„œ 1ê°œì”© ì½ì–´ì„œ *3 â†’ Outputì— ì“°ê¸° ì‹œì‘
  Output FIFO: ë°ì´í„° ëª¨ì´ëŠ” ì¤‘ (1...2...3...)
  Write:     ëŒ€ê¸°

ì‹œê°„ 256 cycles:
  Read:     ê³„ì† Burst ìš”ì²­
  Input FIFO: ~256ê°œ ìœ ì§€ (Readê°€ ì±„ìš°ê³  Pipelineì´ ì†Œë¹„)
  Pipeline:  ê³„ì† ì²˜ë¦¬ (1 cycleë‹¹ 1ê°œ)
  Output FIFO: 256ê°œ ë„ë‹¬!
  Write:     Burst #1 ì‹œì‘

ì‹œê°„ 300~:
  Read:     ê³„ì† (Input FIFOì— ê³µê°„ ìˆìœ¼ë©´)
  Pipeline:  ê³„ì† (ì–‘ìª½ FIFO ì¡°ê±´ ë§Œì¡±í•˜ë©´)
  Write:    ê³„ì† (Output FIFO 256ê°œì”© ëª¨ì´ë©´)
  
  â˜… 3ê°œ ëª¨ë‘ ë…ë¦½ì ìœ¼ë¡œ ì§„í–‰! â˜…
```

### ì‚¬ìš© ì˜ˆ (Software)

Nios II ë˜ëŠ” ê¸°íƒ€ í”„ë¡œì„¸ì„œì—ì„œ CSR ë ˆì§€ìŠ¤í„°ë¥¼ í†µí•´ DMAë¥¼ ì œì–´í•˜ëŠ” ìƒì„¸í•œ ë°©ë²•ê³¼ ì˜ˆì œ ì½”ë“œëŠ” [nios.md](./nios.md)ë¥¼ ì°¸ê³ í•˜ì„¸ìš”.

### ìš”ì•½

**burst_master_3ì˜ í•µì‹¬**:

1. **Two-FIFOëŠ” í•„ìˆ˜!**
   - Output FIFO ì—†ìœ¼ë©´ Burst ëª¨ìœ¼ê¸° ë¶ˆê°€ëŠ¥
   - Pipeline Stall ì „íŒŒë¡œ ì „ì²´ ì„±ëŠ¥ ì €í•˜
   - Read/Write ë…ë¦½ì„± ìƒì‹¤

2. **Pipelineì€ ê°„ë‹¨**
   - 1-cycle Multiplier
   - Input/Output FIFO ìƒíƒœë§Œ ì²´í¬
   - ìì—°ìŠ¤ëŸ¬ìš´ Back Pressure

3. **ë³‘ë ¬ ë™ì‘**
   - Read/Pipeline/Write ëª¨ë‘ ë…ë¦½ì 
   - FIFOê°€ ì¤‘ì¬ ì—­í• 
   - ìµœëŒ€ ì²˜ë¦¬ëŸ‰ ë‹¬ì„±

**í•µì‹¬ ë©”ì‹œì§€**: "Back Pressureë§Œìœ¼ë¡œëŠ” ë¶ˆì¶©ë¶„! FIFOëŠ” ë‹¨ìˆœ ë²„í¼ê°€ ì•„ë‹ˆë¼ **ë…ë¦½ì  ë„ë©”ì¸ ê°„ ì—°ê²°ê³ ë¦¬**ì…ë‹ˆë‹¤."

---

## ì‹¤ì „ í™œìš©: í•˜ë“œì›¨ì–´ ì‹œìŠ¤í…œ í†µí•©

í•˜ë“œì›¨ì–´ ì„¤ê³„ê°€ ì™„ë£Œë˜ë©´, ì´ë¥¼ í”„ë¡œì„¸ì„œ(Nios II)ì™€ ì—°ê²°í•˜ì—¬ ì†Œí”„íŠ¸ì›¨ì–´ë¡œ ì œì–´í•´ì•¼ í•©ë‹ˆë‹¤.

---

## ê²°ë¡ 

`burst_master` ì‹œë¦¬ì¦ˆë¥¼ í†µí•´ ìš°ë¦¬ëŠ” DMAì˜ ì›ë¦¬, FIFO ê¸°ë°˜ì˜ ë³‘ë ¬ ì²˜ë¦¬, ê·¸ë¦¬ê³  ë°ì´í„° ì²˜ë¦¬ íŒŒì´í”„ë¼ì¸ êµ¬ì¡°ë¥¼ ë°°ì› ìŠµë‹ˆë‹¤. ì´ëŸ¬í•œ ì„¤ê³„ íŒ¨í„´ì€ ê³ ì„±ëŠ¥ ë²„ìŠ¤ ì‹œìŠ¤í…œì˜ í•µì‹¬ì…ë‹ˆë‹¤.

Nios II ë° HPS DDR ì—°ë™ê³¼ ê°™ì€ í•˜ë“œì›¨ì–´ ì‹œìŠ¤í…œ í†µí•©ì— ê´€í•œ ë‚´ìš©ì€ ë³„ë„ì˜ ê°€ì´ë“œì—ì„œ ë‹¤ë£¹ë‹ˆë‹¤.

- [Nios II ë° HPS DDR í†µí•© ê°€ì´ë“œ (nios.md)](./nios.md)

---

## ê¸°ëŠ¥ í™•ì¥: Programmable Burst Length

### ë°°ê²½ ë° í•„ìš”ì„±

ê¸°ì¡´ì˜ `burst_master`ëŠ” `BURST_COUNT`ê°€ íŒŒë¼ë¯¸í„°ë¡œ ê³ ì •(ì˜ˆ: 256)ë˜ì–´ ìˆì—ˆìŠµë‹ˆë‹¤. ì´ëŠ” **ëª¨ë“  ì—°ê²°ëœ ë©”ëª¨ë¦¬ê°€ ë™ì¼í•œ Burst ì„±ëŠ¥ì„ ê°€ì§ˆ ë•Œ** ìœ ìš©í•©ë‹ˆë‹¤(ì˜ˆ: DDR3 â†” DDR3).

ê·¸ëŸ¬ë‚˜ **ì„œë¡œ ë‹¤ë¥¸ íŠ¹ì„±ì˜ ë©”ëª¨ë¦¬**ë¥¼ ì—°ê²°í•´ì•¼ í•  ë•ŒëŠ” ë¬¸ì œê°€ ë°œìƒí•©ë‹ˆë‹¤:
- **DDR3 SDRAM**: ê³ ì† Burst ì§€ì› (256 ê°€ëŠ¥)
- **SPI Flash / QSPI**: Burst ë¯¸ì§€ì› ë˜ëŠ” ì œí•œì  (Single Access ê¶Œì¥)
- **On-Chip Memory**: ì„¤ì •ì— ë”°ë¼ ë‹¤ë¦„

ì´ëŸ¬í•œ **ì´ê¸°ì¢… ë©”ëª¨ë¦¬ ê°„ì˜ ì „ì†¡**ì„ ì§€ì›í•˜ê¸° ìœ„í•´, ëŸ°íƒ€ì„ì— Burst ê¸¸ì´ë¥¼ ì„¤ì •í•  ìˆ˜ ìˆëŠ” ê¸°ëŠ¥ì„ ì¶”ê°€í–ˆìŠµë‹ˆë‹¤.

### ë³€ê²½ëœ ë ˆì§€ìŠ¤í„° ë§µ (Address Map)

| ì£¼ì†Œ (Offset) | ì´ë¦„ | R/W | ì„¤ëª… |
|---|---|---|---|
| `0x0` | Control | W | Bit 0: Start (Self-clearing) |
| `0x1` | Status | R/W1C | Bit 0: Done (Write 1 to Clear) |
| `0x2` | Src Addr | R/W | Source ì‹œì‘ ì£¼ì†Œ |
| `0x3` | Dst Addr | R/W | Destination ì‹œì‘ ì£¼ì†Œ |
| `0x4` | Length | R/W | ì „ì†¡í•  ì´ ë°”ì´íŠ¸ ìˆ˜ (ìë™ Padding ì ìš©ë¨) |
| **`0x5`** | **Read Burst** | **R/W** | **Read Masterì˜ Burst Count ì„¤ì • (ê¸°ë³¸ê°’: 256)** |
| **`0x6`** | **Write Burst** | **R/W** | **Write Masterì˜ Burst Count ì„¤ì • (ê¸°ë³¸ê°’: 256)** |

### ì‚¬ìš© ì‹œë‚˜ë¦¬ì˜¤ ë° ì˜ˆì‹œ ì½”ë“œ

#### 1. DDR3 â†” DDR3 ê³ ì† ë³µì‚¬
ì–‘ìª½ ëª¨ë‘ ê³ ì† Burstë¥¼ ì§€ì›í•˜ë¯€ë¡œ ìµœëŒ€ í¬ê¸°(256)ë¡œ ì„¤ì •í•©ë‹ˆë‹¤.

```c
// Nios II C Code
IOWR(DMA_BASE, 5, 256); // Read Burst = 256
IOWR(DMA_BASE, 6, 256); // Write Burst = 256
IOWR(DMA_BASE, 2, DDR_SRC);
IOWR(DMA_BASE, 3, DDR_DST);
IOWR(DMA_BASE, 4, SIZE);
IOWR(DMA_BASE, 0, 1);   // Start
```

#### 2. DDR3 â†’ SPI Flash (ì“°ê¸°)
DDR3ì—ì„œëŠ” ë¹ ë¥´ê²Œ ì½ì–´ì˜¤ê³ (Burst 256), SPI Flashì—ëŠ” ì²œì²œíˆ ì”ë‹ˆë‹¤(Single 1).

```c
// Nios II C Code
IOWR(DMA_BASE, 5, 256); // Read Burst (DDR) = 256
IOWR(DMA_BASE, 6, 1);   // Write Burst (SPI) = 1 (Single Write)
IOWR(DMA_BASE, 2, DDR_SRC);
IOWR(DMA_BASE, 3, SPI_DST);
IOWR(DMA_BASE, 4, SIZE);
IOWR(DMA_BASE, 0, 1);   // Start
```

#### 3. SPI Flash â†’ DDR3 (ì½ê¸°)
SPI Flashì—ì„œ ì²œì²œíˆ ì½ì–´ì˜¤ê³ (Single 1), DDR3ì—ëŠ” ëª¨ì•„ì„œ í•œ ë²ˆì— ì”ë‹ˆë‹¤(Burst 256).

```c
// Nios II C Code
IOWR(DMA_BASE, 5, 1);   // Read Burst (SPI) = 1 (Single Read)
IOWR(DMA_BASE, 6, 256); // Write Burst (DDR) = 256
IOWR(DMA_BASE, 2, SPI_SRC);
IOWR(DMA_BASE, 3, DDR_DST);
IOWR(DMA_BASE, 4, SIZE);
IOWR(DMA_BASE, 0, 1);   // Start
```

### ì£¼ì˜ì‚¬í•­ (Padding Logic)

`Length (0x4)` ë ˆì§€ìŠ¤í„°ì— ê°’ì„ ì“¸ ë•Œ, **`Read Burst Count (0x5)` ì„¤ì •ê°’**ì„ ê¸°ì¤€ìœ¼ë¡œ ìë™ Paddingì´ ìˆ˜í–‰ë©ë‹ˆë‹¤.
ë”°ë¼ì„œ, **ë°˜ë“œì‹œ Burst Countë¥¼ ë¨¼ì € ì„¤ì •í•œ í›„ Lengthë¥¼ ì„¤ì •**í•´ì•¼ ì •í™•í•œ ì „ì†¡ ê¸¸ì´ê°€ ê³„ì‚°ë©ë‹ˆë‹¤.

```verilog
// Hardware Logic
ctrl_len <= (avs_writedata + ((ctrl_rd_burst*4)-1)) & ~((ctrl_rd_burst*4)-1);
```

---

## burst_master_4: Multi-Cycle Pipeline (Handshake)

### ê°œìš”

`burst_master_4`ëŠ” **Valid-Ready Handshake** í”„ë¡œí† ì½œì„ ì‚¬ìš©í•˜ì—¬ **Multi-Cycle Latency**ê°€ ìˆëŠ” ì—°ì‚° íŒŒì´í”„ë¼ì¸(ì˜ˆ: ë‚˜ëˆ—ì…ˆ, ë¶€ë™ì†Œìˆ˜ì  ì—°ì‚°)ì„ ì•ˆì „í•˜ê²Œ ì²˜ë¦¬í•˜ëŠ” ë°©ë²•ì„ ë³´ì—¬ì¤ë‹ˆë‹¤.

ê¸°ì¡´ì˜ `burst_master_3`ê°€ ë‹¨ìˆœ ë²„í¼ë§ì— ì˜ì¡´í–ˆë‹¤ë©´, `burst_master_4`ëŠ” ê° ë‹¨ê³„ê°€ **Ready ì‹ í˜¸**ë¥¼ í†µí•´ Back Pressureë¥¼ ì „íŒŒí•˜ì—¬, íŒŒì´í”„ë¼ì¸ ì¤‘ê°„ì´ ë§‰íˆë©´ ì¦‰ì‹œ ë°ì´í„° ìœ ì…ì„ ì¤‘ë‹¨í•©ë‹ˆë‹¤.

### í•µì‹¬ ê°œë…: Valid-Ready Handshake

ë°ì´í„°ì˜ ìœ íš¨ì„±(`Valid`)ê³¼ ìˆ˜ì‹  ê°€ëŠ¥ ì—¬ë¶€(`Ready`)ë¥¼ ì„œë¡œ í™•ì¸í•˜ë©° ì „ì†¡í•˜ëŠ” ë°©ì‹ì…ë‹ˆë‹¤.

**ê³µì‹:**
```verilog
ready[i] = !valid[i] || ready[i+1];
```
- **í•´ì„**: "ë‚´ê°€ í˜„ì¬ ë¹„ì–´ìˆê±°ë‚˜(`!valid`), ë‹¤ìŒ ë‹¨ê³„ê°€ ë‚´ ë°ì´í„°ë¥¼ ê°€ì ¸ê°ˆ ì¤€ë¹„ê°€ ë˜ë©´(`ready[i+1]`), ë‚˜ëŠ” ìƒˆë¡œìš´ ë°ì´í„°ë¥¼ ë°›ì„ ìˆ˜ ìˆë‹¤(`ready[i]`)."

### ì•„í‚¤í…ì²˜ ë° ë™ì‘

```
[Input FIFO] -> [Stage 0] -> [Stage 1] -> [Stage 2] -> [Stage 3] -> [Output FIFO]
                 (Valid)      (Valid)      (Valid)      (Valid)
                 (Ready)      (Ready)      (Ready)      (Ready)
```

1. **Back Pressure ì „íŒŒ**:
   - `Output FIFO`ê°€ ê½‰ ì°¨ì„œ `ready[3]`ì´ Lowê°€ ë˜ë©´
   - `Stage 3`ì´ ë°ì´í„°ë¥¼ ëª» ë³´ë‚´ë¯€ë¡œ `ready[2]`ê°€ Lowê°€ ë¨
   - ... ì—°ì‡„ì ìœ¼ë¡œ `ready[0]`ê¹Œì§€ Lowê°€ ë¨
   - ê²°êµ­ `Input FIFO` ì½ê¸°ê°€ ì¤‘ë‹¨ë¨

2. **Bubble ì—†ì´ ë™ì‘**:
   - `ready` ì‹ í˜¸ê°€ Highì´ë©´ ë§¤ í´ëŸ­ë§ˆë‹¤ ë°ì´í„°ê°€ ì´ë™í•©ë‹ˆë‹¤.
   - íŒŒì´í”„ë¼ì¸ì´ ê½‰ ì°¨ ìˆì–´ë„ íë¦„ì´ ì›í™œí•˜ë©´ ì„±ëŠ¥ ì €í•˜ê°€ ì—†ìŠµë‹ˆë‹¤.

### íŒŒì´í”„ë¼ì¸ êµ¬í˜„ ì˜ˆì‹œ (ê³±ì…ˆ + ë‚˜ëˆ—ì…ˆ ê·¼ì‚¬)

ì•„ë˜ ì½”ë“œëŠ” 2ê°œ ìŠ¤í…Œì´ì§€ì— ê±¸ì³ ê³±ì…ˆê³¼ ë‚˜ëˆ—ì…ˆ(ê·¼ì‚¬)ì„ ìˆ˜í–‰í•˜ëŠ” êµ¬í˜„ ì˜ˆì‹œì…ë‹ˆë‹¤. `PIPE_LATENCY`ê°€ 4ì´ë¯€ë¡œ ë‚˜ë¨¸ì§€ ìŠ¤í…Œì´ì§€ëŠ” ë°ì´í„°ë¥¼ ë‹¨ìˆœíˆ ì „ë‹¬(Bypass)í•©ë‹ˆë‹¤.

```verilog
// Pipeline Register Update
for (i = 0; i < PIPE_LATENCY; i = i + 1) begin
    if (pipeline_ready[i+1]) begin
        pipeline_valid[i+1] <= pipeline_valid[i];
        
        if (pipeline_valid[i]) begin
            // Stage 0 -> 1: Multiplication (* Coeff)
            if (i == 0) 
                pipeline_data[i+1] <= pipeline_data[i] * ctrl_coeff; 
            
            // Stage 1 -> 2: Division Approximation (/ 400)
            else if (i == 1) 
                pipeline_data[i+1] <= (pipeline_data[i] * 64'd5243) >> 21;
            
            // Others: Bypass (Shift only)
            else 
                pipeline_data[i+1] <= pipeline_data[i];
        end
    end
end
```

### ì¥ì 

1. **ê°•ë ¥í•œ Flow Control**: Latencyê°€ ì•„ë¬´ë¦¬ ê¸¸ì–´ë„(100 Cycleì´ë¼ë„) FIFO Overflowê°€ ì ˆëŒ€ ë°œìƒí•˜ì§€ ì•ŠìŠµë‹ˆë‹¤.
2. **ëª¨ë“ˆí™”**: ê° Stageê°€ ë…ë¦½ì ìœ¼ë¡œ ë™ì‘í•˜ë¯€ë¡œ íŒŒì´í”„ë¼ì¸ ë‹¨ê³„ë¥¼ ì‰½ê²Œ ëŠ˜ë¦¬ê±°ë‚˜ ì¤„ì¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤.
3. **ë³µì¡í•œ ì¹´ìš´í„° ë¶ˆí•„ìš”**: "ëª‡ ê°œê°€ ì²˜ë¦¬ ì¤‘ì¸ì§€" ì„¸ëŠ” ë³µì¡í•œ ë¡œì§ ì—†ì´, ì¸ì ‘í•œ Stageë¼ë¦¬ì˜ Handshakeë§Œìœ¼ë¡œ ì „ì²´ íë¦„ì´ ì œì–´ë©ë‹ˆë‹¤.

---

## ì¶”ê°€ í•™ìŠµ ìë£Œ

- `burst_master_4.v`: ì„¤ëª…ëœ Valid-Ready Handshake ë¡œì§ì´ êµ¬í˜„ëœ RTL ì½”ë“œì…ë‹ˆë‹¤.
  - `gen_ready` ë¸”ë¡ê³¼ `pipeline_valid/data` ì—…ë°ì´íŠ¸ ë¡œì§ì„ ì¤‘ì ì ìœ¼ë¡œ í™•ì¸í•˜ì„¸ìš”.

---

## ì‹¤ì „ ê°œë°œ íŒ: ì‹œë®¬ë ˆì´ì…˜ ë° ë””ë²„ê¹…

### ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ ë°˜ì˜ì´ ì•ˆ ë  ë•Œ (Build Cache ë¬¸ì œ)

WSL(Windows Subsystem for Linux) í™˜ê²½ì—ì„œ ê°œë°œí•  ë•Œ, ìœˆë„ìš° ì—ë””í„°ë¡œ ì½”ë“œë¥¼ ìˆ˜ì •í•´ë„ ì‹œë®¬ë ˆì´í„°ê°€ ì´ì „ ë¹Œë“œ ê²°ê³¼ë¥¼ ê³„ì† ì‚¬ìš©í•˜ëŠ” ê²½ìš°ê°€ ìˆìŠµë‹ˆë‹¤. ì´ëŠ” íŒŒì¼ ì‹œìŠ¤í…œ ê°„ì˜ íƒ€ì„ìŠ¤íƒ¬í”„ ë™ê¸°í™” ì§€ì—° ë•Œë¬¸ì— ë°œìƒí•©ë‹ˆë‹¤.

*   **ì¦ìƒ**: ì½”ë“œë¥¼ ë¶„ëª…íˆ ê³ ì³¤ëŠ”ë° ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ê°’ì´ ì´ì „ê³¼ ë™ì¼í•¨.
*   **í•´ê²°ì±…**: ë¹Œë“œ í´ë”ë¥¼ ì™„ì „íˆ ì‚­ì œí•˜ê³  ë‹¤ì‹œ ì‹¤í–‰í•©ë‹ˆë‹¤.
    ```bash
    rm -rf sim_build/burst_master_4  # íŠ¹ì • ëª¨ë“ˆë§Œ ì‚­ì œ
    rm -rf sim_build                 # ì „ì²´ ì‚­ì œ
    ```

### ì—°ì‚° íŒŒì´í”„ë¼ì¸ì˜ í•˜ë“œì›¨ì–´-ì†Œí”„íŠ¸ì›¨ì–´ ì¼ì¹˜ (Golden Model)

`burst_master_4`ì²˜ëŸ¼ í•˜ë“œì›¨ì–´ ë‚´ë¶€ì—ì„œ ë°ì´í„°ê°€ ê°€ê³µë˜ëŠ” ê²½ìš°, í…ŒìŠ¤íŠ¸ë²¤ì¹˜(Python/C++)ë„ **í•˜ë“œì›¨ì–´ì™€ ë™ì¼í•œ ì •ë°€ë„ì™€ ë¡œì§**ìœ¼ë¡œ ì˜ˆìƒ ê²°ê³¼ê°’ì„ ê³„ì‚°í•´ì•¼ í•©ë‹ˆë‹¤.

*   **ì‚¬ë¡€**: ë‚˜ëˆ—ì…ˆ(/400)ì„ ìœ„í•´ `(x * 5243) >> 21` ê·¼ì‚¬ì‹ì„ ì‚¬ìš©í–ˆë‹¤ë©´, í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì—ì„œë„ ë‹¨ìˆœíˆ `/ 400.0`ì„ í•˜ëŠ” ê²ƒì´ ì•„ë‹ˆë¼ ë™ì¼í•œ ë¹„íŠ¸ ì—°ì‚°ì„ ìˆ˜í–‰í•˜ì—¬ ì˜ˆìƒê°’ì„ ìƒì„±í•´ì•¼ `AssertionError`ë¥¼ í”¼í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.
*   **íŒ**: í•˜ë“œì›¨ì–´ êµ¬í˜„ì´ Mealy/Moore ë°©ì‹ì¸ì§€, Pipeline Latencyê°€ ëª‡ ì‚¬ì´í´ì¸ì§€ì— ë”°ë¼ ë°ì´í„°ê°€ ë‚˜íƒ€ë‚˜ëŠ” íƒ€ì´ë°ì´ ë‹¬ë¼ì§€ë¯€ë¡œ, ì‹œë®¬ë ˆì´ì…˜ ë¡œê·¸ë¥¼ í†µí•´ ìœ íš¨ ì‹œì (`valid`)ì„ ì •í™•íˆ ì¶”ì í•˜ëŠ” ê²ƒì´ ì¤‘ìš”í•©ë‹ˆë‹¤.


