\hypertarget{group___g_p_i_o___peripheral___access___layer}{}\doxysection{GPIO Peripheral Access Layer}
\label{group___g_p_i_o___peripheral___access___layer}\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
Collaboration diagram for GPIO Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___g_p_i_o___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___g_p_i_o___register___masks}{GPIO Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em GPIO -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaab5fea80a9feb6f057d97a5026436d09}{GPIO\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(5u)
\begin{DoxyCompactList}\small\item\em Number of instances of the GPIO module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga6e3037b53880ddd4072d88ed493e6581}{PTA\+\_\+\+BASE}}~(0x400\+FF000u)
\begin{DoxyCompactList}\small\item\em Peripheral PTA base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga953adcb40e14085a9ffd1aa0ae40084b}{PTA}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga6e3037b53880ddd4072d88ed493e6581}{PTA\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PTA base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{PTB\+\_\+\+BASE}}~(0x400\+FF040u)
\begin{DoxyCompactList}\small\item\em Peripheral PTB base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gab245b794143f5d4aea6d1a5336b8b33e}{PTB}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{PTB\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PTB base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gafee763d072e472e36b335f8944b5de96}{PTC\+\_\+\+BASE}}~(0x400\+FF080u)
\begin{DoxyCompactList}\small\item\em Peripheral PTC base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{PTC}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gafee763d072e472e36b335f8944b5de96}{PTC\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PTC base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaa002f1a0c5f963f8d162916b91e21bf0}{PTD\+\_\+\+BASE}}~(0x400\+FF0\+C0u)
\begin{DoxyCompactList}\small\item\em Peripheral PTD base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gacee2910b398755be94f612b243052efe}{PTD}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaa002f1a0c5f963f8d162916b91e21bf0}{PTD\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PTD base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaac65442c7407ccb219eea68a45c2bdc6}{PTE\+\_\+\+BASE}}~(0x400\+FF100u)
\begin{DoxyCompactList}\small\item\em Peripheral PTE base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga074482d761e5bcd022a14aa7b8c294d7}{PTE}}~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaac65442c7407ccb219eea68a45c2bdc6}{PTE\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral PTE base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga7f97513de5235b3600dc07bf327fe315}{GPIO\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga6e3037b53880ddd4072d88ed493e6581}{PTA\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{PTB\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gafee763d072e472e36b335f8944b5de96}{PTC\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaa002f1a0c5f963f8d162916b91e21bf0}{PTD\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaac65442c7407ccb219eea68a45c2bdc6}{PTE\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of GPIO peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gad0f7206167a584b1e75a81a5c30fa1c2}{GPIO\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga953adcb40e14085a9ffd1aa0ae40084b}{PTA}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gab245b794143f5d4aea6d1a5336b8b33e}{PTB}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{PTC}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gacee2910b398755be94f612b243052efe}{PTD}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga074482d761e5bcd022a14aa7b8c294d7}{PTE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of GPIO peripheral base pointers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga9275f70cfdeadb6b6c69be29a471cb0b}{GPIO\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_ga7f97513de5235b3600dc07bf327fe315}\label{group___g_p_i_o___peripheral___access___layer_ga7f97513de5235b3600dc07bf327fe315}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!GPIO\_BASE\_ADDRS@{GPIO\_BASE\_ADDRS}}
\index{GPIO\_BASE\_ADDRS@{GPIO\_BASE\_ADDRS}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPIO\_BASE\_ADDRS}{GPIO\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga6e3037b53880ddd4072d88ed493e6581}{PTA\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{PTB\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gafee763d072e472e36b335f8944b5de96}{PTC\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaa002f1a0c5f963f8d162916b91e21bf0}{PTD\+\_\+\+BASE}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaac65442c7407ccb219eea68a45c2bdc6}{PTE\+\_\+\+BASE}} \}}



Array initializer of GPIO peripheral base addresses. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_gad0f7206167a584b1e75a81a5c30fa1c2}\label{group___g_p_i_o___peripheral___access___layer_gad0f7206167a584b1e75a81a5c30fa1c2}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!GPIO\_BASE\_PTRS@{GPIO\_BASE\_PTRS}}
\index{GPIO\_BASE\_PTRS@{GPIO\_BASE\_PTRS}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPIO\_BASE\_PTRS}{GPIO\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga953adcb40e14085a9ffd1aa0ae40084b}{PTA}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gab245b794143f5d4aea6d1a5336b8b33e}{PTB}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}{PTC}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gacee2910b398755be94f612b243052efe}{PTD}}, \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga074482d761e5bcd022a14aa7b8c294d7}{PTE}} \}}



Array initializer of GPIO peripheral base pointers. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_gaab5fea80a9feb6f057d97a5026436d09}\label{group___g_p_i_o___peripheral___access___layer_gaab5fea80a9feb6f057d97a5026436d09}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!GPIO\_INSTANCE\_COUNT@{GPIO\_INSTANCE\_COUNT}}
\index{GPIO\_INSTANCE\_COUNT@{GPIO\_INSTANCE\_COUNT}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPIO\_INSTANCE\_COUNT}{GPIO\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define GPIO\+\_\+\+INSTANCE\+\_\+\+COUNT~(5u)}



Number of instances of the GPIO module. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_ga953adcb40e14085a9ffd1aa0ae40084b}\label{group___g_p_i_o___peripheral___access___layer_ga953adcb40e14085a9ffd1aa0ae40084b}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTA@{PTA}}
\index{PTA@{PTA}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTA}{PTA}}
{\footnotesize\ttfamily \#define PTA~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga6e3037b53880ddd4072d88ed493e6581}{PTA\+\_\+\+BASE}})}



Peripheral PTA base pointer. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_ga6e3037b53880ddd4072d88ed493e6581}\label{group___g_p_i_o___peripheral___access___layer_ga6e3037b53880ddd4072d88ed493e6581}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTA\_BASE@{PTA\_BASE}}
\index{PTA\_BASE@{PTA\_BASE}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTA\_BASE}{PTA\_BASE}}
{\footnotesize\ttfamily \#define PTA\+\_\+\+BASE~(0x400\+FF000u)}



Peripheral PTA base address. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_gab245b794143f5d4aea6d1a5336b8b33e}\label{group___g_p_i_o___peripheral___access___layer_gab245b794143f5d4aea6d1a5336b8b33e}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTB@{PTB}}
\index{PTB@{PTB}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTB}{PTB}}
{\footnotesize\ttfamily \#define PTB~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga8cd67de0ed62c0fe8395cc6e40af2451}{PTB\+\_\+\+BASE}})}



Peripheral PTB base pointer. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_ga8cd67de0ed62c0fe8395cc6e40af2451}\label{group___g_p_i_o___peripheral___access___layer_ga8cd67de0ed62c0fe8395cc6e40af2451}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTB\_BASE@{PTB\_BASE}}
\index{PTB\_BASE@{PTB\_BASE}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTB\_BASE}{PTB\_BASE}}
{\footnotesize\ttfamily \#define PTB\+\_\+\+BASE~(0x400\+FF040u)}



Peripheral PTB base address. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}\label{group___g_p_i_o___peripheral___access___layer_ga7deefa3e1c7e45e4ccb31a8117bc181f}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTC@{PTC}}
\index{PTC@{PTC}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTC}{PTC}}
{\footnotesize\ttfamily \#define PTC~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gafee763d072e472e36b335f8944b5de96}{PTC\+\_\+\+BASE}})}



Peripheral PTC base pointer. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_gafee763d072e472e36b335f8944b5de96}\label{group___g_p_i_o___peripheral___access___layer_gafee763d072e472e36b335f8944b5de96}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTC\_BASE@{PTC\_BASE}}
\index{PTC\_BASE@{PTC\_BASE}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTC\_BASE}{PTC\_BASE}}
{\footnotesize\ttfamily \#define PTC\+\_\+\+BASE~(0x400\+FF080u)}



Peripheral PTC base address. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_gacee2910b398755be94f612b243052efe}\label{group___g_p_i_o___peripheral___access___layer_gacee2910b398755be94f612b243052efe}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTD@{PTD}}
\index{PTD@{PTD}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTD}{PTD}}
{\footnotesize\ttfamily \#define PTD~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaa002f1a0c5f963f8d162916b91e21bf0}{PTD\+\_\+\+BASE}})}



Peripheral PTD base pointer. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_gaa002f1a0c5f963f8d162916b91e21bf0}\label{group___g_p_i_o___peripheral___access___layer_gaa002f1a0c5f963f8d162916b91e21bf0}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTD\_BASE@{PTD\_BASE}}
\index{PTD\_BASE@{PTD\_BASE}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTD\_BASE}{PTD\_BASE}}
{\footnotesize\ttfamily \#define PTD\+\_\+\+BASE~(0x400\+FF0\+C0u)}



Peripheral PTD base address. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_ga074482d761e5bcd022a14aa7b8c294d7}\label{group___g_p_i_o___peripheral___access___layer_ga074482d761e5bcd022a14aa7b8c294d7}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTE@{PTE}}
\index{PTE@{PTE}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTE}{PTE}}
{\footnotesize\ttfamily \#define PTE~((\mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_gaac65442c7407ccb219eea68a45c2bdc6}{PTE\+\_\+\+BASE}})}



Peripheral PTE base pointer. 

\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_gaac65442c7407ccb219eea68a45c2bdc6}\label{group___g_p_i_o___peripheral___access___layer_gaac65442c7407ccb219eea68a45c2bdc6}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!PTE\_BASE@{PTE\_BASE}}
\index{PTE\_BASE@{PTE\_BASE}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{PTE\_BASE}{PTE\_BASE}}
{\footnotesize\ttfamily \#define PTE\+\_\+\+BASE~(0x400\+FF100u)}



Peripheral PTE base address. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___g_p_i_o___peripheral___access___layer_ga9275f70cfdeadb6b6c69be29a471cb0b}\label{group___g_p_i_o___peripheral___access___layer_ga9275f70cfdeadb6b6c69be29a471cb0b}} 
\index{GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}!GPIO\_MemMapPtr@{GPIO\_MemMapPtr}}
\index{GPIO\_MemMapPtr@{GPIO\_MemMapPtr}!GPIO Peripheral Access Layer@{GPIO Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{GPIO\_MemMapPtr}{GPIO\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_g_p_i_o___type}{GPIO\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___g_p_i_o___peripheral___access___layer_ga9275f70cfdeadb6b6c69be29a471cb0b}{GPIO\+\_\+\+Mem\+Map\+Ptr}}}

