// Seed: 12489411
module module_0 (
    id_1
);
  output wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd76,
    parameter id_4 = 32'd78
) (
    id_1,
    id_2,
    _id_3,
    _id_4
);
  input wire _id_4;
  module_0 modCall_1 (id_2);
  inout wire _id_3;
  output wire id_2;
  input wire id_1;
  parameter id_5 = 1;
  wire [id_4 : id_3] id_6;
  reg id_7, id_8;
  always $signed(99);
  ;
  `define pp_9 0
  initial id_8 = -1 == {1'd0{""}} == -1;
  assign `pp_9 = 1;
endmodule
