# RISC-V Reference SoC Tapeout Program VSD

[![VSD](https://img.shields.io/badge/VSD-FF4136?style=for-the-badge)](https://www.vlsisystemdesign.com/)
[![RISC-V](https://img.shields.io/badge/RISC--V-FAB005?style=for-the-badge)](https://riscv.org/)
[![Open Source EDA Tools](https://img.shields.io/badge/Open%20Source%20EDA%20Tools-2ECC40?style=for-the-badge)](https://opensource.org/)
[![RTL to GDS Flow](https://img.shields.io/badge/RTL%20to%20GDS%20Flow-B10DC9?style=for-the-badge)](#)
[![SoC Tapeout](https://img.shields.io/badge/SoC%20Tapeout-0074D9?style=for-the-badge)](#)

This repository documents my journey through the **VSD RISC-V SoC Tapeout Program**.  
Here you'll find a weekly log of tasks completed and lessons learned.

## Contents

| Week   | Task                              | Description                        | Status |
|--------|-----------------------------------|------------------------------------|--------|
| [Week 0](Week0/) | [Task 1/2](Week0/README.md) | Tool installations and verifications | ✔️     |

## Acknowledgements

Special thanks to [VSD](https://www.vlsisystemdesign.com/) for organizing the RISC-V SoC Tapeout Program and providing valuable resources.  
Gratitude to the open-source EDA community for their tools and support.  