digraph "CFG for '_Z10stencil_1dPfS_i' function" {
	label="CFG for '_Z10stencil_1dPfS_i' function";

	Node0x45a1a90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = getelementptr inbounds i8, i8 addrspace(4)* %5, i64 12\l  %11 = bitcast i8 addrspace(4)* %10 to i32 addrspace(4)*\l  %12 = load i32, i32 addrspace(4)* %11, align 4, !tbaa !6\l  %13 = mul i32 %4, %9\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %15 = add i32 %13, %14\l  %16 = icmp slt i32 %15, %2\l  br i1 %16, label %17, label %86\l|{<s0>T|<s1>F}}"];
	Node0x45a1a90:s0 -> Node0x45a2dd0;
	Node0x45a1a90:s1 -> Node0x45a3780;
	Node0x45a2dd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%17:\l17:                                               \l  %18 = add nuw nsw i32 %14, 4\l  %19 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %18\l  %20 = icmp ult i32 %14, 4\l  %21 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %14\l  %22 = add nuw nsw i32 %14, 516\l  %23 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %22\l  %24 = udiv i32 %12, %9\l  %25 = mul i32 %24, %9\l  %26 = icmp ugt i32 %12, %25\l  %27 = zext i1 %26 to i32\l  %28 = add i32 %24, %27\l  %29 = mul i32 %28, %9\l  %30 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @coef, i64 0, i64 1), align 4, !tbaa !16\l  %31 = add nuw nsw i32 %14, 5\l  %32 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %31\l  %33 = add nuw nsw i32 %14, 3\l  %34 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %33\l  %35 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @coef, i64 0, i64 2), align 8, !tbaa !16\l  %36 = add nuw nsw i32 %14, 6\l  %37 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %36\l  %38 = add nuw nsw i32 %14, 2\l  %39 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %38\l  %40 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @coef, i64 0, i64 3), align 4, !tbaa !16\l  %41 = add nuw nsw i32 %14, 7\l  %42 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %41\l  %43 = add nuw nsw i32 %14, 1\l  %44 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %43\l  %45 = load float, float addrspace(4)* getelementptr inbounds ([5 x float],\l... [5 x float] addrspace(4)* @coef, i64 0, i64 4), align 16, !tbaa !16\l  %46 = add nuw nsw i32 %14, 8\l  %47 = getelementptr inbounds [520 x float], [520 x float] addrspace(3)*\l... @_ZZ10stencil_1dPfS_iE4smem, i32 0, i32 %46\l  br label %48\l}"];
	Node0x45a2dd0 -> Node0x45a57f0;
	Node0x45a57f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  %49 = phi i32 [ %15, %17 ], [ %84, %62 ]\l  %50 = sext i32 %49 to i64\l  %51 = getelementptr inbounds float, float addrspace(1)* %0, i64 %50\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !16\l  store float %52, float addrspace(3)* %19, align 4, !tbaa !16\l  br i1 %20, label %53, label %62\l|{<s0>T|<s1>F}}"];
	Node0x45a57f0:s0 -> Node0x45a5c60;
	Node0x45a57f0:s1 -> Node0x45a58e0;
	Node0x45a5c60 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%53:\l53:                                               \l  %54 = add nsw i32 %49, -4\l  %55 = sext i32 %54 to i64\l  %56 = getelementptr inbounds float, float addrspace(1)* %0, i64 %55\l  %57 = load float, float addrspace(1)* %56, align 4, !tbaa !16\l  store float %57, float addrspace(3)* %21, align 4, !tbaa !16\l  %58 = add nsw i32 %49, 512\l  %59 = sext i32 %58 to i64\l  %60 = getelementptr inbounds float, float addrspace(1)* %0, i64 %59\l  %61 = load float, float addrspace(1)* %60, align 4, !tbaa !16\l  store float %61, float addrspace(3)* %23, align 4, !tbaa !16\l  br label %62\l}"];
	Node0x45a5c60 -> Node0x45a58e0;
	Node0x45a58e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%62:\l62:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %63 = load float, float addrspace(3)* %32, align 4, !tbaa !16\l  %64 = load float, float addrspace(3)* %34, align 4, !tbaa !16\l  %65 = fsub contract float %63, %64\l  %66 = fmul contract float %30, %65\l  %67 = fadd contract float %66, 0.000000e+00\l  %68 = load float, float addrspace(3)* %37, align 4, !tbaa !16\l  %69 = load float, float addrspace(3)* %39, align 4, !tbaa !16\l  %70 = fsub contract float %68, %69\l  %71 = fmul contract float %35, %70\l  %72 = fadd contract float %67, %71\l  %73 = load float, float addrspace(3)* %42, align 4, !tbaa !16\l  %74 = load float, float addrspace(3)* %44, align 4, !tbaa !16\l  %75 = fsub contract float %73, %74\l  %76 = fmul contract float %40, %75\l  %77 = fadd contract float %72, %76\l  %78 = load float, float addrspace(3)* %47, align 4, !tbaa !16\l  %79 = load float, float addrspace(3)* %21, align 4, !tbaa !16\l  %80 = fsub contract float %78, %79\l  %81 = fmul contract float %45, %80\l  %82 = fadd contract float %77, %81\l  %83 = getelementptr inbounds float, float addrspace(1)* %1, i64 %50\l  store float %82, float addrspace(1)* %83, align 4, !tbaa !16\l  %84 = add i32 %29, %49\l  %85 = icmp slt i32 %84, %2\l  br i1 %85, label %48, label %86, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x45a58e0:s0 -> Node0x45a57f0;
	Node0x45a58e0:s1 -> Node0x45a3780;
	Node0x45a3780 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%86:\l86:                                               \l  ret void\l}"];
}
