 ==  Bambu executed with: bambu -O2 -finline-functions -fno-omit-frame-pointer -fschedule-insns -fno-split-ivs-in-unroller -fno-tree-sink -funroll-all-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_32 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    make_non_oriented
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 15
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 20480
    Internally allocated memory: 20480
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
    BRAM bitsize: 32
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 64
    ADDRESS bus bitsize: 15
    SIZE bus bitsize: 7
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 20480
    Internally allocated memory: 20480
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.32 seconds


  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 1.07 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.22 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 52
    Minimum slack: 0.79259999399999803
    Estimated max frequency (MHz): 237.67647444358528
  Time to perform scheduling: 0.12 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 50
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 227
    Minimum slack: 0.080899999000076162
    Estimated max frequency (MHz): 203.2892195313627
  Time to perform scheduling: 0.36 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 225
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 92
    Minimum slack: 0.79259999499999811
    Estimated max frequency (MHz): 237.67647450007539
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 90
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:111/214
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function kruskal:
    Bound operations:418/788
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:193/268
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 66
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 380
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 124
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:36)
  Time to perform register binding: 0.00 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 188
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 888
    Estimated area of MUX21: 232
    Total estimated area: 1120
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.02 seconds
  Time to perform module binding: 0.03 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:36)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 34
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function is_connected: 514

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 208 registers(LB:85)
  Time to perform register binding: 0.36 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 291 registers(LB:85)
  Time to perform register binding: 0.31 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 303 registers(LB:85)
  Time to perform register binding: 0.31 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 629
    Number of possible conflicts for possible false paths introduced by resource sharing: 22
    Estimated resources area (no Muxes and address logic): 10112
    Estimated area of MUX21: 881.83333333333326
    Total estimated area: 10993.833333333334
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.39 seconds
    Clique covering computation completed in 0.75 seconds
  Time to perform module binding: 1.18 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 303 registers(LB:85)
  Time to perform register binding: 0.30 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 186
  Time to perform interconnection binding: 0.03 seconds

  Total number of flip-flops in function kruskal: 3975

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 94 registers(LB:74)
  Time to perform register binding: 0.03 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 95 registers(LB:74)
  Time to perform register binding: 0.03 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 95 registers(LB:74)
  Time to perform register binding: 0.03 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 227
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1930
    Estimated area of MUX21: 574.79999999999995
    Total estimated area: 2504.8000000000002
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.04 seconds
    Clique covering computation completed in 0.09 seconds
  Time to perform module binding: 0.14 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 95 registers(LB:74)
  Time to perform register binding: 0.03 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 87
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 1817

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Scheduling Information of function main:
    Number of control steps: 15
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function main:
    Number of states: 16
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:26/40
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 16
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:15)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:15)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 28
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7352
    Estimated area of MUX21: 138
    Total estimated area: 7490
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:15)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 12
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 196
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_32/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 33002 cycles
  Number of executions     : 1
  Average execution        : 33002 cycles
