
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//elfedit_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401120 <.init>:
  401120:	stp	x29, x30, [sp, #-16]!
  401124:	mov	x29, sp
  401128:	bl	401490 <ferror@plt+0x60>
  40112c:	ldp	x29, x30, [sp], #16
  401130:	ret

Disassembly of section .plt:

0000000000401140 <memcpy@plt-0x20>:
  401140:	stp	x16, x30, [sp, #-16]!
  401144:	adrp	x16, 416000 <warn@@Base+0x13070>
  401148:	ldr	x17, [x16, #4088]
  40114c:	add	x16, x16, #0xff8
  401150:	br	x17
  401154:	nop
  401158:	nop
  40115c:	nop

0000000000401160 <memcpy@plt>:
  401160:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401164:	ldr	x17, [x16]
  401168:	add	x16, x16, #0x0
  40116c:	br	x17

0000000000401170 <memmove@plt>:
  401170:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401174:	ldr	x17, [x16, #8]
  401178:	add	x16, x16, #0x8
  40117c:	br	x17

0000000000401180 <strtoul@plt>:
  401180:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401184:	ldr	x17, [x16, #16]
  401188:	add	x16, x16, #0x10
  40118c:	br	x17

0000000000401190 <strlen@plt>:
  401190:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401194:	ldr	x17, [x16, #24]
  401198:	add	x16, x16, #0x18
  40119c:	br	x17

00000000004011a0 <exit@plt>:
  4011a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011a4:	ldr	x17, [x16, #32]
  4011a8:	add	x16, x16, #0x20
  4011ac:	br	x17

00000000004011b0 <sbrk@plt>:
  4011b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011b4:	ldr	x17, [x16, #40]
  4011b8:	add	x16, x16, #0x28
  4011bc:	br	x17

00000000004011c0 <ftell@plt>:
  4011c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011c4:	ldr	x17, [x16, #48]
  4011c8:	add	x16, x16, #0x30
  4011cc:	br	x17

00000000004011d0 <fputc@plt>:
  4011d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011d4:	ldr	x17, [x16, #56]
  4011d8:	add	x16, x16, #0x38
  4011dc:	br	x17

00000000004011e0 <snprintf@plt>:
  4011e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011e4:	ldr	x17, [x16, #64]
  4011e8:	add	x16, x16, #0x40
  4011ec:	br	x17

00000000004011f0 <fileno@plt>:
  4011f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4011f4:	ldr	x17, [x16, #72]
  4011f8:	add	x16, x16, #0x48
  4011fc:	br	x17

0000000000401200 <fclose@plt>:
  401200:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401204:	ldr	x17, [x16, #80]
  401208:	add	x16, x16, #0x50
  40120c:	br	x17

0000000000401210 <fopen@plt>:
  401210:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401214:	ldr	x17, [x16, #88]
  401218:	add	x16, x16, #0x58
  40121c:	br	x17

0000000000401220 <malloc@plt>:
  401220:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401224:	ldr	x17, [x16, #96]
  401228:	add	x16, x16, #0x60
  40122c:	br	x17

0000000000401230 <strncmp@plt>:
  401230:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401234:	ldr	x17, [x16, #104]
  401238:	add	x16, x16, #0x68
  40123c:	br	x17

0000000000401240 <bindtextdomain@plt>:
  401240:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401244:	ldr	x17, [x16, #112]
  401248:	add	x16, x16, #0x70
  40124c:	br	x17

0000000000401250 <__libc_start_main@plt>:
  401250:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401254:	ldr	x17, [x16, #120]
  401258:	add	x16, x16, #0x78
  40125c:	br	x17

0000000000401260 <calloc@plt>:
  401260:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401264:	ldr	x17, [x16, #128]
  401268:	add	x16, x16, #0x80
  40126c:	br	x17

0000000000401270 <strcasecmp@plt>:
  401270:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401274:	ldr	x17, [x16, #136]
  401278:	add	x16, x16, #0x88
  40127c:	br	x17

0000000000401280 <realloc@plt>:
  401280:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401284:	ldr	x17, [x16, #144]
  401288:	add	x16, x16, #0x90
  40128c:	br	x17

0000000000401290 <rewind@plt>:
  401290:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401294:	ldr	x17, [x16, #152]
  401298:	add	x16, x16, #0x98
  40129c:	br	x17

00000000004012a0 <getc@plt>:
  4012a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012a4:	ldr	x17, [x16, #160]
  4012a8:	add	x16, x16, #0xa0
  4012ac:	br	x17

00000000004012b0 <strdup@plt>:
  4012b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012b4:	ldr	x17, [x16, #168]
  4012b8:	add	x16, x16, #0xa8
  4012bc:	br	x17

00000000004012c0 <strerror@plt>:
  4012c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012c4:	ldr	x17, [x16, #176]
  4012c8:	add	x16, x16, #0xb0
  4012cc:	br	x17

00000000004012d0 <__gmon_start__@plt>:
  4012d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012d4:	ldr	x17, [x16, #184]
  4012d8:	add	x16, x16, #0xb8
  4012dc:	br	x17

00000000004012e0 <fseek@plt>:
  4012e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012e4:	ldr	x17, [x16, #192]
  4012e8:	add	x16, x16, #0xc0
  4012ec:	br	x17

00000000004012f0 <abort@plt>:
  4012f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4012f4:	ldr	x17, [x16, #200]
  4012f8:	add	x16, x16, #0xc8
  4012fc:	br	x17

0000000000401300 <fread_unlocked@plt>:
  401300:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401304:	ldr	x17, [x16, #208]
  401308:	add	x16, x16, #0xd0
  40130c:	br	x17

0000000000401310 <textdomain@plt>:
  401310:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401314:	ldr	x17, [x16, #216]
  401318:	add	x16, x16, #0xd8
  40131c:	br	x17

0000000000401320 <getopt_long@plt>:
  401320:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401324:	ldr	x17, [x16, #224]
  401328:	add	x16, x16, #0xe0
  40132c:	br	x17

0000000000401330 <strcmp@plt>:
  401330:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401334:	ldr	x17, [x16, #232]
  401338:	add	x16, x16, #0xe8
  40133c:	br	x17

0000000000401340 <mmap@plt>:
  401340:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401344:	ldr	x17, [x16, #240]
  401348:	add	x16, x16, #0xf0
  40134c:	br	x17

0000000000401350 <fread@plt>:
  401350:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401354:	ldr	x17, [x16, #248]
  401358:	add	x16, x16, #0xf8
  40135c:	br	x17

0000000000401360 <free@plt>:
  401360:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401364:	ldr	x17, [x16, #256]
  401368:	add	x16, x16, #0x100
  40136c:	br	x17

0000000000401370 <fwrite@plt>:
  401370:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401374:	ldr	x17, [x16, #264]
  401378:	add	x16, x16, #0x108
  40137c:	br	x17

0000000000401380 <munmap@plt>:
  401380:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401384:	ldr	x17, [x16, #272]
  401388:	add	x16, x16, #0x110
  40138c:	br	x17

0000000000401390 <fflush@plt>:
  401390:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401394:	ldr	x17, [x16, #280]
  401398:	add	x16, x16, #0x118
  40139c:	br	x17

00000000004013a0 <__fxstat@plt>:
  4013a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013a4:	ldr	x17, [x16, #288]
  4013a8:	add	x16, x16, #0x120
  4013ac:	br	x17

00000000004013b0 <dcgettext@plt>:
  4013b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013b4:	ldr	x17, [x16, #296]
  4013b8:	add	x16, x16, #0x128
  4013bc:	br	x17

00000000004013c0 <vfprintf@plt>:
  4013c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013c4:	ldr	x17, [x16, #304]
  4013c8:	add	x16, x16, #0x130
  4013cc:	br	x17

00000000004013d0 <printf@plt>:
  4013d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013d4:	ldr	x17, [x16, #312]
  4013d8:	add	x16, x16, #0x138
  4013dc:	br	x17

00000000004013e0 <__assert_fail@plt>:
  4013e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16, #320]
  4013e8:	add	x16, x16, #0x140
  4013ec:	br	x17

00000000004013f0 <__errno_location@plt>:
  4013f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #328]
  4013f8:	add	x16, x16, #0x148
  4013fc:	br	x17

0000000000401400 <__xstat@plt>:
  401400:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #336]
  401408:	add	x16, x16, #0x150
  40140c:	br	x17

0000000000401410 <fprintf@plt>:
  401410:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #344]
  401418:	add	x16, x16, #0x158
  40141c:	br	x17

0000000000401420 <setlocale@plt>:
  401420:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #352]
  401428:	add	x16, x16, #0x160
  40142c:	br	x17

0000000000401430 <ferror@plt>:
  401430:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #360]
  401438:	add	x16, x16, #0x168
  40143c:	br	x17

Disassembly of section .text:

0000000000401440 <error@@Base-0x1a8c>:
  401440:	mov	x29, #0x0                   	// #0
  401444:	mov	x30, #0x0                   	// #0
  401448:	mov	x5, x0
  40144c:	ldr	x1, [sp]
  401450:	add	x2, sp, #0x8
  401454:	mov	x6, sp
  401458:	movz	x0, #0x0, lsl #48
  40145c:	movk	x0, #0x0, lsl #32
  401460:	movk	x0, #0x40, lsl #16
  401464:	movk	x0, #0x154c
  401468:	movz	x3, #0x0, lsl #48
  40146c:	movk	x3, #0x0, lsl #32
  401470:	movk	x3, #0x40, lsl #16
  401474:	movk	x3, #0x48d8
  401478:	movz	x4, #0x0, lsl #48
  40147c:	movk	x4, #0x0, lsl #32
  401480:	movk	x4, #0x40, lsl #16
  401484:	movk	x4, #0x4958
  401488:	bl	401250 <__libc_start_main@plt>
  40148c:	bl	4012f0 <abort@plt>
  401490:	adrp	x0, 416000 <warn@@Base+0x13070>
  401494:	ldr	x0, [x0, #4064]
  401498:	cbz	x0, 4014a0 <ferror@plt+0x70>
  40149c:	b	4012d0 <__gmon_start__@plt>
  4014a0:	ret
  4014a4:	nop
  4014a8:	adrp	x0, 417000 <warn@@Base+0x14070>
  4014ac:	add	x0, x0, #0x310
  4014b0:	adrp	x1, 417000 <warn@@Base+0x14070>
  4014b4:	add	x1, x1, #0x310
  4014b8:	cmp	x1, x0
  4014bc:	b.eq	4014d4 <ferror@plt+0xa4>  // b.none
  4014c0:	adrp	x1, 404000 <warn@@Base+0x1070>
  4014c4:	ldr	x1, [x1, #2456]
  4014c8:	cbz	x1, 4014d4 <ferror@plt+0xa4>
  4014cc:	mov	x16, x1
  4014d0:	br	x16
  4014d4:	ret
  4014d8:	adrp	x0, 417000 <warn@@Base+0x14070>
  4014dc:	add	x0, x0, #0x310
  4014e0:	adrp	x1, 417000 <warn@@Base+0x14070>
  4014e4:	add	x1, x1, #0x310
  4014e8:	sub	x1, x1, x0
  4014ec:	lsr	x2, x1, #63
  4014f0:	add	x1, x2, x1, asr #3
  4014f4:	cmp	xzr, x1, asr #1
  4014f8:	asr	x1, x1, #1
  4014fc:	b.eq	401514 <ferror@plt+0xe4>  // b.none
  401500:	adrp	x2, 404000 <warn@@Base+0x1070>
  401504:	ldr	x2, [x2, #2464]
  401508:	cbz	x2, 401514 <ferror@plt+0xe4>
  40150c:	mov	x16, x2
  401510:	br	x16
  401514:	ret
  401518:	stp	x29, x30, [sp, #-32]!
  40151c:	mov	x29, sp
  401520:	str	x19, [sp, #16]
  401524:	adrp	x19, 417000 <warn@@Base+0x14070>
  401528:	ldrb	w0, [x19, #824]
  40152c:	cbnz	w0, 40153c <ferror@plt+0x10c>
  401530:	bl	4014a8 <ferror@plt+0x78>
  401534:	mov	w0, #0x1                   	// #1
  401538:	strb	w0, [x19, #824]
  40153c:	ldr	x19, [sp, #16]
  401540:	ldp	x29, x30, [sp], #32
  401544:	ret
  401548:	b	4014d8 <ferror@plt+0xa8>
  40154c:	sub	sp, sp, #0x70
  401550:	stp	x20, x19, [sp, #96]
  401554:	adrp	x19, 405000 <warn@@Base+0x2070>
  401558:	stp	x29, x30, [sp, #16]
  40155c:	add	x29, sp, #0x10
  401560:	add	x19, x19, #0x54a
  401564:	stur	w0, [x29, #-4]
  401568:	str	x1, [sp]
  40156c:	mov	w0, #0x5                   	// #5
  401570:	mov	x1, x19
  401574:	stp	x28, x27, [sp, #32]
  401578:	stp	x26, x25, [sp, #48]
  40157c:	stp	x24, x23, [sp, #64]
  401580:	stp	x22, x21, [sp, #80]
  401584:	bl	401420 <setlocale@plt>
  401588:	mov	w0, wzr
  40158c:	mov	x1, x19
  401590:	bl	401420 <setlocale@plt>
  401594:	adrp	x19, 404000 <warn@@Base+0x1070>
  401598:	add	x19, x19, #0xae8
  40159c:	adrp	x1, 404000 <warn@@Base+0x1070>
  4015a0:	add	x1, x1, #0xaf1
  4015a4:	mov	x0, x19
  4015a8:	bl	401240 <bindtextdomain@plt>
  4015ac:	mov	x0, x19
  4015b0:	bl	401310 <textdomain@plt>
  4015b4:	sub	x0, x29, #0x4
  4015b8:	mov	x1, sp
  4015bc:	bl	404368 <warn@@Base+0x13d8>
  4015c0:	adrp	x19, 404000 <warn@@Base+0x1070>
  4015c4:	adrp	x20, 417000 <warn@@Base+0x14070>
  4015c8:	adrp	x25, 404000 <warn@@Base+0x1070>
  4015cc:	add	x19, x19, #0xb03
  4015d0:	add	x20, x20, #0x188
  4015d4:	add	x25, x25, #0x9a8
  4015d8:	adrp	x27, 417000 <warn@@Base+0x14070>
  4015dc:	adrp	x28, 417000 <warn@@Base+0x14070>
  4015e0:	adrp	x23, 417000 <warn@@Base+0x14070>
  4015e4:	adrp	x26, 417000 <warn@@Base+0x14070>
  4015e8:	adrp	x22, 417000 <warn@@Base+0x14070>
  4015ec:	adrp	x24, 417000 <warn@@Base+0x14070>
  4015f0:	mov	w21, #0x1                   	// #1
  4015f4:	ldur	w0, [x29, #-4]
  4015f8:	ldr	x1, [sp]
  4015fc:	mov	x2, x19
  401600:	mov	x3, x20
  401604:	mov	x4, xzr
  401608:	bl	401320 <getopt_long@plt>
  40160c:	sub	w8, w0, #0x68
  401610:	cmp	w8, #0x35
  401614:	b.hi	401708 <ferror@plt+0x2d8>  // b.pmore
  401618:	adr	x9, 401628 <ferror@plt+0x1f8>
  40161c:	ldrb	w10, [x25, x8]
  401620:	add	x9, x9, x10, lsl #2
  401624:	br	x9
  401628:	adrp	x8, 417000 <warn@@Base+0x14070>
  40162c:	ldr	x0, [x8, #384]
  401630:	bl	402e74 <ferror@plt+0x1a44>
  401634:	b	4015f4 <ferror@plt+0x1c4>
  401638:	ldr	x0, [x27, #792]
  40163c:	mov	w1, #0x1                   	// #1
  401640:	bl	401a38 <ferror@plt+0x608>
  401644:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  401648:	b	4017a8 <ferror@plt+0x378>
  40164c:	ldr	x0, [x27, #792]
  401650:	bl	4017ec <ferror@plt+0x3bc>
  401654:	adrp	x8, 417000 <warn@@Base+0x14070>
  401658:	str	w0, [x8, #752]
  40165c:	tbnz	w0, #31, 401700 <ferror@plt+0x2d0>
  401660:	bl	4018d8 <ferror@plt+0x4a8>
  401664:	cmn	w0, #0x1
  401668:	str	w0, [x23, #756]
  40166c:	b.ne	4015f4 <ferror@plt+0x1c4>  // b.any
  401670:	b	401700 <ferror@plt+0x2d0>
  401674:	ldr	x0, [x27, #792]
  401678:	bl	4019c0 <ferror@plt+0x590>
  40167c:	str	w0, [x22, #768]
  401680:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  401684:	b	401700 <ferror@plt+0x2d0>
  401688:	ldr	x0, [x27, #792]
  40168c:	bl	4019c0 <ferror@plt+0x590>
  401690:	str	w0, [x24, #772]
  401694:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  401698:	b	401700 <ferror@plt+0x2d0>
  40169c:	ldr	x0, [x27, #792]
  4016a0:	bl	4017ec <ferror@plt+0x3bc>
  4016a4:	str	w0, [x28, #744]
  4016a8:	tbnz	w0, #31, 401700 <ferror@plt+0x2d0>
  4016ac:	bl	4018d8 <ferror@plt+0x4a8>
  4016b0:	cmn	w0, #0x1
  4016b4:	adrp	x8, 417000 <warn@@Base+0x14070>
  4016b8:	str	w0, [x8, #748]
  4016bc:	b.ne	4015f4 <ferror@plt+0x1c4>  // b.any
  4016c0:	b	401700 <ferror@plt+0x2d0>
  4016c4:	ldr	x0, [x27, #792]
  4016c8:	bl	401920 <ferror@plt+0x4f0>
  4016cc:	str	w0, [x26, #760]
  4016d0:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  4016d4:	b	401700 <ferror@plt+0x2d0>
  4016d8:	ldr	x0, [x27, #792]
  4016dc:	bl	401920 <ferror@plt+0x4f0>
  4016e0:	adrp	x8, 417000 <warn@@Base+0x14070>
  4016e4:	str	w0, [x8, #764]
  4016e8:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  4016ec:	b	401700 <ferror@plt+0x2d0>
  4016f0:	ldr	x0, [x27, #792]
  4016f4:	mov	w1, wzr
  4016f8:	bl	401a38 <ferror@plt+0x608>
  4016fc:	tbz	w0, #31, 4015f4 <ferror@plt+0x1c4>
  401700:	mov	w21, #0x1                   	// #1
  401704:	b	4017a8 <ferror@plt+0x378>
  401708:	cmn	w0, #0x1
  40170c:	b.ne	4017cc <ferror@plt+0x39c>  // b.any
  401710:	adrp	x19, 417000 <warn@@Base+0x14070>
  401714:	ldr	w8, [x19, #800]
  401718:	ldur	w9, [x29, #-4]
  40171c:	cmp	w8, w9
  401720:	b.eq	4017cc <ferror@plt+0x39c>  // b.none
  401724:	ldr	w8, [x24, #772]
  401728:	cmn	w8, #0x1
  40172c:	b.ne	401764 <ferror@plt+0x334>  // b.any
  401730:	adrp	x8, 417000 <warn@@Base+0x14070>
  401734:	adrp	x9, 417000 <warn@@Base+0x14070>
  401738:	ldr	w8, [x8, #832]
  40173c:	ldr	w9, [x9, #836]
  401740:	orr	w8, w9, w8
  401744:	cbnz	w8, 401764 <ferror@plt+0x334>
  401748:	adrp	x8, 417000 <warn@@Base+0x14070>
  40174c:	adrp	x9, 417000 <warn@@Base+0x14070>
  401750:	ldr	w8, [x8, #752]
  401754:	ldr	w9, [x9, #764]
  401758:	and	w8, w9, w8
  40175c:	cmn	w8, #0x1
  401760:	b.eq	4017cc <ferror@plt+0x39c>  // b.none
  401764:	ldr	w8, [x19, #800]
  401768:	ldur	w9, [x29, #-4]
  40176c:	cmp	w8, w9
  401770:	b.ge	4017a4 <ferror@plt+0x374>  // b.tcont
  401774:	mov	w21, wzr
  401778:	ldr	x9, [sp]
  40177c:	add	w10, w8, #0x1
  401780:	str	w10, [x19, #800]
  401784:	ldr	x0, [x9, w8, sxtw #3]
  401788:	bl	401c14 <ferror@plt+0x7e4>
  40178c:	ldr	w8, [x19, #800]
  401790:	ldur	w9, [x29, #-4]
  401794:	orr	w21, w0, w21
  401798:	cmp	w8, w9
  40179c:	b.lt	401778 <ferror@plt+0x348>  // b.tstop
  4017a0:	b	4017a8 <ferror@plt+0x378>
  4017a4:	mov	w21, wzr
  4017a8:	mov	w0, w21
  4017ac:	ldp	x20, x19, [sp, #96]
  4017b0:	ldp	x22, x21, [sp, #80]
  4017b4:	ldp	x24, x23, [sp, #64]
  4017b8:	ldp	x26, x25, [sp, #48]
  4017bc:	ldp	x28, x27, [sp, #32]
  4017c0:	ldp	x29, x30, [sp, #16]
  4017c4:	add	sp, sp, #0x70
  4017c8:	ret
  4017cc:	adrp	x8, 417000 <warn@@Base+0x14070>
  4017d0:	ldr	x0, [x8, #784]
  4017d4:	mov	w1, #0x1                   	// #1
  4017d8:	bl	401afc <ferror@plt+0x6cc>
  4017dc:	adrp	x8, 417000 <warn@@Base+0x14070>
  4017e0:	ldr	x0, [x8, #808]
  4017e4:	mov	w1, wzr
  4017e8:	bl	401afc <ferror@plt+0x6cc>
  4017ec:	stp	x29, x30, [sp, #-32]!
  4017f0:	adrp	x1, 404000 <warn@@Base+0x1070>
  4017f4:	add	x1, x1, #0xb81
  4017f8:	str	x19, [sp, #16]
  4017fc:	mov	x29, sp
  401800:	mov	x19, x0
  401804:	bl	401270 <strcasecmp@plt>
  401808:	cbz	w0, 4018a8 <ferror@plt+0x478>
  40180c:	adrp	x1, 404000 <warn@@Base+0x1070>
  401810:	add	x1, x1, #0xb86
  401814:	mov	x0, x19
  401818:	bl	401270 <strcasecmp@plt>
  40181c:	cbz	w0, 4018b0 <ferror@plt+0x480>
  401820:	adrp	x1, 404000 <warn@@Base+0x1070>
  401824:	add	x1, x1, #0xb8c
  401828:	mov	x0, x19
  40182c:	bl	401270 <strcasecmp@plt>
  401830:	cbz	w0, 4018b8 <ferror@plt+0x488>
  401834:	adrp	x1, 404000 <warn@@Base+0x1070>
  401838:	add	x1, x1, #0xb91
  40183c:	mov	x0, x19
  401840:	bl	401270 <strcasecmp@plt>
  401844:	cbz	w0, 4018c0 <ferror@plt+0x490>
  401848:	adrp	x1, 404000 <warn@@Base+0x1070>
  40184c:	add	x1, x1, #0xb96
  401850:	mov	x0, x19
  401854:	bl	401270 <strcasecmp@plt>
  401858:	cbz	w0, 4018c8 <ferror@plt+0x498>
  40185c:	adrp	x1, 404000 <warn@@Base+0x1070>
  401860:	add	x1, x1, #0xb9d
  401864:	mov	x0, x19
  401868:	bl	401270 <strcasecmp@plt>
  40186c:	cbz	w0, 4018c8 <ferror@plt+0x498>
  401870:	adrp	x1, 404000 <warn@@Base+0x1070>
  401874:	add	x1, x1, #0xba4
  401878:	mov	x0, x19
  40187c:	bl	401270 <strcasecmp@plt>
  401880:	cbz	w0, 4018cc <ferror@plt+0x49c>
  401884:	adrp	x1, 404000 <warn@@Base+0x1070>
  401888:	add	x1, x1, #0xba9
  40188c:	mov	w2, #0x5                   	// #5
  401890:	mov	x0, xzr
  401894:	bl	4013b0 <dcgettext@plt>
  401898:	mov	x1, x19
  40189c:	bl	402ecc <error@@Base>
  4018a0:	mov	w0, #0xffffffff            	// #-1
  4018a4:	b	4018cc <ferror@plt+0x49c>
  4018a8:	mov	w0, #0x3                   	// #3
  4018ac:	b	4018cc <ferror@plt+0x49c>
  4018b0:	mov	w0, #0x6                   	// #6
  4018b4:	b	4018cc <ferror@plt+0x49c>
  4018b8:	mov	w0, #0xb4                  	// #180
  4018bc:	b	4018cc <ferror@plt+0x49c>
  4018c0:	mov	w0, #0xb5                  	// #181
  4018c4:	b	4018cc <ferror@plt+0x49c>
  4018c8:	mov	w0, #0x3e                  	// #62
  4018cc:	ldr	x19, [sp, #16]
  4018d0:	ldp	x29, x30, [sp], #32
  4018d4:	ret
  4018d8:	mov	w8, w0
  4018dc:	cmp	w0, #0x3d
  4018e0:	b.gt	401900 <ferror@plt+0x4d0>
  4018e4:	cbz	w8, 401918 <ferror@plt+0x4e8>
  4018e8:	cmp	w8, #0x3
  4018ec:	mov	w0, #0x1                   	// #1
  4018f0:	b.eq	4018fc <ferror@plt+0x4cc>  // b.none
  4018f4:	cmp	w8, #0x6
  4018f8:	b.ne	401918 <ferror@plt+0x4e8>  // b.any
  4018fc:	ret
  401900:	sub	w9, w8, #0xb4
  401904:	cmp	w9, #0x2
  401908:	b.cs	401914 <ferror@plt+0x4e4>  // b.hs, b.nlast
  40190c:	mov	w0, #0x2                   	// #2
  401910:	ret
  401914:	cmp	w8, #0x3e
  401918:	mov	w0, #0x3                   	// #3
  40191c:	ret
  401920:	stp	x29, x30, [sp, #-32]!
  401924:	adrp	x1, 404000 <warn@@Base+0x1070>
  401928:	add	x1, x1, #0xbc3
  40192c:	str	x19, [sp, #16]
  401930:	mov	x29, sp
  401934:	mov	x19, x0
  401938:	bl	401270 <strcasecmp@plt>
  40193c:	cbz	w0, 4019a0 <ferror@plt+0x570>
  401940:	adrp	x1, 404000 <warn@@Base+0x1070>
  401944:	add	x1, x1, #0xbc7
  401948:	mov	x0, x19
  40194c:	bl	401270 <strcasecmp@plt>
  401950:	cbz	w0, 4019a8 <ferror@plt+0x578>
  401954:	adrp	x1, 404000 <warn@@Base+0x1070>
  401958:	add	x1, x1, #0xbcc
  40195c:	mov	x0, x19
  401960:	bl	401270 <strcasecmp@plt>
  401964:	cbz	w0, 4019b0 <ferror@plt+0x580>
  401968:	adrp	x1, 404000 <warn@@Base+0x1070>
  40196c:	add	x1, x1, #0xba4
  401970:	mov	x0, x19
  401974:	bl	401270 <strcasecmp@plt>
  401978:	cbz	w0, 4019b4 <ferror@plt+0x584>
  40197c:	adrp	x1, 404000 <warn@@Base+0x1070>
  401980:	add	x1, x1, #0xbd0
  401984:	mov	w2, #0x5                   	// #5
  401988:	mov	x0, xzr
  40198c:	bl	4013b0 <dcgettext@plt>
  401990:	mov	x1, x19
  401994:	bl	402ecc <error@@Base>
  401998:	mov	w0, #0xffffffff            	// #-1
  40199c:	b	4019b4 <ferror@plt+0x584>
  4019a0:	mov	w0, #0x1                   	// #1
  4019a4:	b	4019b4 <ferror@plt+0x584>
  4019a8:	mov	w0, #0x2                   	// #2
  4019ac:	b	4019b4 <ferror@plt+0x584>
  4019b0:	mov	w0, #0x3                   	// #3
  4019b4:	ldr	x19, [sp, #16]
  4019b8:	ldp	x29, x30, [sp], #32
  4019bc:	ret
  4019c0:	stp	x29, x30, [sp, #-48]!
  4019c4:	str	x21, [sp, #16]
  4019c8:	adrp	x21, 404000 <warn@@Base+0x1070>
  4019cc:	stp	x20, x19, [sp, #32]
  4019d0:	mov	x29, sp
  4019d4:	mov	x19, x0
  4019d8:	mov	x20, xzr
  4019dc:	add	x21, x21, #0x9e0
  4019e0:	add	x8, x21, x20
  4019e4:	ldr	x1, [x8, #8]
  4019e8:	mov	x0, x19
  4019ec:	bl	401270 <strcasecmp@plt>
  4019f0:	cbz	w0, 401a24 <ferror@plt+0x5f4>
  4019f4:	add	x20, x20, #0x10
  4019f8:	cmp	x20, #0x100
  4019fc:	b.ne	4019e0 <ferror@plt+0x5b0>  // b.any
  401a00:	adrp	x1, 404000 <warn@@Base+0x1070>
  401a04:	add	x1, x1, #0xbe2
  401a08:	mov	w2, #0x5                   	// #5
  401a0c:	mov	x0, xzr
  401a10:	bl	4013b0 <dcgettext@plt>
  401a14:	mov	x1, x19
  401a18:	bl	402ecc <error@@Base>
  401a1c:	mov	w0, #0xffffffff            	// #-1
  401a20:	b	401a28 <ferror@plt+0x5f8>
  401a24:	ldr	w0, [x21, x20]
  401a28:	ldp	x20, x19, [sp, #32]
  401a2c:	ldr	x21, [sp, #16]
  401a30:	ldp	x29, x30, [sp], #48
  401a34:	ret
  401a38:	stp	x29, x30, [sp, #-32]!
  401a3c:	stp	x20, x19, [sp, #16]
  401a40:	mov	w20, w1
  401a44:	adrp	x1, 404000 <warn@@Base+0x1070>
  401a48:	add	x1, x1, #0xc53
  401a4c:	mov	x29, sp
  401a50:	mov	x19, x0
  401a54:	bl	401270 <strcasecmp@plt>
  401a58:	cbz	w0, 401a94 <ferror@plt+0x664>
  401a5c:	adrp	x1, 404000 <warn@@Base+0x1070>
  401a60:	add	x1, x1, #0xc57
  401a64:	mov	x0, x19
  401a68:	bl	401270 <strcasecmp@plt>
  401a6c:	cbz	w0, 401ac4 <ferror@plt+0x694>
  401a70:	adrp	x1, 404000 <warn@@Base+0x1070>
  401a74:	add	x1, x1, #0xc5d
  401a78:	mov	w2, #0x5                   	// #5
  401a7c:	mov	x0, xzr
  401a80:	bl	4013b0 <dcgettext@plt>
  401a84:	mov	x1, x19
  401a88:	bl	402ecc <error@@Base>
  401a8c:	mov	w0, #0xffffffff            	// #-1
  401a90:	b	401af0 <ferror@plt+0x6c0>
  401a94:	mov	w8, #0x1                   	// #1
  401a98:	mov	w0, wzr
  401a9c:	cbz	w20, 401ad0 <ferror@plt+0x6a0>
  401aa0:	adrp	x9, 417000 <warn@@Base+0x14070>
  401aa4:	adrp	x10, 417000 <warn@@Base+0x14070>
  401aa8:	ldr	w11, [x9, #832]
  401aac:	ldr	w12, [x10, #836]
  401ab0:	orr	w11, w11, w8
  401ab4:	bic	w8, w12, w8
  401ab8:	str	w11, [x9, #832]
  401abc:	str	w8, [x10, #836]
  401ac0:	b	401af0 <ferror@plt+0x6c0>
  401ac4:	mov	w8, #0x2                   	// #2
  401ac8:	mov	w0, wzr
  401acc:	cbnz	w20, 401aa0 <ferror@plt+0x670>
  401ad0:	adrp	x9, 417000 <warn@@Base+0x14070>
  401ad4:	adrp	x10, 417000 <warn@@Base+0x14070>
  401ad8:	ldr	w11, [x9, #836]
  401adc:	ldr	w12, [x10, #832]
  401ae0:	orr	w11, w11, w8
  401ae4:	bic	w8, w12, w8
  401ae8:	str	w11, [x9, #836]
  401aec:	str	w8, [x10, #832]
  401af0:	ldp	x20, x19, [sp, #16]
  401af4:	ldp	x29, x30, [sp], #32
  401af8:	ret
  401afc:	stp	x29, x30, [sp, #-48]!
  401b00:	stp	x20, x19, [sp, #32]
  401b04:	mov	w19, w1
  401b08:	adrp	x1, 404000 <warn@@Base+0x1070>
  401b0c:	mov	x20, x0
  401b10:	add	x1, x1, #0xc76
  401b14:	mov	w2, #0x5                   	// #5
  401b18:	mov	x0, xzr
  401b1c:	str	x21, [sp, #16]
  401b20:	mov	x29, sp
  401b24:	bl	4013b0 <dcgettext@plt>
  401b28:	adrp	x21, 417000 <warn@@Base+0x14070>
  401b2c:	ldr	x2, [x21, #384]
  401b30:	mov	x1, x0
  401b34:	mov	x0, x20
  401b38:	bl	401410 <fprintf@plt>
  401b3c:	adrp	x1, 404000 <warn@@Base+0x1070>
  401b40:	add	x1, x1, #0xc98
  401b44:	mov	w2, #0x5                   	// #5
  401b48:	mov	x0, xzr
  401b4c:	bl	4013b0 <dcgettext@plt>
  401b50:	mov	x1, x0
  401b54:	mov	x0, x20
  401b58:	bl	401410 <fprintf@plt>
  401b5c:	adrp	x1, 404000 <warn@@Base+0x1070>
  401b60:	add	x1, x1, #0xcbd
  401b64:	mov	w2, #0x5                   	// #5
  401b68:	mov	x0, xzr
  401b6c:	bl	4013b0 <dcgettext@plt>
  401b70:	mov	x1, x0
  401b74:	mov	x0, x20
  401b78:	bl	401410 <fprintf@plt>
  401b7c:	adrp	x1, 404000 <warn@@Base+0x1070>
  401b80:	add	x1, x1, #0xcd0
  401b84:	mov	w2, #0x5                   	// #5
  401b88:	mov	x0, xzr
  401b8c:	bl	4013b0 <dcgettext@plt>
  401b90:	mov	x1, x0
  401b94:	mov	x0, x20
  401b98:	bl	401410 <fprintf@plt>
  401b9c:	adrp	x1, 404000 <warn@@Base+0x1070>
  401ba0:	add	x1, x1, #0xe42
  401ba4:	mov	w2, #0x5                   	// #5
  401ba8:	mov	x0, xzr
  401bac:	bl	4013b0 <dcgettext@plt>
  401bb0:	mov	x1, x0
  401bb4:	mov	x0, x20
  401bb8:	bl	401410 <fprintf@plt>
  401bbc:	adrp	x1, 404000 <warn@@Base+0x1070>
  401bc0:	add	x1, x1, #0xefd
  401bc4:	mov	w2, #0x5                   	// #5
  401bc8:	mov	x0, xzr
  401bcc:	bl	4013b0 <dcgettext@plt>
  401bd0:	ldr	x2, [x21, #384]
  401bd4:	mov	x1, x0
  401bd8:	mov	x0, x20
  401bdc:	bl	401410 <fprintf@plt>
  401be0:	cbnz	w19, 401c0c <ferror@plt+0x7dc>
  401be4:	adrp	x1, 404000 <warn@@Base+0x1070>
  401be8:	add	x1, x1, #0xf74
  401bec:	mov	w2, #0x5                   	// #5
  401bf0:	mov	x0, xzr
  401bf4:	bl	4013b0 <dcgettext@plt>
  401bf8:	adrp	x2, 404000 <warn@@Base+0x1070>
  401bfc:	mov	x1, x0
  401c00:	add	x2, x2, #0xf87
  401c04:	mov	x0, x20
  401c08:	bl	401410 <fprintf@plt>
  401c0c:	mov	w0, w19
  401c10:	bl	4011a0 <exit@plt>
  401c14:	stp	x29, x30, [sp, #-48]!
  401c18:	str	x21, [sp, #16]
  401c1c:	stp	x20, x19, [sp, #32]
  401c20:	mov	x29, sp
  401c24:	mov	x20, x0
  401c28:	bl	401d78 <ferror@plt+0x948>
  401c2c:	cbz	w0, 401c48 <ferror@plt+0x818>
  401c30:	mov	w21, #0x1                   	// #1
  401c34:	mov	w0, w21
  401c38:	ldp	x20, x19, [sp, #32]
  401c3c:	ldr	x21, [sp, #16]
  401c40:	ldp	x29, x30, [sp], #48
  401c44:	ret
  401c48:	adrp	x1, 404000 <warn@@Base+0x1070>
  401c4c:	add	x1, x1, #0xfad
  401c50:	mov	x0, x20
  401c54:	bl	401210 <fopen@plt>
  401c58:	cbz	x0, 401cfc <ferror@plt+0x8cc>
  401c5c:	mov	x19, x0
  401c60:	add	x0, x29, #0x18
  401c64:	mov	w1, #0x8                   	// #8
  401c68:	mov	w2, #0x1                   	// #1
  401c6c:	mov	x3, x19
  401c70:	bl	401350 <fread@plt>
  401c74:	cmp	x0, #0x1
  401c78:	b.ne	401d18 <ferror@plt+0x8e8>  // b.any
  401c7c:	ldr	x8, [x29, #24]
  401c80:	mov	x9, #0x3c21                	// #15393
  401c84:	movk	x9, #0x7261, lsl #16
  401c88:	movk	x9, #0x6863, lsl #32
  401c8c:	movk	x9, #0xa3e, lsl #48
  401c90:	cmp	x8, x9
  401c94:	b.eq	401d40 <ferror@plt+0x910>  // b.none
  401c98:	ldr	x8, [x29, #24]
  401c9c:	mov	x9, #0x3c21                	// #15393
  401ca0:	movk	x9, #0x6874, lsl #16
  401ca4:	movk	x9, #0x6e69, lsl #32
  401ca8:	movk	x9, #0xa3e, lsl #48
  401cac:	cmp	x8, x9
  401cb0:	b.eq	401d50 <ferror@plt+0x920>  // b.none
  401cb4:	mov	x0, x19
  401cb8:	bl	401290 <rewind@plt>
  401cbc:	adrp	x8, 417000 <warn@@Base+0x14070>
  401cc0:	mov	x0, x20
  401cc4:	mov	x1, x19
  401cc8:	str	xzr, [x8, #840]
  401ccc:	bl	402170 <ferror@plt+0xd40>
  401cd0:	mov	w21, w0
  401cd4:	cbnz	w0, 401d64 <ferror@plt+0x934>
  401cd8:	adrp	x8, 417000 <warn@@Base+0x14070>
  401cdc:	ldrh	w8, [x8, #904]
  401ce0:	and	w8, w8, #0xfffe
  401ce4:	cmp	w8, #0x2
  401ce8:	b.ne	401d70 <ferror@plt+0x940>  // b.any
  401cec:	mov	x0, x20
  401cf0:	mov	x1, x19
  401cf4:	bl	402218 <ferror@plt+0xde8>
  401cf8:	b	401d60 <ferror@plt+0x930>
  401cfc:	adrp	x1, 404000 <warn@@Base+0x1070>
  401d00:	add	x1, x1, #0xfb1
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	bl	4013b0 <dcgettext@plt>
  401d0c:	mov	x1, x20
  401d10:	bl	402ecc <error@@Base>
  401d14:	b	401c30 <ferror@plt+0x800>
  401d18:	adrp	x1, 404000 <warn@@Base+0x1070>
  401d1c:	add	x1, x1, #0xfd2
  401d20:	mov	w2, #0x5                   	// #5
  401d24:	mov	x0, xzr
  401d28:	bl	4013b0 <dcgettext@plt>
  401d2c:	mov	x1, x20
  401d30:	bl	402ecc <error@@Base>
  401d34:	mov	x0, x19
  401d38:	bl	401200 <fclose@plt>
  401d3c:	b	401c30 <ferror@plt+0x800>
  401d40:	mov	x0, x20
  401d44:	mov	x1, x19
  401d48:	mov	w2, wzr
  401d4c:	b	401d5c <ferror@plt+0x92c>
  401d50:	mov	w2, #0x1                   	// #1
  401d54:	mov	x0, x20
  401d58:	mov	x1, x19
  401d5c:	bl	401e38 <ferror@plt+0xa08>
  401d60:	mov	w21, w0
  401d64:	mov	x0, x19
  401d68:	bl	401200 <fclose@plt>
  401d6c:	b	401c34 <ferror@plt+0x804>
  401d70:	mov	w21, wzr
  401d74:	b	401d64 <ferror@plt+0x934>
  401d78:	sub	sp, sp, #0xa0
  401d7c:	mov	x1, sp
  401d80:	stp	x29, x30, [sp, #128]
  401d84:	stp	x20, x19, [sp, #144]
  401d88:	add	x29, sp, #0x80
  401d8c:	mov	x19, x0
  401d90:	bl	404960 <warn@@Base+0x19d0>
  401d94:	tbnz	w0, #31, 401db0 <ferror@plt+0x980>
  401d98:	ldr	w8, [sp, #16]
  401d9c:	and	w8, w8, #0xf000
  401da0:	cmp	w8, #0x8, lsl #12
  401da4:	b.ne	401dcc <ferror@plt+0x99c>  // b.any
  401da8:	mov	w0, wzr
  401dac:	b	401e28 <ferror@plt+0x9f8>
  401db0:	bl	4013f0 <__errno_location@plt>
  401db4:	ldr	w8, [x0]
  401db8:	cmp	w8, #0x2
  401dbc:	b.ne	401dec <ferror@plt+0x9bc>  // b.any
  401dc0:	adrp	x1, 405000 <warn@@Base+0x2070>
  401dc4:	add	x1, x1, #0xc
  401dc8:	b	401dd4 <ferror@plt+0x9a4>
  401dcc:	adrp	x1, 405000 <warn@@Base+0x2070>
  401dd0:	add	x1, x1, #0x52
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	mov	x0, xzr
  401ddc:	bl	4013b0 <dcgettext@plt>
  401de0:	mov	x1, x19
  401de4:	bl	402ecc <error@@Base>
  401de8:	b	401e24 <ferror@plt+0x9f4>
  401dec:	adrp	x1, 405000 <warn@@Base+0x2070>
  401df0:	mov	x20, x0
  401df4:	add	x1, x1, #0x20
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	mov	x0, xzr
  401e00:	bl	4013b0 <dcgettext@plt>
  401e04:	ldr	w8, [x20]
  401e08:	mov	x20, x0
  401e0c:	mov	w0, w8
  401e10:	bl	4012c0 <strerror@plt>
  401e14:	mov	x2, x0
  401e18:	mov	x0, x20
  401e1c:	mov	x1, x19
  401e20:	bl	402ecc <error@@Base>
  401e24:	mov	w0, #0x1                   	// #1
  401e28:	ldp	x20, x19, [sp, #144]
  401e2c:	ldp	x29, x30, [sp, #128]
  401e30:	add	sp, sp, #0xa0
  401e34:	ret
  401e38:	sub	sp, sp, #0x1a0
  401e3c:	stp	x22, x21, [sp, #384]
  401e40:	stp	x20, x19, [sp, #400]
  401e44:	mov	w19, w2
  401e48:	mov	x20, x1
  401e4c:	mov	x21, x0
  401e50:	add	x0, sp, #0xa0
  401e54:	mov	x1, x21
  401e58:	mov	x2, x20
  401e5c:	mov	w3, w19
  401e60:	mov	w4, wzr
  401e64:	stp	x29, x30, [sp, #320]
  401e68:	stp	x28, x27, [sp, #336]
  401e6c:	stp	x26, x25, [sp, #352]
  401e70:	stp	x24, x23, [sp, #368]
  401e74:	add	x29, sp, #0x140
  401e78:	str	xzr, [sp, #208]
  401e7c:	stp	xzr, xzr, [sp, #160]
  401e80:	stp	xzr, xzr, [sp, #184]
  401e84:	str	xzr, [sp, #56]
  401e88:	stp	xzr, xzr, [sp, #8]
  401e8c:	stp	xzr, xzr, [sp, #32]
  401e90:	add	x23, sp, #0xa0
  401e94:	bl	403594 <warn@@Base+0x604>
  401e98:	cbz	w0, 401ea4 <ferror@plt+0xa74>
  401e9c:	mov	w27, #0x1                   	// #1
  401ea0:	b	402128 <ferror@plt+0xcf8>
  401ea4:	adrp	x28, 405000 <warn@@Base+0x2070>
  401ea8:	adrp	x26, 405000 <warn@@Base+0x2070>
  401eac:	adrp	x25, 405000 <warn@@Base+0x2070>
  401eb0:	mov	w27, wzr
  401eb4:	add	x22, x23, #0x58
  401eb8:	add	x8, x23, #0x88
  401ebc:	add	x28, x28, #0xc1
  401ec0:	add	x26, x26, #0x9b
  401ec4:	add	x25, x25, #0x70
  401ec8:	str	x8, [sp]
  401ecc:	b	401ef0 <ferror@plt+0xac0>
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	mov	x0, xzr
  401ed8:	mov	x1, x25
  401edc:	bl	4013b0 <dcgettext@plt>
  401ee0:	mov	x1, x21
  401ee4:	bl	402ecc <error@@Base>
  401ee8:	mov	w23, #0x1                   	// #1
  401eec:	cbnz	w23, 402120 <ferror@plt+0xcf0>
  401ef0:	ldr	x1, [sp, #232]
  401ef4:	mov	x0, x20
  401ef8:	mov	w2, wzr
  401efc:	bl	4012e0 <fseek@plt>
  401f00:	cbnz	w0, 401ed0 <ferror@plt+0xaa0>
  401f04:	mov	w1, #0x1                   	// #1
  401f08:	mov	w2, #0x3c                  	// #60
  401f0c:	mov	x0, x22
  401f10:	mov	x3, x20
  401f14:	bl	401350 <fread@plt>
  401f18:	cbz	x0, 401f48 <ferror@plt+0xb18>
  401f1c:	cmp	x0, #0x3c
  401f20:	b.ne	401f50 <ferror@plt+0xb20>  // b.any
  401f24:	ldrh	w8, [sp, #306]
  401f28:	cmp	w8, #0xa60
  401f2c:	b.eq	401f74 <ferror@plt+0xb44>  // b.none
  401f30:	mov	w2, #0x5                   	// #5
  401f34:	mov	x0, xzr
  401f38:	mov	x1, x28
  401f3c:	bl	4013b0 <dcgettext@plt>
  401f40:	ldr	x1, [sp, #160]
  401f44:	b	401f64 <ferror@plt+0xb34>
  401f48:	mov	w23, #0x4                   	// #4
  401f4c:	b	401eec <ferror@plt+0xabc>
  401f50:	mov	w2, #0x5                   	// #5
  401f54:	mov	x0, xzr
  401f58:	mov	x1, x26
  401f5c:	bl	4013b0 <dcgettext@plt>
  401f60:	mov	x1, x21
  401f64:	bl	402ecc <error@@Base>
  401f68:	mov	w27, #0x1                   	// #1
  401f6c:	mov	w23, #0x4                   	// #4
  401f70:	b	401eec <ferror@plt+0xabc>
  401f74:	ldr	x8, [sp, #232]
  401f78:	ldr	x0, [sp]
  401f7c:	mov	w2, #0xa                   	// #10
  401f80:	mov	x1, xzr
  401f84:	add	x8, x8, #0x3c
  401f88:	mov	x26, x28
  401f8c:	str	x8, [sp, #232]
  401f90:	bl	401180 <strtoul@plt>
  401f94:	and	x8, x0, #0x1
  401f98:	add	x8, x8, x0
  401f9c:	adrp	x9, 417000 <warn@@Base+0x14070>
  401fa0:	add	x0, sp, #0xa0
  401fa4:	add	x1, sp, #0x8
  401fa8:	str	x8, [x9, #840]
  401fac:	bl	403b80 <warn@@Base+0xbf0>
  401fb0:	cbz	x0, 402014 <ferror@plt+0xbe4>
  401fb4:	mov	x28, x0
  401fb8:	bl	401190 <strlen@plt>
  401fbc:	mov	x23, x0
  401fc0:	add	x0, sp, #0xa0
  401fc4:	add	x1, sp, #0x8
  401fc8:	mov	x2, x28
  401fcc:	bl	403e3c <warn@@Base+0xeac>
  401fd0:	cbz	x0, 402014 <ferror@plt+0xbe4>
  401fd4:	mov	x24, x0
  401fd8:	cbz	w19, 402044 <ferror@plt+0xc14>
  401fdc:	ldr	x8, [sp, #224]
  401fe0:	cbz	x8, 402060 <ferror@plt+0xc30>
  401fe4:	ldr	x0, [sp, #16]
  401fe8:	add	x1, x8, #0x3c
  401fec:	mov	w2, wzr
  401ff0:	bl	4012e0 <fseek@plt>
  401ff4:	cbz	w0, 4020ac <ferror@plt+0xc7c>
  401ff8:	adrp	x1, 405000 <warn@@Base+0x2070>
  401ffc:	mov	w2, #0x5                   	// #5
  402000:	mov	x0, xzr
  402004:	add	x1, x1, #0x105
  402008:	bl	4013b0 <dcgettext@plt>
  40200c:	ldr	x1, [sp, #8]
  402010:	b	402028 <ferror@plt+0xbf8>
  402014:	adrp	x1, 405000 <warn@@Base+0x2070>
  402018:	mov	w2, #0x5                   	// #5
  40201c:	add	x1, x1, #0xea
  402020:	bl	4013b0 <dcgettext@plt>
  402024:	mov	x1, x21
  402028:	bl	402ecc <error@@Base>
  40202c:	mov	x28, x26
  402030:	adrp	x26, 405000 <warn@@Base+0x2070>
  402034:	mov	w27, #0x1                   	// #1
  402038:	mov	w23, #0x4                   	// #4
  40203c:	add	x26, x26, #0x9b
  402040:	b	401eec <ferror@plt+0xabc>
  402044:	adrp	x8, 417000 <warn@@Base+0x14070>
  402048:	ldr	x8, [x8, #840]
  40204c:	ldr	x9, [sp, #232]
  402050:	mov	x1, x20
  402054:	add	x8, x9, x8
  402058:	str	x8, [sp, #232]
  40205c:	b	4020b0 <ferror@plt+0xc80>
  402060:	mov	x0, x21
  402064:	mov	x1, x28
  402068:	mov	x2, x23
  40206c:	bl	403464 <warn@@Base+0x4d4>
  402070:	cbz	x0, 4020d8 <ferror@plt+0xca8>
  402074:	adrp	x1, 404000 <warn@@Base+0x1070>
  402078:	add	x1, x1, #0xfad
  40207c:	mov	x28, x0
  402080:	bl	401210 <fopen@plt>
  402084:	cbz	x0, 4020e4 <ferror@plt+0xcb4>
  402088:	mov	x23, x0
  40208c:	mov	x0, x24
  402090:	mov	x1, x23
  402094:	bl	402170 <ferror@plt+0xd40>
  402098:	orr	w27, w0, w27
  40209c:	mov	x0, x23
  4020a0:	bl	401200 <fclose@plt>
  4020a4:	mov	w23, wzr
  4020a8:	b	402104 <ferror@plt+0xcd4>
  4020ac:	ldr	x1, [sp, #16]
  4020b0:	mov	x0, x24
  4020b4:	mov	x28, x26
  4020b8:	bl	402170 <ferror@plt+0xd40>
  4020bc:	adrp	x26, 405000 <warn@@Base+0x2070>
  4020c0:	orr	w27, w0, w27
  4020c4:	add	x26, x26, #0x9b
  4020c8:	mov	x0, x24
  4020cc:	bl	401360 <free@plt>
  4020d0:	mov	w23, wzr
  4020d4:	b	401eec <ferror@plt+0xabc>
  4020d8:	mov	w27, #0x1                   	// #1
  4020dc:	mov	w23, #0x4                   	// #4
  4020e0:	b	40210c <ferror@plt+0xcdc>
  4020e4:	adrp	x1, 404000 <warn@@Base+0x1070>
  4020e8:	mov	w2, #0x5                   	// #5
  4020ec:	add	x1, x1, #0xfb1
  4020f0:	bl	4013b0 <dcgettext@plt>
  4020f4:	mov	x1, x28
  4020f8:	bl	402ecc <error@@Base>
  4020fc:	mov	w27, #0x1                   	// #1
  402100:	mov	w23, #0x4                   	// #4
  402104:	mov	x0, x28
  402108:	bl	401360 <free@plt>
  40210c:	mov	x28, x26
  402110:	adrp	x26, 405000 <warn@@Base+0x2070>
  402114:	add	x26, x26, #0x9b
  402118:	cbnz	w23, 401eec <ferror@plt+0xabc>
  40211c:	b	4020c8 <ferror@plt+0xc98>
  402120:	cmp	w23, #0x4
  402124:	b.ne	402168 <ferror@plt+0xd38>  // b.any
  402128:	ldr	x0, [sp, #16]
  40212c:	cbz	x0, 402134 <ferror@plt+0xd04>
  402130:	bl	401200 <fclose@plt>
  402134:	add	x0, sp, #0x8
  402138:	bl	403b34 <warn@@Base+0xba4>
  40213c:	add	x0, sp, #0xa0
  402140:	bl	403b34 <warn@@Base+0xba4>
  402144:	mov	w0, w27
  402148:	ldp	x20, x19, [sp, #400]
  40214c:	ldp	x22, x21, [sp, #384]
  402150:	ldp	x24, x23, [sp, #368]
  402154:	ldp	x26, x25, [sp, #352]
  402158:	ldp	x28, x27, [sp, #336]
  40215c:	ldp	x29, x30, [sp, #320]
  402160:	add	sp, sp, #0x1a0
  402164:	ret
  402168:	mov	w27, #0x1                   	// #1
  40216c:	b	402144 <ferror@plt+0xd14>
  402170:	stp	x29, x30, [sp, #-48]!
  402174:	stp	x20, x19, [sp, #32]
  402178:	mov	x19, x0
  40217c:	mov	x0, x1
  402180:	str	x21, [sp, #16]
  402184:	mov	x29, sp
  402188:	mov	x20, x1
  40218c:	bl	4011c0 <ftell@plt>
  402190:	mov	x21, x0
  402194:	mov	x0, x20
  402198:	bl	402824 <ferror@plt+0x13f4>
  40219c:	cbz	w0, 4021e8 <ferror@plt+0xdb8>
  4021a0:	mov	x0, x20
  4021a4:	mov	x1, x21
  4021a8:	mov	w2, wzr
  4021ac:	bl	4012e0 <fseek@plt>
  4021b0:	cbz	w0, 4021d0 <ferror@plt+0xda0>
  4021b4:	adrp	x1, 405000 <warn@@Base+0x2070>
  4021b8:	add	x1, x1, #0x14a
  4021bc:	mov	w2, #0x5                   	// #5
  4021c0:	mov	x0, xzr
  4021c4:	bl	4013b0 <dcgettext@plt>
  4021c8:	mov	x1, x19
  4021cc:	bl	402ecc <error@@Base>
  4021d0:	mov	x0, x19
  4021d4:	mov	x1, x20
  4021d8:	bl	402b60 <ferror@plt+0x1730>
  4021dc:	cmp	w0, #0x0
  4021e0:	cset	w0, eq  // eq = none
  4021e4:	b	402208 <ferror@plt+0xdd8>
  4021e8:	adrp	x1, 405000 <warn@@Base+0x2070>
  4021ec:	add	x1, x1, #0x12b
  4021f0:	mov	w2, #0x5                   	// #5
  4021f4:	mov	x0, xzr
  4021f8:	bl	4013b0 <dcgettext@plt>
  4021fc:	mov	x1, x19
  402200:	bl	402ecc <error@@Base>
  402204:	mov	w0, #0x1                   	// #1
  402208:	ldp	x20, x19, [sp, #32]
  40220c:	ldr	x21, [sp, #16]
  402210:	ldp	x29, x30, [sp], #48
  402214:	ret
  402218:	sub	sp, sp, #0x130
  40221c:	adrp	x8, 417000 <warn@@Base+0x14070>
  402220:	adrp	x9, 417000 <warn@@Base+0x14070>
  402224:	ldr	w8, [x8, #832]
  402228:	ldr	w9, [x9, #836]
  40222c:	stp	x29, x30, [sp, #208]
  402230:	stp	x28, x27, [sp, #224]
  402234:	stp	x26, x25, [sp, #240]
  402238:	orr	w8, w9, w8
  40223c:	stp	x24, x23, [sp, #256]
  402240:	stp	x22, x21, [sp, #272]
  402244:	stp	x20, x19, [sp, #288]
  402248:	add	x29, sp, #0xd0
  40224c:	cbz	w8, 4023c4 <ferror@plt+0xf94>
  402250:	adrp	x8, 417000 <warn@@Base+0x14070>
  402254:	ldrh	w8, [x8, #906]
  402258:	mov	x20, x1
  40225c:	mov	x21, x0
  402260:	cmp	w8, #0x3
  402264:	b.eq	402270 <ferror@plt+0xe40>  // b.none
  402268:	cmp	w8, #0x3e
  40226c:	b.ne	4023cc <ferror@plt+0xf9c>  // b.any
  402270:	mov	x0, x20
  402274:	bl	4011f0 <fileno@plt>
  402278:	add	x1, sp, #0x48
  40227c:	bl	404970 <warn@@Base+0x19e0>
  402280:	tbnz	w0, #31, 4023d8 <ferror@plt+0xfa8>
  402284:	ldr	x19, [sp, #120]
  402288:	mov	x0, x20
  40228c:	bl	4011f0 <fileno@plt>
  402290:	mov	w4, w0
  402294:	mov	w2, #0x3                   	// #3
  402298:	mov	w3, #0x1                   	// #1
  40229c:	mov	x0, xzr
  4022a0:	mov	x1, x19
  4022a4:	mov	x5, xzr
  4022a8:	bl	401340 <mmap@plt>
  4022ac:	cmn	x0, #0x1
  4022b0:	str	x0, [sp, #32]
  4022b4:	b.eq	4023fc <ferror@plt+0xfcc>  // b.none
  4022b8:	adrp	x19, 417000 <warn@@Base+0x14070>
  4022bc:	add	x19, x19, #0x354
  4022c0:	ldr	w8, [x19, #64]
  4022c4:	str	x21, [sp, #8]
  4022c8:	lsl	x0, x8, #6
  4022cc:	bl	4047c8 <warn@@Base+0x1838>
  4022d0:	ldrb	w9, [x19]
  4022d4:	ldur	x8, [x19, #20]
  4022d8:	mov	x23, x0
  4022dc:	adrp	x24, 417000 <warn@@Base+0x14070>
  4022e0:	cmp	w9, #0x1
  4022e4:	b.ne	402420 <ferror@plt+0xff0>  // b.any
  4022e8:	ldr	w9, [x24, #916]
  4022ec:	cbz	w9, 4024f8 <ferror@plt+0x10c8>
  4022f0:	ldr	x9, [sp, #32]
  4022f4:	mov	x19, xzr
  4022f8:	add	x20, x23, #0x20
  4022fc:	adrp	x21, 417000 <warn@@Base+0x14070>
  402300:	add	x8, x8, x9
  402304:	add	x22, x8, #0x10
  402308:	ldr	x8, [x21, #1064]
  40230c:	sub	x0, x22, #0x10
  402310:	mov	w1, #0x4                   	// #4
  402314:	blr	x8
  402318:	ldr	x8, [x21, #1064]
  40231c:	stur	x0, [x20, #-32]
  402320:	sub	x0, x22, #0xc
  402324:	mov	w1, #0x4                   	// #4
  402328:	blr	x8
  40232c:	ldr	x8, [x21, #1064]
  402330:	stur	x0, [x20, #-16]
  402334:	sub	x0, x22, #0x8
  402338:	mov	w1, #0x4                   	// #4
  40233c:	blr	x8
  402340:	ldr	x8, [x21, #1064]
  402344:	stur	x0, [x20, #-8]
  402348:	sub	x0, x22, #0x4
  40234c:	mov	w1, #0x4                   	// #4
  402350:	blr	x8
  402354:	ldr	x8, [x21, #1064]
  402358:	str	x0, [x20]
  40235c:	mov	w1, #0x4                   	// #4
  402360:	mov	x0, x22
  402364:	blr	x8
  402368:	ldr	x8, [x21, #1064]
  40236c:	str	x0, [x20, #8]
  402370:	add	x0, x22, #0x4
  402374:	mov	w1, #0x4                   	// #4
  402378:	blr	x8
  40237c:	ldr	x8, [x21, #1064]
  402380:	str	x0, [x20, #16]
  402384:	add	x0, x22, #0x8
  402388:	mov	w1, #0x4                   	// #4
  40238c:	blr	x8
  402390:	ldr	x8, [x21, #1064]
  402394:	stur	x0, [x20, #-24]
  402398:	add	x0, x22, #0xc
  40239c:	mov	w1, #0x4                   	// #4
  4023a0:	blr	x8
  4023a4:	ldr	w8, [x24, #916]
  4023a8:	add	x19, x19, #0x1
  4023ac:	str	x0, [x20, #24]
  4023b0:	add	x22, x22, #0x20
  4023b4:	cmp	x19, x8
  4023b8:	add	x20, x20, #0x40
  4023bc:	b.cc	402308 <ferror@plt+0xed8>  // b.lo, b.ul, b.last
  4023c0:	b	4024f8 <ferror@plt+0x10c8>
  4023c4:	mov	w22, wzr
  4023c8:	b	4027fc <ferror@plt+0x13cc>
  4023cc:	adrp	x1, 405000 <warn@@Base+0x2070>
  4023d0:	add	x1, x1, #0x285
  4023d4:	b	402404 <ferror@plt+0xfd4>
  4023d8:	adrp	x1, 405000 <warn@@Base+0x2070>
  4023dc:	add	x1, x1, #0x2aa
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	4013b0 <dcgettext@plt>
  4023ec:	mov	x1, x21
  4023f0:	bl	402ecc <error@@Base>
  4023f4:	mov	w22, #0x1                   	// #1
  4023f8:	b	4027fc <ferror@plt+0x13cc>
  4023fc:	adrp	x1, 405000 <warn@@Base+0x2070>
  402400:	add	x1, x1, #0x2be
  402404:	mov	w2, #0x5                   	// #5
  402408:	mov	x0, xzr
  40240c:	bl	4013b0 <dcgettext@plt>
  402410:	mov	x1, x21
  402414:	bl	402ecc <error@@Base>
  402418:	mov	w22, wzr
  40241c:	b	4027fc <ferror@plt+0x13cc>
  402420:	ldr	w9, [x24, #916]
  402424:	cbz	w9, 4024f8 <ferror@plt+0x10c8>
  402428:	ldr	x9, [sp, #32]
  40242c:	mov	x19, xzr
  402430:	add	x20, x23, #0x20
  402434:	adrp	x21, 417000 <warn@@Base+0x14070>
  402438:	add	x8, x8, x9
  40243c:	add	x22, x8, #0x18
  402440:	ldr	x8, [x21, #1064]
  402444:	sub	x0, x22, #0x18
  402448:	mov	w1, #0x4                   	// #4
  40244c:	blr	x8
  402450:	ldr	x8, [x21, #1064]
  402454:	stur	x0, [x20, #-32]
  402458:	sub	x0, x22, #0x10
  40245c:	mov	w1, #0x8                   	// #8
  402460:	blr	x8
  402464:	ldr	x8, [x21, #1064]
  402468:	stur	x0, [x20, #-16]
  40246c:	sub	x0, x22, #0x8
  402470:	mov	w1, #0x8                   	// #8
  402474:	blr	x8
  402478:	ldr	x8, [x21, #1064]
  40247c:	stur	x0, [x20, #-8]
  402480:	mov	w1, #0x8                   	// #8
  402484:	mov	x0, x22
  402488:	blr	x8
  40248c:	ldr	x8, [x21, #1064]
  402490:	str	x0, [x20]
  402494:	add	x0, x22, #0x8
  402498:	mov	w1, #0x8                   	// #8
  40249c:	blr	x8
  4024a0:	ldr	x8, [x21, #1064]
  4024a4:	str	x0, [x20, #8]
  4024a8:	add	x0, x22, #0x10
  4024ac:	mov	w1, #0x8                   	// #8
  4024b0:	blr	x8
  4024b4:	ldr	x8, [x21, #1064]
  4024b8:	str	x0, [x20, #16]
  4024bc:	sub	x0, x22, #0x14
  4024c0:	mov	w1, #0x4                   	// #4
  4024c4:	blr	x8
  4024c8:	ldr	x8, [x21, #1064]
  4024cc:	stur	x0, [x20, #-24]
  4024d0:	add	x0, x22, #0x18
  4024d4:	mov	w1, #0x8                   	// #8
  4024d8:	blr	x8
  4024dc:	ldr	w8, [x24, #916]
  4024e0:	add	x19, x19, #0x1
  4024e4:	str	x0, [x20, #24]
  4024e8:	add	x22, x22, #0x38
  4024ec:	cmp	x19, x8
  4024f0:	add	x20, x20, #0x40
  4024f4:	b.cc	402440 <ferror@plt+0x1010>  // b.lo, b.ul, b.last
  4024f8:	ldr	w8, [x24, #916]
  4024fc:	cbz	w8, 4027b0 <ferror@plt+0x1380>
  402500:	mov	x9, xzr
  402504:	mov	w22, wzr
  402508:	adrp	x26, 417000 <warn@@Base+0x14070>
  40250c:	str	x23, [sp, #16]
  402510:	b	402524 <ferror@plt+0x10f4>
  402514:	ldr	w8, [x24, #916]
  402518:	add	x9, x9, #0x1
  40251c:	cmp	x9, x8
  402520:	b.cs	4027c8 <ferror@plt+0x1398>  // b.hs, b.nlast
  402524:	lsl	x8, x9, #6
  402528:	ldr	x8, [x23, x8]
  40252c:	cmp	x8, #0x4
  402530:	b.ne	402514 <ferror@plt+0x10e4>  // b.any
  402534:	add	x8, x23, x9, lsl #6
  402538:	str	x9, [sp, #40]
  40253c:	ldr	x9, [x8, #16]
  402540:	ldr	x11, [x8, #56]
  402544:	ldr	x10, [sp, #32]
  402548:	ldr	x8, [x8, #40]
  40254c:	str	x11, [sp, #24]
  402550:	add	x24, x10, x9
  402554:	sub	x9, x11, #0x1
  402558:	str	x9, [sp, #48]
  40255c:	add	x9, x11, #0xb
  402560:	add	x21, x24, x8
  402564:	neg	x8, x11
  402568:	stp	x9, x8, [sp, #56]
  40256c:	b	402580 <ferror@plt+0x1150>
  402570:	mov	w9, #0x1                   	// #1
  402574:	mov	w8, #0xd                   	// #13
  402578:	mov	w22, w9
  40257c:	cbnz	w8, 402798 <ferror@plt+0x1368>
  402580:	cmp	x24, x21
  402584:	b.cs	402790 <ferror@plt+0x1360>  // b.hs, b.nlast
  402588:	sub	x8, x21, x24
  40258c:	cmp	x8, #0xc
  402590:	b.cc	402570 <ferror@plt+0x1140>  // b.lo, b.ul, b.last
  402594:	ldr	x8, [x26, #1064]
  402598:	add	x0, x24, #0x8
  40259c:	mov	w1, #0x4                   	// #4
  4025a0:	blr	x8
  4025a4:	ldr	x8, [x26, #1064]
  4025a8:	mov	x27, x0
  4025ac:	mov	w1, #0x4                   	// #4
  4025b0:	mov	x0, x24
  4025b4:	blr	x8
  4025b8:	add	x28, x24, #0xc
  4025bc:	sub	x8, x21, x28
  4025c0:	cmp	x0, x8
  4025c4:	b.hi	402570 <ferror@plt+0x1140>  // b.pmore
  4025c8:	ldr	x8, [x26, #1064]
  4025cc:	mov	x19, x0
  4025d0:	add	x0, x24, #0x4
  4025d4:	mov	w1, #0x4                   	// #4
  4025d8:	mov	x20, x26
  4025dc:	blr	x8
  4025e0:	ldp	x8, x9, [sp, #56]
  4025e4:	mov	x25, x0
  4025e8:	add	x8, x8, x19
  4025ec:	and	x23, x8, x9
  4025f0:	add	x26, x24, x23
  4025f4:	cbz	x0, 402614 <ferror@plt+0x11e4>
  4025f8:	mov	w9, #0x1                   	// #1
  4025fc:	cmp	x26, x21
  402600:	mov	w8, #0xd                   	// #13
  402604:	b.cs	40268c <ferror@plt+0x125c>  // b.hs, b.nlast
  402608:	sub	x10, x21, x26
  40260c:	cmp	x25, x10
  402610:	b.hi	40268c <ferror@plt+0x125c>  // b.pmore
  402614:	cmp	x19, #0x4
  402618:	b.ne	402664 <ferror@plt+0x1234>  // b.any
  40261c:	adrp	x1, 404000 <warn@@Base+0x1070>
  402620:	mov	x0, x28
  402624:	add	x1, x1, #0xc01
  402628:	bl	401330 <strcmp@plt>
  40262c:	cmp	x27, #0x5
  402630:	b.ne	402664 <ferror@plt+0x1234>  // b.any
  402634:	cbnz	w0, 402664 <ferror@plt+0x1234>
  402638:	cmp	x25, #0x8
  40263c:	b.cc	402650 <ferror@plt+0x1220>  // b.lo, b.ul, b.last
  402640:	ldr	x9, [sp, #24]
  402644:	udiv	x8, x25, x9
  402648:	msub	x8, x8, x9, x25
  40264c:	cbz	x8, 402694 <ferror@plt+0x1264>
  402650:	mov	w22, #0x1                   	// #1
  402654:	mov	w8, #0xd                   	// #13
  402658:	mov	x26, x20
  40265c:	cbnz	w8, 402684 <ferror@plt+0x1254>
  402660:	b	402668 <ferror@plt+0x1238>
  402664:	mov	x26, x20
  402668:	ldr	x9, [sp, #48]
  40266c:	ldr	x10, [sp, #64]
  402670:	mov	w8, wzr
  402674:	add	x9, x23, x9
  402678:	add	x9, x9, x25
  40267c:	and	x9, x9, x10
  402680:	add	x24, x24, x9
  402684:	mov	w9, w22
  402688:	b	402578 <ferror@plt+0x1148>
  40268c:	mov	x26, x20
  402690:	b	402578 <ferror@plt+0x1148>
  402694:	add	x27, x26, x25
  402698:	b	4026b4 <ferror@plt+0x1284>
  40269c:	mov	w22, #0x1                   	// #1
  4026a0:	mov	w8, #0xd                   	// #13
  4026a4:	cbnz	w8, 402658 <ferror@plt+0x1228>
  4026a8:	sub	x8, x27, x26
  4026ac:	cmp	x8, #0x7
  4026b0:	b.le	402788 <ferror@plt+0x1358>
  4026b4:	ldr	x8, [x20, #1064]
  4026b8:	mov	w1, #0x4                   	// #4
  4026bc:	mov	x0, x26
  4026c0:	mov	x28, x20
  4026c4:	blr	x8
  4026c8:	ldr	x8, [x20, #1064]
  4026cc:	mov	x19, x0
  4026d0:	add	x0, x26, #0x4
  4026d4:	mov	w1, #0x4                   	// #4
  4026d8:	blr	x8
  4026dc:	add	x26, x26, #0x8
  4026e0:	and	x9, x0, #0xffffffff
  4026e4:	add	x8, x26, x9
  4026e8:	cmp	x8, x27
  4026ec:	b.hi	40269c <ferror@plt+0x126c>  // b.pmore
  4026f0:	mov	w8, #0x2                   	// #2
  4026f4:	movk	w8, #0xc000, lsl #16
  4026f8:	cmp	w19, w8
  4026fc:	b.ne	402748 <ferror@plt+0x1318>  // b.any
  402700:	cmp	w0, #0x4
  402704:	b.ne	40269c <ferror@plt+0x126c>  // b.any
  402708:	ldr	x8, [x20, #1064]
  40270c:	mov	w1, #0x4                   	// #4
  402710:	mov	x0, x26
  402714:	blr	x8
  402718:	adrp	x8, 417000 <warn@@Base+0x14070>
  40271c:	adrp	x9, 417000 <warn@@Base+0x14070>
  402720:	ldr	w8, [x8, #832]
  402724:	ldr	w9, [x9, #836]
  402728:	orr	w8, w8, w0
  40272c:	mvn	w9, w9
  402730:	and	x1, x8, x9
  402734:	cmp	w1, w0
  402738:	b.ne	402768 <ferror@plt+0x1338>  // b.any
  40273c:	mov	w8, #0xd                   	// #13
  402740:	cbz	w8, 4026a8 <ferror@plt+0x1278>
  402744:	b	402658 <ferror@plt+0x1228>
  402748:	ldr	x10, [sp, #48]
  40274c:	mov	w8, wzr
  402750:	add	x9, x9, x10
  402754:	ldr	x10, [sp, #64]
  402758:	and	x9, x9, x10
  40275c:	add	x26, x26, x9
  402760:	cbz	w8, 4026a8 <ferror@plt+0x1278>
  402764:	b	402658 <ferror@plt+0x1228>
  402768:	adrp	x8, 417000 <warn@@Base+0x14070>
  40276c:	ldr	x8, [x8, #1072]
  402770:	mov	w2, #0x4                   	// #4
  402774:	mov	x0, x26
  402778:	blr	x8
  40277c:	mov	w8, #0xd                   	// #13
  402780:	cbz	w8, 4026a8 <ferror@plt+0x1278>
  402784:	b	402658 <ferror@plt+0x1228>
  402788:	mov	w8, wzr
  40278c:	b	402658 <ferror@plt+0x1228>
  402790:	mov	w8, wzr
  402794:	mov	w9, w22
  402798:	adrp	x24, 417000 <warn@@Base+0x14070>
  40279c:	cbnz	w8, 4027b8 <ferror@plt+0x1388>
  4027a0:	mov	w22, w9
  4027a4:	ldr	x23, [sp, #16]
  4027a8:	ldr	x9, [sp, #40]
  4027ac:	b	402514 <ferror@plt+0x10e4>
  4027b0:	mov	w22, wzr
  4027b4:	b	4027c8 <ferror@plt+0x1398>
  4027b8:	ldr	x23, [sp, #16]
  4027bc:	cmp	w8, #0xd
  4027c0:	mov	w22, w9
  4027c4:	b.ne	402820 <ferror@plt+0x13f0>  // b.any
  4027c8:	cbz	w22, 4027e8 <ferror@plt+0x13b8>
  4027cc:	adrp	x1, 405000 <warn@@Base+0x2070>
  4027d0:	add	x1, x1, #0x2d2
  4027d4:	mov	w2, #0x5                   	// #5
  4027d8:	mov	x0, xzr
  4027dc:	bl	4013b0 <dcgettext@plt>
  4027e0:	ldr	x1, [sp, #8]
  4027e4:	bl	402ecc <error@@Base>
  4027e8:	mov	x0, x23
  4027ec:	bl	401360 <free@plt>
  4027f0:	ldr	x1, [sp, #120]
  4027f4:	ldr	x0, [sp, #32]
  4027f8:	bl	401380 <munmap@plt>
  4027fc:	mov	w0, w22
  402800:	ldp	x20, x19, [sp, #288]
  402804:	ldp	x22, x21, [sp, #272]
  402808:	ldp	x24, x23, [sp, #256]
  40280c:	ldp	x26, x25, [sp, #240]
  402810:	ldp	x28, x27, [sp, #224]
  402814:	ldp	x29, x30, [sp, #208]
  402818:	add	sp, sp, #0x130
  40281c:	ret
  402820:	b	4027fc <ferror@plt+0x13cc>
  402824:	stp	x29, x30, [sp, #-48]!
  402828:	stp	x20, x19, [sp, #32]
  40282c:	adrp	x19, 417000 <warn@@Base+0x14070>
  402830:	mov	x20, x0
  402834:	add	x19, x19, #0x350
  402838:	mov	w1, #0x10                  	// #16
  40283c:	mov	w2, #0x1                   	// #1
  402840:	mov	x0, x19
  402844:	mov	x3, x20
  402848:	str	x21, [sp, #16]
  40284c:	mov	x29, sp
  402850:	bl	401350 <fread@plt>
  402854:	cmp	x0, #0x1
  402858:	b.ne	402b4c <ferror@plt+0x171c>  // b.any
  40285c:	ldrb	w8, [x19]
  402860:	mov	w0, wzr
  402864:	cmp	w8, #0x7f
  402868:	b.ne	402b50 <ferror@plt+0x1720>  // b.any
  40286c:	ldrb	w8, [x19, #1]
  402870:	cmp	w8, #0x45
  402874:	b.ne	402b50 <ferror@plt+0x1720>  // b.any
  402878:	ldrb	w8, [x19, #2]
  40287c:	cmp	w8, #0x4c
  402880:	b.ne	402b50 <ferror@plt+0x1720>  // b.any
  402884:	ldrb	w8, [x19, #3]
  402888:	cmp	w8, #0x46
  40288c:	b.ne	402b50 <ferror@plt+0x1720>  // b.any
  402890:	adrp	x8, 417000 <warn@@Base+0x14070>
  402894:	add	x8, x8, #0x354
  402898:	ldrb	w13, [x8, #1]
  40289c:	ldrb	w8, [x8]
  4028a0:	adrp	x9, 403000 <warn@@Base+0x70>
  4028a4:	adrp	x10, 403000 <warn@@Base+0x70>
  4028a8:	adrp	x11, 403000 <warn@@Base+0x70>
  4028ac:	adrp	x12, 403000 <warn@@Base+0x70>
  4028b0:	add	x9, x9, #0x178
  4028b4:	add	x10, x10, #0x254
  4028b8:	add	x11, x11, #0x54
  4028bc:	add	x12, x12, #0xf0
  4028c0:	cmp	w13, #0x2
  4028c4:	adrp	x21, 417000 <warn@@Base+0x14070>
  4028c8:	adrp	x14, 417000 <warn@@Base+0x14070>
  4028cc:	csel	x9, x10, x9, eq  // eq = none
  4028d0:	csel	x10, x12, x11, eq  // eq = none
  4028d4:	cmp	w8, #0x2
  4028d8:	str	x9, [x21, #1064]
  4028dc:	str	x10, [x14, #1072]
  4028e0:	b.eq	402a10 <ferror@plt+0x15e0>  // b.none
  4028e4:	cmp	w8, #0x1
  4028e8:	b.ne	402b4c <ferror@plt+0x171c>  // b.any
  4028ec:	adrp	x0, 417000 <warn@@Base+0x14070>
  4028f0:	add	x0, x0, #0x3b8
  4028f4:	mov	w1, #0x24                  	// #36
  4028f8:	mov	w2, #0x1                   	// #1
  4028fc:	mov	x3, x20
  402900:	bl	401350 <fread@plt>
  402904:	cmp	x0, #0x1
  402908:	b.ne	402b4c <ferror@plt+0x171c>  // b.any
  40290c:	ldr	x8, [x21, #1064]
  402910:	adrp	x20, 417000 <warn@@Base+0x14070>
  402914:	add	x20, x20, #0x3a8
  402918:	add	x0, x20, #0x10
  40291c:	mov	w1, #0x2                   	// #2
  402920:	blr	x8
  402924:	ldr	x8, [x21, #1064]
  402928:	strh	w0, [x19, #56]
  40292c:	add	x0, x20, #0x12
  402930:	mov	w1, #0x2                   	// #2
  402934:	blr	x8
  402938:	ldr	x8, [x21, #1064]
  40293c:	strh	w0, [x19, #58]
  402940:	add	x0, x20, #0x14
  402944:	mov	w1, #0x4                   	// #4
  402948:	blr	x8
  40294c:	ldr	x8, [x21, #1064]
  402950:	str	x0, [x19, #40]
  402954:	add	x0, x20, #0x18
  402958:	mov	w1, #0x4                   	// #4
  40295c:	blr	x8
  402960:	ldr	x8, [x21, #1064]
  402964:	str	x0, [x19, #16]
  402968:	add	x0, x20, #0x1c
  40296c:	mov	w1, #0x4                   	// #4
  402970:	blr	x8
  402974:	ldr	x8, [x21, #1064]
  402978:	str	x0, [x19, #24]
  40297c:	add	x0, x20, #0x20
  402980:	mov	w1, #0x4                   	// #4
  402984:	blr	x8
  402988:	ldr	x8, [x21, #1064]
  40298c:	str	x0, [x19, #32]
  402990:	add	x0, x20, #0x24
  402994:	mov	w1, #0x4                   	// #4
  402998:	blr	x8
  40299c:	ldr	x8, [x21, #1064]
  4029a0:	str	x0, [x19, #48]
  4029a4:	add	x0, x20, #0x28
  4029a8:	mov	w1, #0x2                   	// #2
  4029ac:	blr	x8
  4029b0:	ldr	x8, [x21, #1064]
  4029b4:	str	w0, [x19, #60]
  4029b8:	add	x0, x20, #0x2a
  4029bc:	mov	w1, #0x2                   	// #2
  4029c0:	blr	x8
  4029c4:	ldr	x8, [x21, #1064]
  4029c8:	str	w0, [x19, #64]
  4029cc:	add	x0, x20, #0x2c
  4029d0:	mov	w1, #0x2                   	// #2
  4029d4:	blr	x8
  4029d8:	ldr	x8, [x21, #1064]
  4029dc:	str	w0, [x19, #68]
  4029e0:	add	x0, x20, #0x2e
  4029e4:	mov	w1, #0x2                   	// #2
  4029e8:	blr	x8
  4029ec:	ldr	x8, [x21, #1064]
  4029f0:	str	w0, [x19, #72]
  4029f4:	add	x0, x20, #0x30
  4029f8:	mov	w1, #0x2                   	// #2
  4029fc:	blr	x8
  402a00:	ldr	x8, [x21, #1064]
  402a04:	str	w0, [x19, #76]
  402a08:	add	x0, x20, #0x32
  402a0c:	b	402b30 <ferror@plt+0x1700>
  402a10:	adrp	x0, 417000 <warn@@Base+0x14070>
  402a14:	add	x0, x0, #0x3ec
  402a18:	mov	w1, #0x30                  	// #48
  402a1c:	mov	w2, #0x1                   	// #1
  402a20:	mov	x3, x20
  402a24:	bl	401350 <fread@plt>
  402a28:	cmp	x0, #0x1
  402a2c:	b.ne	402b4c <ferror@plt+0x171c>  // b.any
  402a30:	ldr	x8, [x21, #1064]
  402a34:	adrp	x20, 417000 <warn@@Base+0x14070>
  402a38:	add	x20, x20, #0x3dc
  402a3c:	add	x0, x20, #0x10
  402a40:	mov	w1, #0x2                   	// #2
  402a44:	blr	x8
  402a48:	ldr	x8, [x21, #1064]
  402a4c:	strh	w0, [x19, #56]
  402a50:	add	x0, x20, #0x12
  402a54:	mov	w1, #0x2                   	// #2
  402a58:	blr	x8
  402a5c:	ldr	x8, [x21, #1064]
  402a60:	strh	w0, [x19, #58]
  402a64:	add	x0, x20, #0x14
  402a68:	mov	w1, #0x4                   	// #4
  402a6c:	blr	x8
  402a70:	ldr	x8, [x21, #1064]
  402a74:	str	x0, [x19, #40]
  402a78:	add	x0, x20, #0x18
  402a7c:	mov	w1, #0x8                   	// #8
  402a80:	blr	x8
  402a84:	ldr	x8, [x21, #1064]
  402a88:	str	x0, [x19, #16]
  402a8c:	add	x0, x20, #0x20
  402a90:	mov	w1, #0x8                   	// #8
  402a94:	blr	x8
  402a98:	ldr	x8, [x21, #1064]
  402a9c:	str	x0, [x19, #24]
  402aa0:	add	x0, x20, #0x28
  402aa4:	mov	w1, #0x8                   	// #8
  402aa8:	blr	x8
  402aac:	ldr	x8, [x21, #1064]
  402ab0:	str	x0, [x19, #32]
  402ab4:	add	x0, x20, #0x30
  402ab8:	mov	w1, #0x4                   	// #4
  402abc:	blr	x8
  402ac0:	ldr	x8, [x21, #1064]
  402ac4:	str	x0, [x19, #48]
  402ac8:	add	x0, x20, #0x34
  402acc:	mov	w1, #0x2                   	// #2
  402ad0:	blr	x8
  402ad4:	ldr	x8, [x21, #1064]
  402ad8:	str	w0, [x19, #60]
  402adc:	add	x0, x20, #0x36
  402ae0:	mov	w1, #0x2                   	// #2
  402ae4:	blr	x8
  402ae8:	ldr	x8, [x21, #1064]
  402aec:	str	w0, [x19, #64]
  402af0:	add	x0, x20, #0x38
  402af4:	mov	w1, #0x2                   	// #2
  402af8:	blr	x8
  402afc:	ldr	x8, [x21, #1064]
  402b00:	str	w0, [x19, #68]
  402b04:	add	x0, x20, #0x3a
  402b08:	mov	w1, #0x2                   	// #2
  402b0c:	blr	x8
  402b10:	ldr	x8, [x21, #1064]
  402b14:	str	w0, [x19, #72]
  402b18:	add	x0, x20, #0x3c
  402b1c:	mov	w1, #0x2                   	// #2
  402b20:	blr	x8
  402b24:	ldr	x8, [x21, #1064]
  402b28:	str	w0, [x19, #76]
  402b2c:	add	x0, x20, #0x3e
  402b30:	mov	w1, #0x2                   	// #2
  402b34:	blr	x8
  402b38:	ldr	q0, [x19]
  402b3c:	str	w0, [x19, #80]
  402b40:	mov	w0, #0x1                   	// #1
  402b44:	str	q0, [x20]
  402b48:	b	402b50 <ferror@plt+0x1720>
  402b4c:	mov	w0, wzr
  402b50:	ldp	x20, x19, [sp, #32]
  402b54:	ldr	x21, [sp, #16]
  402b58:	ldp	x29, x30, [sp], #48
  402b5c:	ret
  402b60:	stp	x29, x30, [sp, #-64]!
  402b64:	stp	x22, x21, [sp, #32]
  402b68:	adrp	x21, 417000 <warn@@Base+0x14070>
  402b6c:	ldrb	w8, [x21, #854]
  402b70:	stp	x20, x19, [sp, #48]
  402b74:	mov	x19, x0
  402b78:	stp	x24, x23, [sp, #16]
  402b7c:	cmp	w8, #0x1
  402b80:	mov	x29, sp
  402b84:	b.ne	402ba8 <ferror@plt+0x1778>  // b.any
  402b88:	adrp	x8, 417000 <warn@@Base+0x14070>
  402b8c:	adrp	x9, 417000 <warn@@Base+0x14070>
  402b90:	ldrsw	x21, [x8, #752]
  402b94:	ldrh	w23, [x9, #906]
  402b98:	cmp	w21, w23
  402b9c:	b.ne	402bcc <ferror@plt+0x179c>  // b.any
  402ba0:	mov	w20, #0x1                   	// #1
  402ba4:	b	402d18 <ferror@plt+0x18e8>
  402ba8:	adrp	x1, 405000 <warn@@Base+0x2070>
  402bac:	add	x1, x1, #0x16c
  402bb0:	mov	w2, #0x5                   	// #5
  402bb4:	mov	x0, xzr
  402bb8:	bl	4013b0 <dcgettext@plt>
  402bbc:	ldrb	w2, [x21, #854]
  402bc0:	mov	w3, #0x1                   	// #1
  402bc4:	mov	x1, x19
  402bc8:	b	402d10 <ferror@plt+0x18e0>
  402bcc:	adrp	x24, 417000 <warn@@Base+0x14070>
  402bd0:	ldr	w8, [x24, #748]
  402bd4:	adrp	x9, 417000 <warn@@Base+0x14070>
  402bd8:	ldrb	w22, [x9, #852]
  402bdc:	mov	x20, x1
  402be0:	cmn	w8, #0x1
  402be4:	b.ne	402bf4 <ferror@plt+0x17c4>  // b.any
  402be8:	mov	w0, w23
  402bec:	bl	4018d8 <ferror@plt+0x4a8>
  402bf0:	str	w0, [x24, #748]
  402bf4:	ldr	w8, [x24, #748]
  402bf8:	cmp	w8, #0x3
  402bfc:	b.eq	402c24 <ferror@plt+0x17f4>  // b.none
  402c00:	cmp	w8, w22
  402c04:	b.eq	402c24 <ferror@plt+0x17f4>  // b.none
  402c08:	adrp	x1, 405000 <warn@@Base+0x2070>
  402c0c:	add	x1, x1, #0x196
  402c10:	mov	w2, #0x5                   	// #5
  402c14:	mov	x0, xzr
  402c18:	bl	4013b0 <dcgettext@plt>
  402c1c:	ldr	w3, [x24, #748]
  402c20:	b	402c54 <ferror@plt+0x1824>
  402c24:	adrp	x24, 417000 <warn@@Base+0x14070>
  402c28:	ldr	w8, [x24, #756]
  402c2c:	cmp	w8, #0x3
  402c30:	b.eq	402c60 <ferror@plt+0x1830>  // b.none
  402c34:	cmp	w8, w22
  402c38:	b.eq	402c60 <ferror@plt+0x1830>  // b.none
  402c3c:	adrp	x1, 405000 <warn@@Base+0x2070>
  402c40:	add	x1, x1, #0x1c2
  402c44:	mov	w2, #0x5                   	// #5
  402c48:	mov	x0, xzr
  402c4c:	bl	4013b0 <dcgettext@plt>
  402c50:	ldr	w3, [x24, #756]
  402c54:	mov	x1, x19
  402c58:	mov	w2, w22
  402c5c:	b	402d10 <ferror@plt+0x18e0>
  402c60:	adrp	x24, 417000 <warn@@Base+0x14070>
  402c64:	ldr	w8, [x24, #744]
  402c68:	cmn	w8, #0x1
  402c6c:	b.eq	402c94 <ferror@plt+0x1864>  // b.none
  402c70:	cmp	w8, w23
  402c74:	b.eq	402c94 <ferror@plt+0x1864>  // b.none
  402c78:	adrp	x1, 405000 <warn@@Base+0x2070>
  402c7c:	add	x1, x1, #0x1ef
  402c80:	mov	w2, #0x5                   	// #5
  402c84:	mov	x0, xzr
  402c88:	bl	4013b0 <dcgettext@plt>
  402c8c:	ldr	w3, [x24, #744]
  402c90:	b	402d08 <ferror@plt+0x18d8>
  402c94:	adrp	x24, 417000 <warn@@Base+0x14070>
  402c98:	ldr	w8, [x24, #760]
  402c9c:	cmn	w8, #0x1
  402ca0:	b.eq	402cd0 <ferror@plt+0x18a0>  // b.none
  402ca4:	adrp	x9, 417000 <warn@@Base+0x14070>
  402ca8:	ldrh	w23, [x9, #904]
  402cac:	cmp	w8, w23
  402cb0:	b.eq	402cd0 <ferror@plt+0x18a0>  // b.none
  402cb4:	adrp	x1, 405000 <warn@@Base+0x2070>
  402cb8:	add	x1, x1, #0x216
  402cbc:	mov	w2, #0x5                   	// #5
  402cc0:	mov	x0, xzr
  402cc4:	bl	4013b0 <dcgettext@plt>
  402cc8:	ldr	w3, [x24, #760]
  402ccc:	b	402d08 <ferror@plt+0x18d8>
  402cd0:	adrp	x24, 417000 <warn@@Base+0x14070>
  402cd4:	ldr	w8, [x24, #768]
  402cd8:	cmn	w8, #0x1
  402cdc:	b.eq	402d30 <ferror@plt+0x1900>  // b.none
  402ce0:	adrp	x9, 417000 <warn@@Base+0x14070>
  402ce4:	ldrb	w23, [x9, #855]
  402ce8:	cmp	w8, w23
  402cec:	b.eq	402d30 <ferror@plt+0x1900>  // b.none
  402cf0:	adrp	x1, 405000 <warn@@Base+0x2070>
  402cf4:	add	x1, x1, #0x23a
  402cf8:	mov	w2, #0x5                   	// #5
  402cfc:	mov	x0, xzr
  402d00:	bl	4013b0 <dcgettext@plt>
  402d04:	ldr	w3, [x24, #768]
  402d08:	mov	x1, x19
  402d0c:	mov	w2, w23
  402d10:	bl	402ecc <error@@Base>
  402d14:	mov	w20, wzr
  402d18:	mov	w0, w20
  402d1c:	ldp	x20, x19, [sp, #48]
  402d20:	ldp	x22, x21, [sp, #32]
  402d24:	ldp	x24, x23, [sp, #16]
  402d28:	ldp	x29, x30, [sp], #64
  402d2c:	ret
  402d30:	cmp	w22, #0x1
  402d34:	b.eq	402db0 <ferror@plt+0x1980>  // b.none
  402d38:	cmp	w22, #0x2
  402d3c:	b.ne	402e70 <ferror@plt+0x1a40>  // b.any
  402d40:	cmn	w21, #0x1
  402d44:	adrp	x22, 417000 <warn@@Base+0x14070>
  402d48:	b.eq	402d64 <ferror@plt+0x1934>  // b.none
  402d4c:	ldr	x8, [x22, #1072]
  402d50:	adrp	x0, 417000 <warn@@Base+0x14070>
  402d54:	add	x0, x0, #0x3ee
  402d58:	mov	w2, #0x2                   	// #2
  402d5c:	mov	x1, x21
  402d60:	blr	x8
  402d64:	adrp	x8, 417000 <warn@@Base+0x14070>
  402d68:	ldrsw	x1, [x8, #764]
  402d6c:	cmn	w1, #0x1
  402d70:	b.eq	402d88 <ferror@plt+0x1958>  // b.none
  402d74:	ldr	x8, [x22, #1072]
  402d78:	adrp	x0, 417000 <warn@@Base+0x14070>
  402d7c:	add	x0, x0, #0x3ec
  402d80:	mov	w2, #0x2                   	// #2
  402d84:	blr	x8
  402d88:	adrp	x8, 417000 <warn@@Base+0x14070>
  402d8c:	ldr	w8, [x8, #772]
  402d90:	cmn	w8, #0x1
  402d94:	b.eq	402da0 <ferror@plt+0x1970>  // b.none
  402d98:	adrp	x9, 417000 <warn@@Base+0x14070>
  402d9c:	strb	w8, [x9, #995]
  402da0:	adrp	x0, 417000 <warn@@Base+0x14070>
  402da4:	add	x0, x0, #0x3dc
  402da8:	mov	w1, #0x40                  	// #64
  402dac:	b	402e20 <ferror@plt+0x19f0>
  402db0:	cmn	w21, #0x1
  402db4:	b.eq	402dd4 <ferror@plt+0x19a4>  // b.none
  402db8:	adrp	x8, 417000 <warn@@Base+0x14070>
  402dbc:	ldr	x8, [x8, #1072]
  402dc0:	adrp	x0, 417000 <warn@@Base+0x14070>
  402dc4:	add	x0, x0, #0x3ba
  402dc8:	mov	w2, #0x2                   	// #2
  402dcc:	mov	x1, x21
  402dd0:	blr	x8
  402dd4:	adrp	x8, 417000 <warn@@Base+0x14070>
  402dd8:	ldrsw	x1, [x8, #764]
  402ddc:	cmn	w1, #0x1
  402de0:	b.eq	402dfc <ferror@plt+0x19cc>  // b.none
  402de4:	adrp	x8, 417000 <warn@@Base+0x14070>
  402de8:	ldr	x8, [x8, #1072]
  402dec:	adrp	x0, 417000 <warn@@Base+0x14070>
  402df0:	add	x0, x0, #0x3b8
  402df4:	mov	w2, #0x2                   	// #2
  402df8:	blr	x8
  402dfc:	adrp	x8, 417000 <warn@@Base+0x14070>
  402e00:	ldr	w8, [x8, #772]
  402e04:	cmn	w8, #0x1
  402e08:	b.eq	402e14 <ferror@plt+0x19e4>  // b.none
  402e0c:	adrp	x9, 417000 <warn@@Base+0x14070>
  402e10:	strb	w8, [x9, #943]
  402e14:	adrp	x0, 417000 <warn@@Base+0x14070>
  402e18:	add	x0, x0, #0x3a8
  402e1c:	mov	w1, #0x34                  	// #52
  402e20:	mov	w2, #0x1                   	// #1
  402e24:	mov	x3, x20
  402e28:	bl	401370 <fwrite@plt>
  402e2c:	cmp	x0, #0x1
  402e30:	cset	w20, eq  // eq = none
  402e34:	b.eq	402d18 <ferror@plt+0x18e8>  // b.none
  402e38:	adrp	x1, 405000 <warn@@Base+0x2070>
  402e3c:	add	x1, x1, #0x260
  402e40:	mov	w2, #0x5                   	// #5
  402e44:	mov	x0, xzr
  402e48:	bl	4013b0 <dcgettext@plt>
  402e4c:	mov	x21, x0
  402e50:	bl	4013f0 <__errno_location@plt>
  402e54:	ldr	w0, [x0]
  402e58:	bl	4012c0 <strerror@plt>
  402e5c:	mov	x2, x0
  402e60:	mov	x0, x21
  402e64:	mov	x1, x19
  402e68:	bl	402ecc <error@@Base>
  402e6c:	b	402d18 <ferror@plt+0x18e8>
  402e70:	bl	4012f0 <abort@plt>
  402e74:	stp	x29, x30, [sp, #-16]!
  402e78:	mov	x1, x0
  402e7c:	adrp	x0, 405000 <warn@@Base+0x2070>
  402e80:	adrp	x2, 405000 <warn@@Base+0x2070>
  402e84:	add	x0, x0, #0x2ef
  402e88:	add	x2, x2, #0x2fa
  402e8c:	mov	x29, sp
  402e90:	bl	4013d0 <printf@plt>
  402e94:	adrp	x1, 405000 <warn@@Base+0x2070>
  402e98:	add	x1, x1, #0x30e
  402e9c:	mov	w2, #0x5                   	// #5
  402ea0:	mov	x0, xzr
  402ea4:	bl	4013b0 <dcgettext@plt>
  402ea8:	bl	4013d0 <printf@plt>
  402eac:	adrp	x1, 405000 <warn@@Base+0x2070>
  402eb0:	add	x1, x1, #0x341
  402eb4:	mov	w2, #0x5                   	// #5
  402eb8:	mov	x0, xzr
  402ebc:	bl	4013b0 <dcgettext@plt>
  402ec0:	bl	4013d0 <printf@plt>
  402ec4:	mov	w0, wzr
  402ec8:	bl	4011a0 <exit@plt>

0000000000402ecc <error@@Base>:
  402ecc:	sub	sp, sp, #0x130
  402ed0:	adrp	x8, 417000 <warn@@Base+0x14070>
  402ed4:	stp	x20, x19, [sp, #288]
  402ed8:	mov	x19, x0
  402edc:	ldr	x0, [x8, #808]
  402ee0:	stp	x29, x30, [sp, #256]
  402ee4:	add	x29, sp, #0x100
  402ee8:	stp	x28, x21, [sp, #272]
  402eec:	stp	x1, x2, [x29, #-120]
  402ef0:	stp	x3, x4, [x29, #-104]
  402ef4:	stp	x5, x6, [x29, #-88]
  402ef8:	stur	x7, [x29, #-72]
  402efc:	stp	q0, q1, [sp]
  402f00:	stp	q2, q3, [sp, #32]
  402f04:	stp	q4, q5, [sp, #64]
  402f08:	stp	q6, q7, [sp, #96]
  402f0c:	bl	401390 <fflush@plt>
  402f10:	sub	x9, x29, #0x78
  402f14:	adrp	x21, 417000 <warn@@Base+0x14070>
  402f18:	add	x8, x29, #0x30
  402f1c:	add	x9, x9, #0x38
  402f20:	ldr	x20, [x21, #784]
  402f24:	mov	x10, sp
  402f28:	stp	x8, x9, [x29, #-32]
  402f2c:	mov	x8, #0xffffffffffffffc8    	// #-56
  402f30:	adrp	x1, 405000 <warn@@Base+0x2070>
  402f34:	add	x10, x10, #0x80
  402f38:	movk	x8, #0xff80, lsl #32
  402f3c:	add	x1, x1, #0x42d
  402f40:	mov	w2, #0x5                   	// #5
  402f44:	mov	x0, xzr
  402f48:	stp	x10, x8, [x29, #-16]
  402f4c:	bl	4013b0 <dcgettext@plt>
  402f50:	adrp	x8, 417000 <warn@@Base+0x14070>
  402f54:	ldr	x2, [x8, #384]
  402f58:	mov	x1, x0
  402f5c:	mov	x0, x20
  402f60:	bl	401410 <fprintf@plt>
  402f64:	ldp	q0, q1, [x29, #-32]
  402f68:	ldr	x0, [x21, #784]
  402f6c:	sub	x2, x29, #0x40
  402f70:	mov	x1, x19
  402f74:	stp	q0, q1, [x29, #-64]
  402f78:	bl	4013c0 <vfprintf@plt>
  402f7c:	ldp	x20, x19, [sp, #288]
  402f80:	ldp	x28, x21, [sp, #272]
  402f84:	ldp	x29, x30, [sp, #256]
  402f88:	add	sp, sp, #0x130
  402f8c:	ret

0000000000402f90 <warn@@Base>:
  402f90:	sub	sp, sp, #0x130
  402f94:	adrp	x8, 417000 <warn@@Base+0x14070>
  402f98:	stp	x20, x19, [sp, #288]
  402f9c:	mov	x19, x0
  402fa0:	ldr	x0, [x8, #808]
  402fa4:	stp	x29, x30, [sp, #256]
  402fa8:	add	x29, sp, #0x100
  402fac:	stp	x28, x21, [sp, #272]
  402fb0:	stp	x1, x2, [x29, #-120]
  402fb4:	stp	x3, x4, [x29, #-104]
  402fb8:	stp	x5, x6, [x29, #-88]
  402fbc:	stur	x7, [x29, #-72]
  402fc0:	stp	q0, q1, [sp]
  402fc4:	stp	q2, q3, [sp, #32]
  402fc8:	stp	q4, q5, [sp, #64]
  402fcc:	stp	q6, q7, [sp, #96]
  402fd0:	bl	401390 <fflush@plt>
  402fd4:	sub	x9, x29, #0x78
  402fd8:	adrp	x21, 417000 <warn@@Base+0x14070>
  402fdc:	add	x8, x29, #0x30
  402fe0:	add	x9, x9, #0x38
  402fe4:	ldr	x20, [x21, #784]
  402fe8:	mov	x10, sp
  402fec:	stp	x8, x9, [x29, #-32]
  402ff0:	mov	x8, #0xffffffffffffffc8    	// #-56
  402ff4:	adrp	x1, 405000 <warn@@Base+0x2070>
  402ff8:	add	x10, x10, #0x80
  402ffc:	movk	x8, #0xff80, lsl #32
  403000:	add	x1, x1, #0x439
  403004:	mov	w2, #0x5                   	// #5
  403008:	mov	x0, xzr
  40300c:	stp	x10, x8, [x29, #-16]
  403010:	bl	4013b0 <dcgettext@plt>
  403014:	adrp	x8, 417000 <warn@@Base+0x14070>
  403018:	ldr	x2, [x8, #384]
  40301c:	mov	x1, x0
  403020:	mov	x0, x20
  403024:	bl	401410 <fprintf@plt>
  403028:	ldp	q0, q1, [x29, #-32]
  40302c:	ldr	x0, [x21, #784]
  403030:	sub	x2, x29, #0x40
  403034:	mov	x1, x19
  403038:	stp	q0, q1, [x29, #-64]
  40303c:	bl	4013c0 <vfprintf@plt>
  403040:	ldp	x20, x19, [sp, #288]
  403044:	ldp	x28, x21, [sp, #272]
  403048:	ldp	x29, x30, [sp, #256]
  40304c:	add	sp, sp, #0x130
  403050:	ret
  403054:	stp	x29, x30, [sp, #-32]!
  403058:	sub	w8, w2, #0x1
  40305c:	cmp	w8, #0x7
  403060:	str	x19, [sp, #16]
  403064:	mov	x29, sp
  403068:	b.hi	4030cc <warn@@Base+0x13c>  // b.pmore
  40306c:	adrp	x9, 405000 <warn@@Base+0x2070>
  403070:	add	x9, x9, #0x405
  403074:	adr	x10, 403084 <warn@@Base+0xf4>
  403078:	ldrb	w11, [x9, x8]
  40307c:	add	x10, x10, x11, lsl #2
  403080:	br	x10
  403084:	lsr	x8, x1, #32
  403088:	lsr	x9, x1, #48
  40308c:	lsr	x10, x1, #56
  403090:	lsr	x11, x1, #40
  403094:	strb	w10, [x0, #7]
  403098:	strb	w9, [x0, #6]
  40309c:	strb	w11, [x0, #5]
  4030a0:	strb	w8, [x0, #4]
  4030a4:	lsr	x8, x1, #24
  4030a8:	strb	w8, [x0, #3]
  4030ac:	lsr	x8, x1, #16
  4030b0:	strb	w8, [x0, #2]
  4030b4:	lsr	x8, x1, #8
  4030b8:	strb	w8, [x0, #1]
  4030bc:	ldr	x19, [sp, #16]
  4030c0:	strb	w1, [x0]
  4030c4:	ldp	x29, x30, [sp], #32
  4030c8:	ret
  4030cc:	adrp	x1, 405000 <warn@@Base+0x2070>
  4030d0:	add	x1, x1, #0x447
  4030d4:	mov	w19, w2
  4030d8:	mov	w2, #0x5                   	// #5
  4030dc:	mov	x0, xzr
  4030e0:	bl	4013b0 <dcgettext@plt>
  4030e4:	mov	w1, w19
  4030e8:	bl	402ecc <error@@Base>
  4030ec:	bl	4012f0 <abort@plt>
  4030f0:	stp	x29, x30, [sp, #-32]!
  4030f4:	sub	w8, w2, #0x1
  4030f8:	cmp	w8, #0x7
  4030fc:	str	x19, [sp, #16]
  403100:	mov	x29, sp
  403104:	b.hi	403154 <warn@@Base+0x1c4>  // b.pmore
  403108:	adrp	x9, 405000 <warn@@Base+0x2070>
  40310c:	add	x9, x9, #0x40d
  403110:	adr	x10, 403120 <warn@@Base+0x190>
  403114:	ldrb	w11, [x9, x8]
  403118:	add	x10, x10, x11, lsl #2
  40311c:	br	x10
  403120:	rev	w8, w1
  403124:	lsr	x1, x1, #32
  403128:	str	w8, [x0, #4]
  40312c:	strb	w1, [x0, #3]
  403130:	lsr	x1, x1, #8
  403134:	strb	w1, [x0, #2]
  403138:	lsr	x1, x1, #8
  40313c:	strb	w1, [x0, #1]
  403140:	lsr	x1, x1, #8
  403144:	ldr	x19, [sp, #16]
  403148:	strb	w1, [x0]
  40314c:	ldp	x29, x30, [sp], #32
  403150:	ret
  403154:	adrp	x1, 405000 <warn@@Base+0x2070>
  403158:	add	x1, x1, #0x447
  40315c:	mov	w19, w2
  403160:	mov	w2, #0x5                   	// #5
  403164:	mov	x0, xzr
  403168:	bl	4013b0 <dcgettext@plt>
  40316c:	mov	w1, w19
  403170:	bl	402ecc <error@@Base>
  403174:	bl	4012f0 <abort@plt>
  403178:	stp	x29, x30, [sp, #-32]!
  40317c:	sub	w9, w1, #0x1
  403180:	cmp	w9, #0x7
  403184:	str	x19, [sp, #16]
  403188:	mov	x29, sp
  40318c:	b.hi	40322c <warn@@Base+0x29c>  // b.pmore
  403190:	adrp	x10, 405000 <warn@@Base+0x2070>
  403194:	add	x10, x10, #0x415
  403198:	adr	x11, 4031ac <warn@@Base+0x21c>
  40319c:	ldrb	w12, [x10, x9]
  4031a0:	add	x11, x11, x12, lsl #2
  4031a4:	mov	x8, x0
  4031a8:	br	x11
  4031ac:	ldrb	w0, [x8]
  4031b0:	b	403220 <warn@@Base+0x290>
  4031b4:	ldr	w0, [x8]
  4031b8:	ldrb	w8, [x8, #4]
  4031bc:	bfi	x0, x8, #32, #8
  4031c0:	b	403220 <warn@@Base+0x290>
  4031c4:	ldrh	w0, [x8]
  4031c8:	ldrb	w8, [x8, #2]
  4031cc:	bfi	x0, x8, #16, #8
  4031d0:	b	403220 <warn@@Base+0x290>
  4031d4:	ldrh	w0, [x8]
  4031d8:	b	403220 <warn@@Base+0x290>
  4031dc:	ldr	w0, [x8]
  4031e0:	b	403220 <warn@@Base+0x290>
  4031e4:	ldr	x0, [x8]
  4031e8:	b	403220 <warn@@Base+0x290>
  4031ec:	ldr	w0, [x8]
  4031f0:	ldrb	w9, [x8, #4]
  4031f4:	ldrb	w8, [x8, #5]
  4031f8:	bfi	x0, x9, #32, #8
  4031fc:	bfi	x0, x8, #40, #8
  403200:	b	403220 <warn@@Base+0x290>
  403204:	ldr	w0, [x8]
  403208:	ldrb	w9, [x8, #4]
  40320c:	ldrb	w10, [x8, #5]
  403210:	ldrb	w8, [x8, #6]
  403214:	bfi	x0, x9, #32, #8
  403218:	bfi	x0, x10, #40, #8
  40321c:	bfi	x0, x8, #48, #8
  403220:	ldr	x19, [sp, #16]
  403224:	ldp	x29, x30, [sp], #32
  403228:	ret
  40322c:	adrp	x8, 405000 <warn@@Base+0x2070>
  403230:	add	x8, x8, #0x447
  403234:	mov	w2, #0x5                   	// #5
  403238:	mov	x0, xzr
  40323c:	mov	w19, w1
  403240:	mov	x1, x8
  403244:	bl	4013b0 <dcgettext@plt>
  403248:	mov	w1, w19
  40324c:	bl	402ecc <error@@Base>
  403250:	bl	4012f0 <abort@plt>
  403254:	stp	x29, x30, [sp, #-32]!
  403258:	sub	w8, w1, #0x1
  40325c:	cmp	w8, #0x7
  403260:	str	x19, [sp, #16]
  403264:	mov	x29, sp
  403268:	b.hi	403338 <warn@@Base+0x3a8>  // b.pmore
  40326c:	adrp	x9, 405000 <warn@@Base+0x2070>
  403270:	add	x9, x9, #0x41d
  403274:	adr	x10, 403284 <warn@@Base+0x2f4>
  403278:	ldrb	w11, [x9, x8]
  40327c:	add	x10, x10, x11, lsl #2
  403280:	br	x10
  403284:	ldrb	w0, [x0]
  403288:	b	40332c <warn@@Base+0x39c>
  40328c:	ldur	w8, [x0, #1]
  403290:	ldrb	w9, [x0]
  403294:	lsl	x8, x8, #32
  403298:	rev	x0, x8
  40329c:	bfi	x0, x9, #32, #8
  4032a0:	b	40332c <warn@@Base+0x39c>
  4032a4:	ldurh	w8, [x0, #1]
  4032a8:	ldrb	w9, [x0]
  4032ac:	lsl	x8, x8, #48
  4032b0:	rev	x0, x8
  4032b4:	bfi	x0, x9, #16, #8
  4032b8:	b	40332c <warn@@Base+0x39c>
  4032bc:	ldrh	w8, [x0]
  4032c0:	lsl	x8, x8, #48
  4032c4:	rev	x0, x8
  4032c8:	b	40332c <warn@@Base+0x39c>
  4032cc:	ldr	w8, [x0]
  4032d0:	lsl	x8, x8, #32
  4032d4:	rev	x0, x8
  4032d8:	b	40332c <warn@@Base+0x39c>
  4032dc:	ldr	x8, [x0]
  4032e0:	rev	x0, x8
  4032e4:	b	40332c <warn@@Base+0x39c>
  4032e8:	ldur	w8, [x0, #2]
  4032ec:	ldrb	w9, [x0, #1]
  4032f0:	ldrb	w10, [x0]
  4032f4:	lsl	x8, x8, #32
  4032f8:	rev	x0, x8
  4032fc:	bfi	x0, x9, #32, #8
  403300:	bfi	x0, x10, #40, #8
  403304:	b	40332c <warn@@Base+0x39c>
  403308:	ldur	w8, [x0, #3]
  40330c:	ldrb	w9, [x0, #2]
  403310:	ldrb	w10, [x0, #1]
  403314:	ldrb	w11, [x0]
  403318:	lsl	x8, x8, #32
  40331c:	rev	x0, x8
  403320:	bfi	x0, x9, #32, #8
  403324:	bfi	x0, x10, #40, #8
  403328:	bfi	x0, x11, #48, #8
  40332c:	ldr	x19, [sp, #16]
  403330:	ldp	x29, x30, [sp], #32
  403334:	ret
  403338:	adrp	x8, 405000 <warn@@Base+0x2070>
  40333c:	add	x8, x8, #0x447
  403340:	mov	w2, #0x5                   	// #5
  403344:	mov	x0, xzr
  403348:	mov	w19, w1
  40334c:	mov	x1, x8
  403350:	bl	4013b0 <dcgettext@plt>
  403354:	mov	w1, w19
  403358:	bl	402ecc <error@@Base>
  40335c:	bl	4012f0 <abort@plt>
  403360:	stp	x29, x30, [sp, #-32]!
  403364:	adrp	x8, 417000 <warn@@Base+0x14070>
  403368:	ldr	x8, [x8, #1064]
  40336c:	str	x19, [sp, #16]
  403370:	mov	x29, sp
  403374:	mov	w19, w1
  403378:	blr	x8
  40337c:	sub	w8, w19, #0x1
  403380:	cmp	w8, #0x7
  403384:	b.hi	4033dc <warn@@Base+0x44c>  // b.pmore
  403388:	adrp	x9, 405000 <warn@@Base+0x2070>
  40338c:	add	x9, x9, #0x425
  403390:	adr	x10, 4033a0 <warn@@Base+0x410>
  403394:	ldrb	w11, [x9, x8]
  403398:	add	x10, x10, x11, lsl #2
  40339c:	br	x10
  4033a0:	eor	x8, x0, #0x80
  4033a4:	sub	x0, x8, #0x80
  4033a8:	b	4033d0 <warn@@Base+0x440>
  4033ac:	eor	x8, x0, #0x80000000
  4033b0:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4033b4:	add	x0, x8, x9
  4033b8:	b	4033d0 <warn@@Base+0x440>
  4033bc:	eor	x8, x0, #0x8000
  4033c0:	sub	x0, x8, #0x8, lsl #12
  4033c4:	b	4033d0 <warn@@Base+0x440>
  4033c8:	eor	x8, x0, #0x800000
  4033cc:	sub	x0, x8, #0x800, lsl #12
  4033d0:	ldr	x19, [sp, #16]
  4033d4:	ldp	x29, x30, [sp], #32
  4033d8:	ret
  4033dc:	bl	4012f0 <abort@plt>
  4033e0:	stp	x29, x30, [sp, #-48]!
  4033e4:	adrp	x8, 417000 <warn@@Base+0x14070>
  4033e8:	ldr	x8, [x8, #1064]
  4033ec:	adrp	x9, 403000 <warn@@Base+0x70>
  4033f0:	add	x9, x9, #0x254
  4033f4:	str	x21, [sp, #16]
  4033f8:	stp	x20, x19, [sp, #32]
  4033fc:	mov	x19, x2
  403400:	mov	x20, x1
  403404:	cmp	x8, x9
  403408:	mov	x21, x0
  40340c:	mov	x29, sp
  403410:	b.eq	403434 <warn@@Base+0x4a4>  // b.none
  403414:	add	x0, x21, #0x4
  403418:	mov	w1, #0x4                   	// #4
  40341c:	bl	403178 <warn@@Base+0x1e8>
  403420:	str	x0, [x20]
  403424:	mov	w1, #0x4                   	// #4
  403428:	mov	x0, x21
  40342c:	bl	403178 <warn@@Base+0x1e8>
  403430:	b	403450 <warn@@Base+0x4c0>
  403434:	mov	w1, #0x4                   	// #4
  403438:	mov	x0, x21
  40343c:	bl	403254 <warn@@Base+0x2c4>
  403440:	str	x0, [x20]
  403444:	add	x0, x21, #0x4
  403448:	mov	w1, #0x4                   	// #4
  40344c:	bl	403254 <warn@@Base+0x2c4>
  403450:	str	x0, [x19]
  403454:	ldp	x20, x19, [sp, #32]
  403458:	ldr	x21, [sp, #16]
  40345c:	ldp	x29, x30, [sp], #48
  403460:	ret
  403464:	stp	x29, x30, [sp, #-64]!
  403468:	stp	x24, x23, [sp, #16]
  40346c:	stp	x22, x21, [sp, #32]
  403470:	stp	x20, x19, [sp, #48]
  403474:	mov	x29, sp
  403478:	mov	x19, x2
  40347c:	mov	x20, x1
  403480:	mov	x22, x0
  403484:	bl	4046d4 <warn@@Base+0x1744>
  403488:	subs	x23, x0, x22
  40348c:	b.eq	4034f0 <warn@@Base+0x560>  // b.none
  403490:	ldrb	w8, [x20]
  403494:	cmp	w8, #0x2f
  403498:	b.eq	4034f0 <warn@@Base+0x560>  // b.none
  40349c:	add	x24, x23, x19
  4034a0:	add	x0, x24, #0x1
  4034a4:	cmp	x0, x23
  4034a8:	b.cc	40351c <warn@@Base+0x58c>  // b.lo, b.ul, b.last
  4034ac:	cmp	x0, x19
  4034b0:	b.cc	40351c <warn@@Base+0x58c>  // b.lo, b.ul, b.last
  4034b4:	bl	401220 <malloc@plt>
  4034b8:	mov	x21, x0
  4034bc:	cbz	x0, 403544 <warn@@Base+0x5b4>
  4034c0:	mov	x0, x21
  4034c4:	mov	x1, x22
  4034c8:	mov	x2, x23
  4034cc:	bl	401160 <memcpy@plt>
  4034d0:	add	x0, x21, x23
  4034d4:	mov	x1, x20
  4034d8:	mov	x2, x19
  4034dc:	bl	401160 <memcpy@plt>
  4034e0:	mov	w8, #0x1                   	// #1
  4034e4:	strb	wzr, [x21, x24]
  4034e8:	cbz	w8, 403560 <warn@@Base+0x5d0>
  4034ec:	b	403564 <warn@@Base+0x5d4>
  4034f0:	adds	x0, x19, #0x1
  4034f4:	b.cs	403560 <warn@@Base+0x5d0>  // b.hs, b.nlast
  4034f8:	bl	401220 <malloc@plt>
  4034fc:	mov	x21, x0
  403500:	cbz	x0, 40357c <warn@@Base+0x5ec>
  403504:	mov	x0, x21
  403508:	mov	x1, x20
  40350c:	mov	x2, x19
  403510:	bl	401160 <memcpy@plt>
  403514:	strb	wzr, [x21, x19]
  403518:	b	403564 <warn@@Base+0x5d4>
  40351c:	adrp	x1, 405000 <warn@@Base+0x2070>
  403520:	add	x1, x1, #0x471
  403524:	mov	w2, #0x5                   	// #5
  403528:	mov	x0, xzr
  40352c:	bl	4013b0 <dcgettext@plt>
  403530:	mov	x1, x19
  403534:	bl	402ecc <error@@Base>
  403538:	mov	w8, wzr
  40353c:	cbz	w8, 403560 <warn@@Base+0x5d0>
  403540:	b	403564 <warn@@Base+0x5d4>
  403544:	adrp	x1, 405000 <warn@@Base+0x2070>
  403548:	add	x1, x1, #0x462
  40354c:	mov	w2, #0x5                   	// #5
  403550:	bl	4013b0 <dcgettext@plt>
  403554:	bl	402ecc <error@@Base>
  403558:	mov	w8, wzr
  40355c:	cbnz	w8, 403564 <warn@@Base+0x5d4>
  403560:	mov	x21, xzr
  403564:	mov	x0, x21
  403568:	ldp	x20, x19, [sp, #48]
  40356c:	ldp	x22, x21, [sp, #32]
  403570:	ldp	x24, x23, [sp, #16]
  403574:	ldp	x29, x30, [sp], #64
  403578:	ret
  40357c:	adrp	x1, 405000 <warn@@Base+0x2070>
  403580:	add	x1, x1, #0x462
  403584:	mov	w2, #0x5                   	// #5
  403588:	bl	4013b0 <dcgettext@plt>
  40358c:	bl	402ecc <error@@Base>
  403590:	b	403564 <warn@@Base+0x5d4>
  403594:	stp	x29, x30, [sp, #-64]!
  403598:	stp	x20, x19, [sp, #48]
  40359c:	mov	x20, x0
  4035a0:	mov	x0, x1
  4035a4:	stp	x24, x23, [sp, #16]
  4035a8:	stp	x22, x21, [sp, #32]
  4035ac:	mov	x29, sp
  4035b0:	mov	w23, w4
  4035b4:	mov	w22, w3
  4035b8:	mov	x21, x2
  4035bc:	mov	x19, x1
  4035c0:	bl	4012b0 <strdup@plt>
  4035c4:	stp	x0, x21, [x20]
  4035c8:	movi	v0.2d, #0x0
  4035cc:	mov	w8, #0x8                   	// #8
  4035d0:	mov	w1, #0x8                   	// #8
  4035d4:	mov	x0, x21
  4035d8:	mov	w2, wzr
  4035dc:	stp	w22, wzr, [x20, #80]
  4035e0:	stp	q0, q0, [x20, #16]
  4035e4:	str	q0, [x20, #48]
  4035e8:	stp	xzr, x8, [x20, #64]
  4035ec:	bl	4012e0 <fseek@plt>
  4035f0:	cbz	w0, 40362c <warn@@Base+0x69c>
  4035f4:	adrp	x1, 405000 <warn@@Base+0x2070>
  4035f8:	add	x1, x1, #0x4a3
  4035fc:	mov	w2, #0x5                   	// #5
  403600:	mov	x0, xzr
  403604:	bl	4013b0 <dcgettext@plt>
  403608:	mov	x1, x19
  40360c:	bl	402ecc <error@@Base>
  403610:	mov	w24, #0x1                   	// #1
  403614:	mov	w0, w24
  403618:	ldp	x20, x19, [sp, #48]
  40361c:	ldp	x22, x21, [sp, #32]
  403620:	ldp	x24, x23, [sp, #16]
  403624:	ldp	x29, x30, [sp], #64
  403628:	ret
  40362c:	add	x22, x20, #0x58
  403630:	mov	w1, #0x1                   	// #1
  403634:	mov	w2, #0x3c                  	// #60
  403638:	mov	x0, x22
  40363c:	mov	x3, x21
  403640:	bl	401350 <fread@plt>
  403644:	cbz	x0, 4036fc <warn@@Base+0x76c>
  403648:	cmp	x0, #0x3c
  40364c:	b.ne	4036a4 <warn@@Base+0x714>  // b.any
  403650:	adrp	x1, 405000 <warn@@Base+0x2070>
  403654:	add	x1, x1, #0x4cf
  403658:	mov	w2, #0x10                  	// #16
  40365c:	mov	x0, x22
  403660:	bl	401230 <strncmp@plt>
  403664:	cbz	w0, 4036b0 <warn@@Base+0x720>
  403668:	adrp	x1, 405000 <warn@@Base+0x2070>
  40366c:	add	x1, x1, #0x4e0
  403670:	mov	w2, #0x10                  	// #16
  403674:	mov	x0, x22
  403678:	bl	401230 <strncmp@plt>
  40367c:	cbz	w0, 4036c8 <warn@@Base+0x738>
  403680:	cbz	w23, 4036e4 <warn@@Base+0x754>
  403684:	adrp	x1, 405000 <warn@@Base+0x2070>
  403688:	add	x1, x1, #0x4f1
  40368c:	mov	w2, #0x5                   	// #5
  403690:	mov	x0, xzr
  403694:	bl	4013b0 <dcgettext@plt>
  403698:	mov	x1, x19
  40369c:	bl	4013d0 <printf@plt>
  4036a0:	b	4036e4 <warn@@Base+0x754>
  4036a4:	adrp	x1, 405000 <warn@@Base+0x2070>
  4036a8:	add	x1, x1, #0x9b
  4036ac:	b	4035fc <warn@@Base+0x66c>
  4036b0:	mov	w1, #0x4                   	// #4
  4036b4:	mov	x0, x20
  4036b8:	mov	w2, w23
  4036bc:	bl	4037ec <warn@@Base+0x85c>
  4036c0:	cbnz	w0, 4036e4 <warn@@Base+0x754>
  4036c4:	b	403610 <warn@@Base+0x680>
  4036c8:	mov	w24, #0x1                   	// #1
  4036cc:	mov	w1, #0x8                   	// #8
  4036d0:	mov	x0, x20
  4036d4:	mov	w2, w23
  4036d8:	str	w24, [x20, #84]
  4036dc:	bl	4037ec <warn@@Base+0x85c>
  4036e0:	cbz	w0, 403614 <warn@@Base+0x684>
  4036e4:	adrp	x1, 405000 <warn@@Base+0x2070>
  4036e8:	add	x1, x1, #0x50a
  4036ec:	mov	w2, #0x10                  	// #16
  4036f0:	mov	x0, x22
  4036f4:	bl	401230 <strncmp@plt>
  4036f8:	cbz	w0, 403704 <warn@@Base+0x774>
  4036fc:	mov	w24, wzr
  403700:	b	403614 <warn@@Base+0x684>
  403704:	ldrb	w23, [x20, #146]
  403708:	add	x0, x20, #0x88
  40370c:	mov	w2, #0xa                   	// #10
  403710:	mov	x1, xzr
  403714:	strb	wzr, [x20, #146]
  403718:	bl	401180 <strtoul@plt>
  40371c:	cmp	x0, #0x7
  403720:	str	x0, [x20, #56]
  403724:	strb	w23, [x20, #146]
  403728:	b.hi	403738 <warn@@Base+0x7a8>  // b.pmore
  40372c:	adrp	x1, 405000 <warn@@Base+0x2070>
  403730:	add	x1, x1, #0x51b
  403734:	b	4037a0 <warn@@Base+0x810>
  403738:	mov	x22, x0
  40373c:	tbnz	x0, #63, 403798 <warn@@Base+0x808>
  403740:	ldr	x8, [x20, #72]
  403744:	add	x0, x22, #0x1
  403748:	add	x8, x22, x8
  40374c:	add	x8, x8, #0x3c
  403750:	str	x8, [x20, #72]
  403754:	bl	401220 <malloc@plt>
  403758:	str	x0, [x20, #48]
  40375c:	cbz	x0, 4037bc <warn@@Base+0x82c>
  403760:	mov	w2, #0x1                   	// #1
  403764:	mov	x1, x22
  403768:	mov	x3, x21
  40376c:	bl	401350 <fread@plt>
  403770:	cmp	x0, #0x1
  403774:	b.ne	4037d4 <warn@@Base+0x844>  // b.any
  403778:	ldrb	w8, [x20, #56]
  40377c:	tbz	w8, #0, 403788 <warn@@Base+0x7f8>
  403780:	mov	x0, x21
  403784:	bl	4012a0 <getc@plt>
  403788:	ldp	x8, x9, [x20, #48]
  40378c:	mov	w24, wzr
  403790:	strb	wzr, [x8, x9]
  403794:	b	403614 <warn@@Base+0x684>
  403798:	adrp	x1, 405000 <warn@@Base+0x2070>
  40379c:	add	x1, x1, #0x54b
  4037a0:	mov	w2, #0x5                   	// #5
  4037a4:	mov	x0, xzr
  4037a8:	bl	4013b0 <dcgettext@plt>
  4037ac:	ldr	x2, [x20, #56]
  4037b0:	mov	x1, x19
  4037b4:	bl	402ecc <error@@Base>
  4037b8:	b	403610 <warn@@Base+0x680>
  4037bc:	adrp	x1, 405000 <warn@@Base+0x2070>
  4037c0:	add	x1, x1, #0x57b
  4037c4:	mov	w2, #0x5                   	// #5
  4037c8:	bl	4013b0 <dcgettext@plt>
  4037cc:	bl	402ecc <error@@Base>
  4037d0:	b	403610 <warn@@Base+0x680>
  4037d4:	ldr	x0, [x20, #48]
  4037d8:	bl	401360 <free@plt>
  4037dc:	adrp	x1, 405000 <warn@@Base+0x2070>
  4037e0:	str	xzr, [x20, #48]
  4037e4:	add	x1, x1, #0x5af
  4037e8:	b	4035fc <warn@@Base+0x66c>
  4037ec:	stp	x29, x30, [sp, #-80]!
  4037f0:	stp	x24, x23, [sp, #32]
  4037f4:	stp	x22, x21, [sp, #48]
  4037f8:	stp	x20, x19, [sp, #64]
  4037fc:	ldrb	w23, [x0, #146]
  403800:	mov	w21, w2
  403804:	mov	w20, w1
  403808:	mov	x19, x0
  40380c:	strb	wzr, [x0, #146]
  403810:	add	x0, x0, #0x88
  403814:	mov	w2, #0xa                   	// #10
  403818:	mov	x1, xzr
  40381c:	str	x25, [sp, #16]
  403820:	mov	x29, sp
  403824:	bl	401180 <strtoul@plt>
  403828:	mov	x22, x0
  40382c:	strb	w23, [x19, #146]
  403830:	tbnz	x0, #63, 403870 <warn@@Base+0x8e0>
  403834:	ldr	x8, [x19, #72]
  403838:	and	x9, x22, #0x1
  40383c:	add	x1, x9, x22
  403840:	add	x8, x1, x8
  403844:	add	x8, x8, #0x3c
  403848:	str	x8, [x19, #72]
  40384c:	cbz	w21, 403894 <warn@@Base+0x904>
  403850:	cmp	w20, #0x9
  403854:	b.cs	403a98 <warn@@Base+0xb08>  // b.hs, b.nlast
  403858:	mov	w21, w20
  40385c:	subs	x22, x1, x21
  403860:	b.cs	4038b0 <warn@@Base+0x920>  // b.hs, b.nlast
  403864:	adrp	x1, 405000 <warn@@Base+0x2070>
  403868:	add	x1, x1, #0x7b8
  40386c:	b	403a1c <warn@@Base+0xa8c>
  403870:	adrp	x1, 405000 <warn@@Base+0x2070>
  403874:	add	x1, x1, #0x6c7
  403878:	mov	w2, #0x5                   	// #5
  40387c:	mov	x0, xzr
  403880:	bl	4013b0 <dcgettext@plt>
  403884:	ldr	x1, [x19]
  403888:	mov	x2, x22
  40388c:	bl	402ecc <error@@Base>
  403890:	b	403a30 <warn@@Base+0xaa0>
  403894:	ldr	x0, [x19, #8]
  403898:	mov	w2, #0x1                   	// #1
  40389c:	bl	4012e0 <fseek@plt>
  4038a0:	cbz	w0, 4039a0 <warn@@Base+0xa10>
  4038a4:	adrp	x1, 405000 <warn@@Base+0x2070>
  4038a8:	add	x1, x1, #0x6ed
  4038ac:	b	403a1c <warn@@Base+0xa8c>
  4038b0:	ldr	x3, [x19, #8]
  4038b4:	add	x0, x29, #0x18
  4038b8:	mov	w1, #0x1                   	// #1
  4038bc:	mov	x2, x21
  4038c0:	bl	401350 <fread@plt>
  4038c4:	cmp	x0, x21
  4038c8:	b.ne	403a14 <warn@@Base+0xa84>  // b.any
  4038cc:	add	x0, x29, #0x18
  4038d0:	mov	w1, w20
  4038d4:	bl	403254 <warn@@Base+0x2c4>
  4038d8:	cmp	x22, x0
  4038dc:	str	x0, [x19, #16]
  4038e0:	b.cc	4039d0 <warn@@Base+0xa40>  // b.lo, b.ul, b.last
  4038e4:	mov	x24, x0
  4038e8:	mul	x0, x0, x21
  4038ec:	cmp	x22, x0
  4038f0:	b.cc	4039d0 <warn@@Base+0xa40>  // b.lo, b.ul, b.last
  4038f4:	bl	401220 <malloc@plt>
  4038f8:	cbz	x0, 4039fc <warn@@Base+0xa6c>
  4038fc:	ldr	x3, [x19, #8]
  403900:	mov	x1, x21
  403904:	mov	x2, x24
  403908:	mov	x23, x0
  40390c:	bl	401350 <fread@plt>
  403910:	ldr	x24, [x19, #16]
  403914:	cmp	x0, x24
  403918:	b.ne	403a0c <warn@@Base+0xa7c>  // b.any
  40391c:	lsl	x0, x24, #3
  403920:	bl	401220 <malloc@plt>
  403924:	str	x0, [x19, #24]
  403928:	cbz	x0, 403a50 <warn@@Base+0xac0>
  40392c:	ldr	x8, [x19, #16]
  403930:	msub	x22, x24, x21, x22
  403934:	cbz	x8, 403968 <warn@@Base+0x9d8>
  403938:	mov	x25, xzr
  40393c:	mov	x24, x23
  403940:	mov	x0, x24
  403944:	mov	w1, w20
  403948:	bl	403254 <warn@@Base+0x2c4>
  40394c:	ldr	x8, [x19, #24]
  403950:	add	x24, x24, x21
  403954:	str	x0, [x8, x25, lsl #3]
  403958:	ldr	x8, [x19, #16]
  40395c:	add	x25, x25, #0x1
  403960:	cmp	x25, x8
  403964:	b.cc	403940 <warn@@Base+0x9b0>  // b.lo, b.ul, b.last
  403968:	mov	x0, x23
  40396c:	bl	401360 <free@plt>
  403970:	cbz	x22, 403a74 <warn@@Base+0xae4>
  403974:	mov	x0, x22
  403978:	bl	401220 <malloc@plt>
  40397c:	str	x0, [x19, #32]
  403980:	cbz	x0, 403a80 <warn@@Base+0xaf0>
  403984:	ldr	x3, [x19, #8]
  403988:	mov	w1, #0x1                   	// #1
  40398c:	mov	x2, x22
  403990:	str	x22, [x19, #40]
  403994:	bl	401350 <fread@plt>
  403998:	cmp	x0, x22
  40399c:	b.ne	403a8c <warn@@Base+0xafc>  // b.any
  4039a0:	ldr	x3, [x19, #8]
  4039a4:	add	x0, x19, #0x58
  4039a8:	mov	w1, #0x1                   	// #1
  4039ac:	mov	w2, #0x3c                  	// #60
  4039b0:	mov	w20, #0x1                   	// #1
  4039b4:	bl	401350 <fread@plt>
  4039b8:	cbz	x0, 403a34 <warn@@Base+0xaa4>
  4039bc:	cmp	x0, #0x3c
  4039c0:	b.eq	403a34 <warn@@Base+0xaa4>  // b.none
  4039c4:	adrp	x1, 405000 <warn@@Base+0x2070>
  4039c8:	add	x1, x1, #0x972
  4039cc:	b	403a1c <warn@@Base+0xa8c>
  4039d0:	adrp	x1, 405000 <warn@@Base+0x2070>
  4039d4:	add	x1, x1, #0x7fa
  4039d8:	mov	w2, #0x5                   	// #5
  4039dc:	mov	x0, xzr
  4039e0:	bl	4013b0 <dcgettext@plt>
  4039e4:	ldr	x1, [x19]
  4039e8:	ldr	x2, [x19, #16]
  4039ec:	mov	w3, w20
  4039f0:	mov	x4, x22
  4039f4:	bl	402ecc <error@@Base>
  4039f8:	b	403a30 <warn@@Base+0xaa0>
  4039fc:	adrp	x1, 405000 <warn@@Base+0x2070>
  403a00:	add	x1, x1, #0x85b
  403a04:	mov	w2, #0x5                   	// #5
  403a08:	b	403a68 <warn@@Base+0xad8>
  403a0c:	mov	x0, x23
  403a10:	bl	401360 <free@plt>
  403a14:	adrp	x1, 405000 <warn@@Base+0x2070>
  403a18:	add	x1, x1, #0x7d8
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	mov	x0, xzr
  403a24:	bl	4013b0 <dcgettext@plt>
  403a28:	ldr	x1, [x19]
  403a2c:	bl	402ecc <error@@Base>
  403a30:	mov	w20, wzr
  403a34:	mov	w0, w20
  403a38:	ldp	x20, x19, [sp, #64]
  403a3c:	ldp	x22, x21, [sp, #48]
  403a40:	ldp	x24, x23, [sp, #32]
  403a44:	ldr	x25, [sp, #16]
  403a48:	ldp	x29, x30, [sp], #80
  403a4c:	ret
  403a50:	mov	x0, x23
  403a54:	bl	401360 <free@plt>
  403a58:	adrp	x1, 405000 <warn@@Base+0x2070>
  403a5c:	add	x1, x1, #0x895
  403a60:	mov	w2, #0x5                   	// #5
  403a64:	mov	x0, xzr
  403a68:	bl	4013b0 <dcgettext@plt>
  403a6c:	bl	402ecc <error@@Base>
  403a70:	b	403a30 <warn@@Base+0xaa0>
  403a74:	adrp	x1, 405000 <warn@@Base+0x2070>
  403a78:	add	x1, x1, #0x8d6
  403a7c:	b	403a1c <warn@@Base+0xa8c>
  403a80:	adrp	x1, 405000 <warn@@Base+0x2070>
  403a84:	add	x1, x1, #0x903
  403a88:	b	403a04 <warn@@Base+0xa74>
  403a8c:	adrp	x1, 405000 <warn@@Base+0x2070>
  403a90:	add	x1, x1, #0x943
  403a94:	b	403a1c <warn@@Base+0xa8c>
  403a98:	adrp	x0, 405000 <warn@@Base+0x2070>
  403a9c:	adrp	x1, 405000 <warn@@Base+0x2070>
  403aa0:	adrp	x3, 405000 <warn@@Base+0x2070>
  403aa4:	add	x0, x0, #0x716
  403aa8:	add	x1, x1, #0x73f
  403aac:	add	x3, x3, #0x758
  403ab0:	mov	w2, #0x1f9                 	// #505
  403ab4:	bl	4013e0 <__assert_fail@plt>
  403ab8:	stp	x29, x30, [sp, #-32]!
  403abc:	stp	x20, x19, [sp, #16]
  403ac0:	mov	x19, x0
  403ac4:	ldr	x0, [x0]
  403ac8:	mov	x20, x1
  403acc:	mov	x29, sp
  403ad0:	cbz	x0, 403ae0 <warn@@Base+0xb50>
  403ad4:	mov	x1, x20
  403ad8:	bl	401330 <strcmp@plt>
  403adc:	cbz	w0, 403b28 <warn@@Base+0xb98>
  403ae0:	ldr	x0, [x19, #8]
  403ae4:	cbz	x0, 403aec <warn@@Base+0xb5c>
  403ae8:	bl	401200 <fclose@plt>
  403aec:	mov	x0, x19
  403af0:	bl	403b34 <warn@@Base+0xba4>
  403af4:	adrp	x1, 405000 <warn@@Base+0x2070>
  403af8:	add	x1, x1, #0x5e1
  403afc:	mov	x0, x20
  403b00:	bl	401210 <fopen@plt>
  403b04:	cbz	x0, 403b24 <warn@@Base+0xb94>
  403b08:	mov	x2, x0
  403b0c:	mov	x0, x19
  403b10:	mov	x1, x20
  403b14:	mov	w3, wzr
  403b18:	mov	w4, wzr
  403b1c:	bl	403594 <warn@@Base+0x604>
  403b20:	b	403b28 <warn@@Base+0xb98>
  403b24:	mov	w0, #0x1                   	// #1
  403b28:	ldp	x20, x19, [sp, #16]
  403b2c:	ldp	x29, x30, [sp], #32
  403b30:	ret
  403b34:	stp	x29, x30, [sp, #-32]!
  403b38:	str	x19, [sp, #16]
  403b3c:	mov	x19, x0
  403b40:	ldr	x0, [x0]
  403b44:	mov	x29, sp
  403b48:	cbz	x0, 403b50 <warn@@Base+0xbc0>
  403b4c:	bl	401360 <free@plt>
  403b50:	ldr	x0, [x19, #24]
  403b54:	cbz	x0, 403b5c <warn@@Base+0xbcc>
  403b58:	bl	401360 <free@plt>
  403b5c:	ldr	x0, [x19, #32]
  403b60:	cbz	x0, 403b68 <warn@@Base+0xbd8>
  403b64:	bl	401360 <free@plt>
  403b68:	ldr	x0, [x19, #48]
  403b6c:	cbz	x0, 403b74 <warn@@Base+0xbe4>
  403b70:	bl	401360 <free@plt>
  403b74:	ldr	x19, [sp, #16]
  403b78:	ldp	x29, x30, [sp], #32
  403b7c:	ret
  403b80:	stp	x29, x30, [sp, #-64]!
  403b84:	str	x23, [sp, #16]
  403b88:	stp	x22, x21, [sp, #32]
  403b8c:	stp	x20, x19, [sp, #48]
  403b90:	mov	x22, x0
  403b94:	ldrb	w8, [x22, #88]!
  403b98:	mov	x19, x0
  403b9c:	mov	x29, sp
  403ba0:	cmp	w8, #0x2f
  403ba4:	b.ne	403c40 <warn@@Base+0xcb0>  // b.any
  403ba8:	ldr	x8, [x19, #48]
  403bac:	cbz	x8, 403c7c <warn@@Base+0xcec>
  403bb0:	ldr	x8, [x19, #56]
  403bb4:	cbz	x8, 403c7c <warn@@Base+0xcec>
  403bb8:	ldrb	w22, [x19, #146]
  403bbc:	mov	x21, x1
  403bc0:	add	x0, x19, #0x59
  403bc4:	add	x1, x29, #0x18
  403bc8:	mov	w2, #0xa                   	// #10
  403bcc:	str	xzr, [x19, #64]
  403bd0:	strb	wzr, [x19, #146]
  403bd4:	bl	401180 <strtoul@plt>
  403bd8:	ldr	w8, [x19, #80]
  403bdc:	mov	x20, x0
  403be0:	cbz	w8, 403c0c <warn@@Base+0xc7c>
  403be4:	ldr	x8, [x29, #24]
  403be8:	cbz	x8, 403c0c <warn@@Base+0xc7c>
  403bec:	ldrb	w9, [x8]
  403bf0:	cmp	w9, #0x3a
  403bf4:	b.ne	403c0c <warn@@Base+0xc7c>  // b.any
  403bf8:	add	x0, x8, #0x1
  403bfc:	mov	w2, #0xa                   	// #10
  403c00:	mov	x1, xzr
  403c04:	bl	401180 <strtoul@plt>
  403c08:	str	x0, [x19, #64]
  403c0c:	ldr	x8, [x19, #56]
  403c10:	strb	w22, [x19, #146]
  403c14:	cmp	x20, x8
  403c18:	b.ls	403ca8 <warn@@Base+0xd18>  // b.plast
  403c1c:	adrp	x1, 405000 <warn@@Base+0x2070>
  403c20:	add	x1, x1, #0x621
  403c24:	mov	w2, #0x5                   	// #5
  403c28:	mov	x0, xzr
  403c2c:	bl	4013b0 <dcgettext@plt>
  403c30:	mov	x1, x20
  403c34:	bl	402ecc <error@@Base>
  403c38:	mov	x22, xzr
  403c3c:	b	403d54 <warn@@Base+0xdc4>
  403c40:	mov	x8, xzr
  403c44:	add	x9, x19, #0x58
  403c48:	ldrb	w10, [x9, x8]
  403c4c:	cmp	w10, #0x2f
  403c50:	b.eq	403c9c <warn@@Base+0xd0c>  // b.none
  403c54:	add	x8, x8, #0x1
  403c58:	cmp	x8, #0x10
  403c5c:	b.ne	403c48 <warn@@Base+0xcb8>  // b.any
  403c60:	mov	w0, #0x11                  	// #17
  403c64:	bl	4047c8 <warn@@Base+0x1838>
  403c68:	ldr	q0, [x22]
  403c6c:	mov	x22, x0
  403c70:	strb	wzr, [x0, #16]
  403c74:	str	q0, [x0]
  403c78:	b	403d54 <warn@@Base+0xdc4>
  403c7c:	adrp	x1, 405000 <warn@@Base+0x2070>
  403c80:	add	x1, x1, #0x5e4
  403c84:	mov	w2, #0x5                   	// #5
  403c88:	mov	x0, xzr
  403c8c:	bl	4013b0 <dcgettext@plt>
  403c90:	bl	402ecc <error@@Base>
  403c94:	mov	x22, xzr
  403c98:	b	403d54 <warn@@Base+0xdc4>
  403c9c:	add	x8, x19, x8
  403ca0:	strb	wzr, [x8, #88]
  403ca4:	b	403d54 <warn@@Base+0xdc4>
  403ca8:	b.cs	403cd8 <warn@@Base+0xd48>  // b.hs, b.nlast
  403cac:	ldr	x10, [x19, #48]
  403cb0:	mov	x9, x20
  403cb4:	ldrb	w11, [x10, x9]
  403cb8:	cbz	w11, 403cdc <warn@@Base+0xd4c>
  403cbc:	cmp	w11, #0xa
  403cc0:	b.eq	403cdc <warn@@Base+0xd4c>  // b.none
  403cc4:	add	x9, x9, #0x1
  403cc8:	cmp	x8, x9
  403ccc:	b.ne	403cb4 <warn@@Base+0xd24>  // b.any
  403cd0:	mov	x9, x8
  403cd4:	b	403cdc <warn@@Base+0xd4c>
  403cd8:	mov	x9, x20
  403cdc:	cbz	x9, 403cf4 <warn@@Base+0xd64>
  403ce0:	ldr	x10, [x19, #48]
  403ce4:	sub	x11, x9, #0x1
  403ce8:	ldrb	w10, [x10, x11]
  403cec:	cmp	w10, #0x2f
  403cf0:	csel	x9, x11, x9, eq  // eq = none
  403cf4:	ldr	x10, [x19, #48]
  403cf8:	cmp	x9, x8
  403cfc:	csel	x8, x8, x9, hi  // hi = pmore
  403d00:	strb	wzr, [x10, x8]
  403d04:	ldr	w9, [x19, #80]
  403d08:	cbz	w9, 403d4c <warn@@Base+0xdbc>
  403d0c:	ldr	x9, [x19, #64]
  403d10:	cbz	x9, 403d4c <warn@@Base+0xdbc>
  403d14:	subs	x2, x8, x20
  403d18:	b.ls	403d6c <warn@@Base+0xddc>  // b.plast
  403d1c:	ldr	x8, [x19, #48]
  403d20:	ldr	x0, [x19]
  403d24:	add	x1, x8, x20
  403d28:	bl	403464 <warn@@Base+0x4d4>
  403d2c:	mov	x23, x0
  403d30:	cbz	x0, 403d44 <warn@@Base+0xdb4>
  403d34:	mov	x0, x21
  403d38:	mov	x1, x23
  403d3c:	bl	403ab8 <warn@@Base+0xb28>
  403d40:	cbz	w0, 403d78 <warn@@Base+0xde8>
  403d44:	mov	x0, x23
  403d48:	bl	401360 <free@plt>
  403d4c:	ldr	x8, [x19, #48]
  403d50:	add	x22, x8, x20
  403d54:	mov	x0, x22
  403d58:	ldp	x20, x19, [sp, #48]
  403d5c:	ldp	x22, x21, [sp, #32]
  403d60:	ldr	x23, [sp, #16]
  403d64:	ldp	x29, x30, [sp], #64
  403d68:	ret
  403d6c:	adrp	x1, 405000 <warn@@Base+0x2070>
  403d70:	add	x1, x1, #0x65c
  403d74:	b	403c84 <warn@@Base+0xcf4>
  403d78:	ldr	x1, [x19, #64]
  403d7c:	mov	x0, x21
  403d80:	mov	x2, xzr
  403d84:	bl	403d9c <warn@@Base+0xe0c>
  403d88:	cbz	x0, 403d44 <warn@@Base+0xdb4>
  403d8c:	mov	x22, x0
  403d90:	mov	x0, x23
  403d94:	bl	401360 <free@plt>
  403d98:	b	403d54 <warn@@Base+0xdc4>
  403d9c:	stp	x29, x30, [sp, #-32]!
  403da0:	stp	x20, x19, [sp, #16]
  403da4:	mov	x19, x0
  403da8:	ldr	x0, [x0, #8]
  403dac:	mov	x20, x2
  403db0:	mov	w2, wzr
  403db4:	mov	x29, sp
  403db8:	bl	4012e0 <fseek@plt>
  403dbc:	cbz	w0, 403dcc <warn@@Base+0xe3c>
  403dc0:	adrp	x1, 405000 <warn@@Base+0x2070>
  403dc4:	add	x1, x1, #0x67e
  403dc8:	b	403e08 <warn@@Base+0xe78>
  403dcc:	ldr	x3, [x19, #8]
  403dd0:	add	x0, x19, #0x58
  403dd4:	mov	w1, #0x1                   	// #1
  403dd8:	mov	w2, #0x3c                  	// #60
  403ddc:	bl	401350 <fread@plt>
  403de0:	cmp	x0, #0x3c
  403de4:	b.ne	403e00 <warn@@Base+0xe70>  // b.any
  403de8:	ldrh	w8, [x19, #146]
  403dec:	cmp	w8, #0xa60
  403df0:	b.eq	403e2c <warn@@Base+0xe9c>  // b.none
  403df4:	adrp	x1, 405000 <warn@@Base+0x2070>
  403df8:	add	x1, x1, #0xc1
  403dfc:	b	403e08 <warn@@Base+0xe78>
  403e00:	adrp	x1, 405000 <warn@@Base+0x2070>
  403e04:	add	x1, x1, #0x9b
  403e08:	mov	w2, #0x5                   	// #5
  403e0c:	mov	x0, xzr
  403e10:	bl	4013b0 <dcgettext@plt>
  403e14:	ldr	x1, [x19]
  403e18:	bl	402ecc <error@@Base>
  403e1c:	mov	x0, xzr
  403e20:	ldp	x20, x19, [sp, #16]
  403e24:	ldp	x29, x30, [sp], #32
  403e28:	ret
  403e2c:	mov	x0, x19
  403e30:	mov	x1, x20
  403e34:	bl	403b80 <warn@@Base+0xbf0>
  403e38:	b	403e20 <warn@@Base+0xe90>
  403e3c:	stp	x29, x30, [sp, #-80]!
  403e40:	stp	x22, x21, [sp, #48]
  403e44:	mov	x21, x1
  403e48:	adrp	x1, 405000 <warn@@Base+0x2070>
  403e4c:	stp	x24, x23, [sp, #32]
  403e50:	stp	x20, x19, [sp, #64]
  403e54:	mov	x19, x2
  403e58:	mov	x23, x0
  403e5c:	add	x1, x1, #0x6a4
  403e60:	mov	w2, #0x5                   	// #5
  403e64:	mov	x0, xzr
  403e68:	stp	x26, x25, [sp, #16]
  403e6c:	mov	x29, sp
  403e70:	bl	4013b0 <dcgettext@plt>
  403e74:	ldr	x20, [x23]
  403e78:	mov	x22, x0
  403e7c:	mov	x0, x20
  403e80:	bl	401190 <strlen@plt>
  403e84:	mov	x24, x0
  403e88:	mov	x0, x19
  403e8c:	bl	401190 <strlen@plt>
  403e90:	ldr	w26, [x23, #80]
  403e94:	add	x8, x24, x0
  403e98:	add	x24, x8, #0x3
  403e9c:	cbz	w26, 403ec0 <warn@@Base+0xf30>
  403ea0:	ldr	x8, [x23, #64]
  403ea4:	cbz	x8, 403ec0 <warn@@Base+0xf30>
  403ea8:	ldr	x0, [x21]
  403eac:	cbnz	x0, 403eb4 <warn@@Base+0xf24>
  403eb0:	mov	x0, x22
  403eb4:	bl	401190 <strlen@plt>
  403eb8:	add	x8, x24, x0
  403ebc:	add	x24, x8, #0x2
  403ec0:	mov	x0, x24
  403ec4:	bl	401220 <malloc@plt>
  403ec8:	mov	x25, x0
  403ecc:	cbz	x0, 403efc <warn@@Base+0xf6c>
  403ed0:	cbz	w26, 403f24 <warn@@Base+0xf94>
  403ed4:	ldr	x8, [x23, #64]
  403ed8:	cbz	x8, 403f14 <warn@@Base+0xf84>
  403edc:	ldr	x4, [x21]
  403ee0:	cbz	x4, 403f44 <warn@@Base+0xfb4>
  403ee4:	adrp	x2, 405000 <warn@@Base+0x2070>
  403ee8:	add	x2, x2, #0x6ae
  403eec:	mov	x0, x25
  403ef0:	mov	x1, x24
  403ef4:	mov	x3, x20
  403ef8:	b	403f5c <warn@@Base+0xfcc>
  403efc:	adrp	x1, 405000 <warn@@Base+0x2070>
  403f00:	add	x1, x1, #0x462
  403f04:	mov	w2, #0x5                   	// #5
  403f08:	bl	4013b0 <dcgettext@plt>
  403f0c:	bl	402ecc <error@@Base>
  403f10:	b	403f64 <warn@@Base+0xfd4>
  403f14:	cbz	w26, 403f24 <warn@@Base+0xf94>
  403f18:	adrp	x2, 405000 <warn@@Base+0x2070>
  403f1c:	add	x2, x2, #0x6b9
  403f20:	b	403f2c <warn@@Base+0xf9c>
  403f24:	adrp	x2, 405000 <warn@@Base+0x2070>
  403f28:	add	x2, x2, #0x6c0
  403f2c:	mov	x0, x25
  403f30:	mov	x1, x24
  403f34:	mov	x3, x20
  403f38:	mov	x4, x19
  403f3c:	bl	4011e0 <snprintf@plt>
  403f40:	b	403f64 <warn@@Base+0xfd4>
  403f44:	adrp	x2, 405000 <warn@@Base+0x2070>
  403f48:	add	x2, x2, #0x6ae
  403f4c:	mov	x0, x25
  403f50:	mov	x1, x24
  403f54:	mov	x3, x20
  403f58:	mov	x4, x22
  403f5c:	mov	x5, x19
  403f60:	bl	4011e0 <snprintf@plt>
  403f64:	mov	x0, x25
  403f68:	ldp	x20, x19, [sp, #64]
  403f6c:	ldp	x22, x21, [sp, #48]
  403f70:	ldp	x24, x23, [sp, #32]
  403f74:	ldp	x26, x25, [sp, #16]
  403f78:	ldp	x29, x30, [sp], #80
  403f7c:	ret
  403f80:	stp	x29, x30, [sp, #-48]!
  403f84:	str	x21, [sp, #16]
  403f88:	stp	x20, x19, [sp, #32]
  403f8c:	mov	x29, sp
  403f90:	cbz	x0, 403fec <warn@@Base+0x105c>
  403f94:	mov	x20, x0
  403f98:	mov	x8, xzr
  403f9c:	ldr	x9, [x20, x8]
  403fa0:	add	x8, x8, #0x8
  403fa4:	cbnz	x9, 403f9c <warn@@Base+0x100c>
  403fa8:	and	x0, x8, #0x7fffffff8
  403fac:	bl	4047c8 <warn@@Base+0x1838>
  403fb0:	ldr	x8, [x20]
  403fb4:	mov	x19, x0
  403fb8:	cbz	x8, 403fe4 <warn@@Base+0x1054>
  403fbc:	mov	x21, xzr
  403fc0:	add	x20, x20, #0x8
  403fc4:	mov	x0, x8
  403fc8:	bl	404890 <warn@@Base+0x1900>
  403fcc:	lsl	x8, x21, #3
  403fd0:	str	x0, [x19, x8]
  403fd4:	ldr	x8, [x20, x8]
  403fd8:	add	x21, x21, #0x1
  403fdc:	cbnz	x8, 403fc4 <warn@@Base+0x1034>
  403fe0:	and	x8, x21, #0xffffffff
  403fe4:	str	xzr, [x19, x8, lsl #3]
  403fe8:	b	403ff0 <warn@@Base+0x1060>
  403fec:	mov	x19, xzr
  403ff0:	mov	x0, x19
  403ff4:	ldp	x20, x19, [sp, #32]
  403ff8:	ldr	x21, [sp, #16]
  403ffc:	ldp	x29, x30, [sp], #48
  404000:	ret
  404004:	cbz	x0, 404040 <warn@@Base+0x10b0>
  404008:	stp	x29, x30, [sp, #-32]!
  40400c:	stp	x20, x19, [sp, #16]
  404010:	mov	x19, x0
  404014:	ldr	x0, [x0]
  404018:	mov	x29, sp
  40401c:	cbz	x0, 404030 <warn@@Base+0x10a0>
  404020:	add	x20, x19, #0x8
  404024:	bl	401360 <free@plt>
  404028:	ldr	x0, [x20], #8
  40402c:	cbnz	x0, 404024 <warn@@Base+0x1094>
  404030:	mov	x0, x19
  404034:	bl	401360 <free@plt>
  404038:	ldp	x20, x19, [sp, #16]
  40403c:	ldp	x29, x30, [sp], #32
  404040:	ret
  404044:	sub	sp, sp, #0x60
  404048:	stp	x29, x30, [sp, #16]
  40404c:	stp	x26, x25, [sp, #32]
  404050:	stp	x24, x23, [sp, #48]
  404054:	stp	x22, x21, [sp, #64]
  404058:	stp	x20, x19, [sp, #80]
  40405c:	add	x29, sp, #0x10
  404060:	str	x0, [sp, #8]
  404064:	cbz	x0, 4041fc <warn@@Base+0x126c>
  404068:	bl	401190 <strlen@plt>
  40406c:	add	x0, x0, #0x1
  404070:	bl	4047c8 <warn@@Base+0x1838>
  404074:	adrp	x22, 405000 <warn@@Base+0x2070>
  404078:	mov	x19, x0
  40407c:	mov	x21, xzr
  404080:	mov	w25, wzr
  404084:	mov	w24, wzr
  404088:	mov	w26, wzr
  40408c:	mov	w23, wzr
  404090:	mov	x20, xzr
  404094:	add	x22, x22, #0xa00
  404098:	b	4040cc <warn@@Base+0x113c>
  40409c:	mov	x8, x19
  4040a0:	mov	x0, x19
  4040a4:	strb	wzr, [x8]
  4040a8:	bl	404890 <warn@@Base+0x1900>
  4040ac:	str	x0, [x20, x21, lsl #3]
  4040b0:	add	x21, x21, #0x1
  4040b4:	add	x0, sp, #0x8
  4040b8:	str	xzr, [x20, x21, lsl #3]
  4040bc:	bl	404220 <warn@@Base+0x1290>
  4040c0:	ldr	x8, [sp, #8]
  4040c4:	ldrb	w8, [x8]
  4040c8:	cbz	w8, 4041f0 <warn@@Base+0x1260>
  4040cc:	add	x0, sp, #0x8
  4040d0:	bl	404220 <warn@@Base+0x1290>
  4040d4:	subs	w8, w23, #0x1
  4040d8:	b.cc	4040e8 <warn@@Base+0x1158>  // b.lo, b.ul, b.last
  4040dc:	sxtw	x8, w8
  4040e0:	cmp	x21, x8
  4040e4:	b.lt	404118 <warn@@Base+0x1188>  // b.tstop
  4040e8:	cbz	x20, 404104 <warn@@Base+0x1174>
  4040ec:	lsl	w23, w23, #1
  4040f0:	sbfiz	x1, x23, #3, #32
  4040f4:	mov	x0, x20
  4040f8:	bl	40484c <warn@@Base+0x18bc>
  4040fc:	mov	x20, x0
  404100:	b	404114 <warn@@Base+0x1184>
  404104:	mov	w0, #0x40                  	// #64
  404108:	bl	4047c8 <warn@@Base+0x1838>
  40410c:	mov	x20, x0
  404110:	mov	w23, #0x8                   	// #8
  404114:	str	xzr, [x20, x21, lsl #3]
  404118:	ldr	x8, [sp, #8]
  40411c:	ldrb	w9, [x8]
  404120:	cbz	w9, 40409c <warn@@Base+0x110c>
  404124:	mov	x8, x19
  404128:	b	404150 <warn@@Base+0x11c0>
  40412c:	mov	w25, wzr
  404130:	mov	w24, wzr
  404134:	mov	w26, wzr
  404138:	strb	w9, [x8], #1
  40413c:	ldr	x9, [sp, #8]
  404140:	add	x10, x9, #0x1
  404144:	str	x10, [sp, #8]
  404148:	ldrb	w9, [x9, #1]
  40414c:	cbz	w9, 4040a0 <warn@@Base+0x1110>
  404150:	orr	w10, w24, w25
  404154:	orr	w10, w10, w26
  404158:	cbnz	w10, 404168 <warn@@Base+0x11d8>
  40415c:	and	x10, x9, #0xff
  404160:	ldrh	w10, [x22, x10, lsl #1]
  404164:	tbnz	w10, #6, 4040a0 <warn@@Base+0x1110>
  404168:	cbnz	w26, 404134 <warn@@Base+0x11a4>
  40416c:	and	w10, w9, #0xff
  404170:	cmp	w10, #0x5c
  404174:	b.ne	404180 <warn@@Base+0x11f0>  // b.any
  404178:	mov	w26, #0x1                   	// #1
  40417c:	b	40413c <warn@@Base+0x11ac>
  404180:	and	w10, w9, #0xff
  404184:	cbnz	w25, 4041ac <warn@@Base+0x121c>
  404188:	cbnz	w24, 4041c0 <warn@@Base+0x1230>
  40418c:	cmp	w10, #0x27
  404190:	b.eq	4041d8 <warn@@Base+0x1248>  // b.none
  404194:	cmp	w10, #0x22
  404198:	b.ne	40412c <warn@@Base+0x119c>  // b.any
  40419c:	mov	w25, wzr
  4041a0:	mov	w26, wzr
  4041a4:	mov	w24, #0x1                   	// #1
  4041a8:	b	40413c <warn@@Base+0x11ac>
  4041ac:	cmp	w10, #0x27
  4041b0:	b.ne	404134 <warn@@Base+0x11a4>  // b.any
  4041b4:	mov	w25, wzr
  4041b8:	mov	w26, wzr
  4041bc:	b	40413c <warn@@Base+0x11ac>
  4041c0:	cmp	w10, #0x22
  4041c4:	b.ne	4041e8 <warn@@Base+0x1258>  // b.any
  4041c8:	mov	w25, wzr
  4041cc:	mov	w24, wzr
  4041d0:	mov	w26, wzr
  4041d4:	b	40413c <warn@@Base+0x11ac>
  4041d8:	mov	w24, wzr
  4041dc:	mov	w26, wzr
  4041e0:	mov	w25, #0x1                   	// #1
  4041e4:	b	40413c <warn@@Base+0x11ac>
  4041e8:	mov	w25, wzr
  4041ec:	b	404134 <warn@@Base+0x11a4>
  4041f0:	mov	x0, x19
  4041f4:	bl	401360 <free@plt>
  4041f8:	b	404200 <warn@@Base+0x1270>
  4041fc:	mov	x20, xzr
  404200:	mov	x0, x20
  404204:	ldp	x20, x19, [sp, #80]
  404208:	ldp	x22, x21, [sp, #64]
  40420c:	ldp	x24, x23, [sp, #48]
  404210:	ldp	x26, x25, [sp, #32]
  404214:	ldp	x29, x30, [sp, #16]
  404218:	add	sp, sp, #0x60
  40421c:	ret
  404220:	ldr	x9, [x0]
  404224:	adrp	x8, 405000 <warn@@Base+0x2070>
  404228:	add	x8, x8, #0xa00
  40422c:	ldrb	w10, [x9]
  404230:	ldrh	w10, [x8, x10, lsl #1]
  404234:	tbz	w10, #6, 40424c <warn@@Base+0x12bc>
  404238:	add	x9, x9, #0x1
  40423c:	str	x9, [x0]
  404240:	ldrb	w10, [x9], #1
  404244:	ldrh	w10, [x8, x10, lsl #1]
  404248:	tbnz	w10, #6, 40423c <warn@@Base+0x12ac>
  40424c:	ret
  404250:	stp	x29, x30, [sp, #-96]!
  404254:	str	x27, [sp, #16]
  404258:	stp	x26, x25, [sp, #32]
  40425c:	stp	x24, x23, [sp, #48]
  404260:	stp	x22, x21, [sp, #64]
  404264:	stp	x20, x19, [sp, #80]
  404268:	mov	x29, sp
  40426c:	cbz	x1, 404344 <warn@@Base+0x13b4>
  404270:	adrp	x24, 405000 <warn@@Base+0x2070>
  404274:	mov	x26, #0x21                  	// #33
  404278:	mov	x20, x1
  40427c:	mov	x21, x0
  404280:	mov	w19, wzr
  404284:	mov	w23, #0x6                   	// #6
  404288:	add	x24, x24, #0xa00
  40428c:	mov	w25, #0x1                   	// #1
  404290:	movk	x26, #0x400, lsl #48
  404294:	b	4042bc <warn@@Base+0x132c>
  404298:	mov	w0, #0xa                   	// #10
  40429c:	mov	x1, x20
  4042a0:	bl	4011d0 <fputc@plt>
  4042a4:	add	x8, x21, #0x8
  4042a8:	cmn	w0, #0x1
  4042ac:	csel	x21, x21, x8, eq  // eq = none
  4042b0:	csinc	w19, w19, wzr, ne  // ne = any
  4042b4:	csel	w8, w23, wzr, eq  // eq = none
  4042b8:	cbnz	w8, 404348 <warn@@Base+0x13b8>
  4042bc:	ldr	x27, [x21]
  4042c0:	cbnz	x27, 40430c <warn@@Base+0x137c>
  4042c4:	b	404348 <warn@@Base+0x13b8>
  4042c8:	mov	w0, #0x5c                  	// #92
  4042cc:	mov	x1, x20
  4042d0:	bl	4011d0 <fputc@plt>
  4042d4:	cmn	w0, #0x1
  4042d8:	b.eq	404300 <warn@@Base+0x1370>  // b.none
  4042dc:	mov	w0, w22
  4042e0:	mov	x1, x20
  4042e4:	bl	4011d0 <fputc@plt>
  4042e8:	cmn	w0, #0x1
  4042ec:	csinc	w19, w19, wzr, ne  // ne = any
  4042f0:	csel	w8, w23, wzr, eq  // eq = none
  4042f4:	cinc	x27, x27, ne  // ne = any
  4042f8:	cbz	w8, 40430c <warn@@Base+0x137c>
  4042fc:	b	404338 <warn@@Base+0x13a8>
  404300:	mov	w8, #0x6                   	// #6
  404304:	mov	w19, #0x1                   	// #1
  404308:	cbnz	w8, 404338 <warn@@Base+0x13a8>
  40430c:	ldrb	w22, [x27]
  404310:	cbz	w22, 404298 <warn@@Base+0x1308>
  404314:	ldrh	w8, [x24, x22, lsl #1]
  404318:	tbnz	w8, #6, 4042c8 <warn@@Base+0x1338>
  40431c:	sub	w8, w22, #0x22
  404320:	cmp	w8, #0x3a
  404324:	b.hi	4042dc <warn@@Base+0x134c>  // b.pmore
  404328:	lsl	x8, x25, x8
  40432c:	tst	x8, x26
  404330:	b.ne	4042c8 <warn@@Base+0x1338>  // b.any
  404334:	b	4042dc <warn@@Base+0x134c>
  404338:	mov	w8, #0x1                   	// #1
  40433c:	cbz	w8, 4042bc <warn@@Base+0x132c>
  404340:	b	404348 <warn@@Base+0x13b8>
  404344:	mov	w19, #0x1                   	// #1
  404348:	mov	w0, w19
  40434c:	ldp	x20, x19, [sp, #80]
  404350:	ldp	x22, x21, [sp, #64]
  404354:	ldp	x24, x23, [sp, #48]
  404358:	ldp	x26, x25, [sp, #32]
  40435c:	ldr	x27, [sp, #16]
  404360:	ldp	x29, x30, [sp], #96
  404364:	ret
  404368:	sub	sp, sp, #0xf0
  40436c:	stp	x29, x30, [sp, #144]
  404370:	stp	x28, x27, [sp, #160]
  404374:	stp	x26, x25, [sp, #176]
  404378:	stp	x24, x23, [sp, #192]
  40437c:	stp	x22, x21, [sp, #208]
  404380:	stp	x20, x19, [sp, #224]
  404384:	ldr	w8, [x0]
  404388:	add	x29, sp, #0x90
  40438c:	cmp	w8, #0x2
  404390:	b.lt	404598 <warn@@Base+0x1608>  // b.tstop
  404394:	ldr	x8, [x1]
  404398:	adrp	x21, 405000 <warn@@Base+0x2070>
  40439c:	mov	x20, x0
  4043a0:	mov	x19, x1
  4043a4:	mov	w28, wzr
  4043a8:	mov	w27, #0x7d0                 	// #2000
  4043ac:	mov	w26, #0x1                   	// #1
  4043b0:	add	x21, x21, #0x73d
  4043b4:	str	x8, [sp]
  4043b8:	b	4043ec <warn@@Base+0x145c>
  4043bc:	mov	x0, x22
  4043c0:	bl	401430 <ferror@plt>
  4043c4:	cbz	w0, 4044a8 <warn@@Base+0x1518>
  4043c8:	mov	w28, w26
  4043cc:	mov	x0, x22
  4043d0:	bl	401200 <fclose@plt>
  4043d4:	mov	w26, w28
  4043d8:	ldr	w8, [x20]
  4043dc:	mov	w28, w26
  4043e0:	add	w26, w26, #0x1
  4043e4:	cmp	w26, w8
  4043e8:	b.ge	404598 <warn@@Base+0x1608>  // b.tcont
  4043ec:	ldr	x8, [x19]
  4043f0:	ldr	x9, [x8, w26, sxtw #3]
  4043f4:	ldrb	w10, [x9]
  4043f8:	cmp	w10, #0x40
  4043fc:	b.ne	4043d8 <warn@@Base+0x1448>  // b.any
  404400:	subs	w27, w27, #0x1
  404404:	b.eq	4045b8 <warn@@Base+0x1628>  // b.none
  404408:	add	x22, x9, #0x1
  40440c:	add	x1, sp, #0x10
  404410:	mov	x0, x22
  404414:	bl	404960 <warn@@Base+0x19d0>
  404418:	tbnz	w0, #31, 4043d8 <warn@@Base+0x1448>
  40441c:	ldr	w8, [sp, #32]
  404420:	and	w8, w8, #0xf000
  404424:	cmp	w8, #0x4, lsl #12
  404428:	b.eq	4045d0 <warn@@Base+0x1640>  // b.none
  40442c:	mov	x0, x22
  404430:	mov	x1, x21
  404434:	bl	401210 <fopen@plt>
  404438:	cbz	x0, 4043d8 <warn@@Base+0x1448>
  40443c:	mov	w2, #0x2                   	// #2
  404440:	mov	x1, xzr
  404444:	mov	x22, x0
  404448:	bl	4012e0 <fseek@plt>
  40444c:	cmn	w0, #0x1
  404450:	b.eq	4043c8 <warn@@Base+0x1438>  // b.none
  404454:	mov	x0, x22
  404458:	bl	4011c0 <ftell@plt>
  40445c:	cmn	x0, #0x1
  404460:	b.eq	4043c8 <warn@@Base+0x1438>  // b.none
  404464:	mov	x24, x0
  404468:	mov	x0, x22
  40446c:	mov	x1, xzr
  404470:	mov	w2, wzr
  404474:	bl	4012e0 <fseek@plt>
  404478:	cmn	w0, #0x1
  40447c:	b.eq	4043c8 <warn@@Base+0x1438>  // b.none
  404480:	add	x0, x24, #0x1
  404484:	bl	4047c8 <warn@@Base+0x1838>
  404488:	mov	w1, #0x1                   	// #1
  40448c:	mov	x2, x24
  404490:	mov	x3, x22
  404494:	mov	x23, x0
  404498:	bl	401300 <fread_unlocked@plt>
  40449c:	mov	x25, x0
  4044a0:	cmp	x0, x24
  4044a4:	b.ne	4043bc <warn@@Base+0x142c>  // b.any
  4044a8:	mov	x0, x23
  4044ac:	strb	wzr, [x23, x25]
  4044b0:	bl	4045f4 <warn@@Base+0x1664>
  4044b4:	cbz	w0, 4044cc <warn@@Base+0x153c>
  4044b8:	mov	w0, #0x8                   	// #8
  4044bc:	bl	4047c8 <warn@@Base+0x1838>
  4044c0:	mov	x24, x0
  4044c4:	str	xzr, [x0]
  4044c8:	b	4044d8 <warn@@Base+0x1548>
  4044cc:	mov	x0, x23
  4044d0:	bl	404044 <warn@@Base+0x10b4>
  4044d4:	mov	x24, x0
  4044d8:	ldr	x0, [x19]
  4044dc:	ldr	x8, [sp]
  4044e0:	cmp	x0, x8
  4044e4:	b.ne	4044f0 <warn@@Base+0x1560>  // b.any
  4044e8:	bl	403f80 <warn@@Base+0xff0>
  4044ec:	str	x0, [x19]
  4044f0:	mov	x9, xzr
  4044f4:	sxtw	x8, w26
  4044f8:	str	x23, [sp, #8]
  4044fc:	ldr	x10, [x24, x9, lsl #3]
  404500:	mov	x21, x9
  404504:	add	x9, x9, #0x1
  404508:	cbnz	x10, 4044fc <warn@@Base+0x156c>
  40450c:	ldr	x9, [x19]
  404510:	lsl	x23, x8, #3
  404514:	ldr	x0, [x9, x23]
  404518:	bl	401360 <free@plt>
  40451c:	ldrsw	x8, [x20]
  404520:	ldr	x0, [x19]
  404524:	add	x8, x21, x8
  404528:	lsl	x8, x8, #3
  40452c:	add	x1, x8, #0x8
  404530:	bl	40484c <warn@@Base+0x18bc>
  404534:	str	x0, [x19]
  404538:	ldr	w9, [x20]
  40453c:	add	x8, x0, x23
  404540:	lsl	x25, x21, #3
  404544:	add	x0, x8, x25
  404548:	add	x1, x8, #0x8
  40454c:	sub	w8, w9, w26
  404550:	sbfiz	x2, x8, #3, #32
  404554:	bl	401170 <memmove@plt>
  404558:	ldr	x8, [x19]
  40455c:	mov	x1, x24
  404560:	mov	x2, x25
  404564:	add	x0, x8, x23
  404568:	bl	401160 <memcpy@plt>
  40456c:	ldr	w8, [x20]
  404570:	mov	x0, x24
  404574:	add	w8, w21, w8
  404578:	sub	w8, w8, #0x1
  40457c:	str	w8, [x20]
  404580:	bl	401360 <free@plt>
  404584:	ldr	x0, [sp, #8]
  404588:	bl	401360 <free@plt>
  40458c:	adrp	x21, 405000 <warn@@Base+0x2070>
  404590:	add	x21, x21, #0x73d
  404594:	b	4043cc <warn@@Base+0x143c>
  404598:	ldp	x20, x19, [sp, #224]
  40459c:	ldp	x22, x21, [sp, #208]
  4045a0:	ldp	x24, x23, [sp, #192]
  4045a4:	ldp	x26, x25, [sp, #176]
  4045a8:	ldp	x28, x27, [sp, #160]
  4045ac:	ldp	x29, x30, [sp, #144]
  4045b0:	add	sp, sp, #0xf0
  4045b4:	ret
  4045b8:	adrp	x9, 417000 <warn@@Base+0x14070>
  4045bc:	ldr	x0, [x9, #784]
  4045c0:	ldr	x2, [x8]
  4045c4:	adrp	x1, 405000 <warn@@Base+0x2070>
  4045c8:	add	x1, x1, #0x9ad
  4045cc:	b	4045e8 <warn@@Base+0x1658>
  4045d0:	ldr	x8, [x19]
  4045d4:	adrp	x9, 417000 <warn@@Base+0x14070>
  4045d8:	ldr	x0, [x9, #784]
  4045dc:	adrp	x1, 405000 <warn@@Base+0x2070>
  4045e0:	ldr	x2, [x8]
  4045e4:	add	x1, x1, #0x9d6
  4045e8:	bl	401410 <fprintf@plt>
  4045ec:	mov	w0, #0x1                   	// #1
  4045f0:	bl	4046e8 <warn@@Base+0x1758>
  4045f4:	ldrb	w10, [x0]
  4045f8:	mov	x8, x0
  4045fc:	cmp	x10, #0x0
  404600:	cset	w0, eq  // eq = none
  404604:	cbz	x10, 404638 <warn@@Base+0x16a8>
  404608:	adrp	x9, 405000 <warn@@Base+0x2070>
  40460c:	add	x9, x9, #0xa00
  404610:	ldrh	w10, [x9, x10, lsl #1]
  404614:	tbz	w10, #6, 404638 <warn@@Base+0x16a8>
  404618:	add	x8, x8, #0x1
  40461c:	ldrb	w10, [x8]
  404620:	cmp	x10, #0x0
  404624:	cset	w0, eq  // eq = none
  404628:	cbz	x10, 404638 <warn@@Base+0x16a8>
  40462c:	ldrh	w10, [x9, x10, lsl #1]
  404630:	add	x8, x8, #0x1
  404634:	tbnz	w10, #6, 40461c <warn@@Base+0x168c>
  404638:	ret
  40463c:	cbz	x0, 404654 <warn@@Base+0x16c4>
  404640:	mov	x8, x0
  404644:	mov	w0, #0xffffffff            	// #-1
  404648:	ldr	x9, [x8], #8
  40464c:	add	w0, w0, #0x1
  404650:	cbnz	x9, 404648 <warn@@Base+0x16b8>
  404654:	ret
  404658:	add	x8, x0, #0x1
  40465c:	b	404668 <warn@@Base+0x16d8>
  404660:	mov	x0, x8
  404664:	add	x8, x8, #0x1
  404668:	ldurb	w9, [x8, #-1]
  40466c:	cmp	w9, #0x2f
  404670:	b.eq	404660 <warn@@Base+0x16d0>  // b.none
  404674:	cbnz	w9, 404664 <warn@@Base+0x16d4>
  404678:	ret
  40467c:	ldrb	w8, [x0]
  404680:	adrp	x9, 405000 <warn@@Base+0x2070>
  404684:	add	x9, x9, #0xa00
  404688:	ldrh	w8, [x9, x8, lsl #1]
  40468c:	mov	w9, #0x88                  	// #136
  404690:	tst	w8, w9
  404694:	b.eq	4046a8 <warn@@Base+0x1718>  // b.none
  404698:	ldrb	w8, [x0, #1]
  40469c:	add	x9, x0, #0x2
  4046a0:	cmp	w8, #0x3a
  4046a4:	csel	x0, x9, x0, eq  // eq = none
  4046a8:	add	x8, x0, #0x1
  4046ac:	b	4046b8 <warn@@Base+0x1728>
  4046b0:	mov	x0, x8
  4046b4:	add	x8, x8, #0x1
  4046b8:	ldurb	w9, [x8, #-1]
  4046bc:	cmp	w9, #0x2f
  4046c0:	b.eq	4046b0 <warn@@Base+0x1720>  // b.none
  4046c4:	cmp	w9, #0x5c
  4046c8:	b.eq	4046b0 <warn@@Base+0x1720>  // b.none
  4046cc:	cbnz	w9, 4046b4 <warn@@Base+0x1724>
  4046d0:	ret
  4046d4:	stp	x29, x30, [sp, #-16]!
  4046d8:	mov	x29, sp
  4046dc:	bl	404658 <warn@@Base+0x16c8>
  4046e0:	ldp	x29, x30, [sp], #16
  4046e4:	ret
  4046e8:	stp	x29, x30, [sp, #-32]!
  4046ec:	adrp	x8, 417000 <warn@@Base+0x14070>
  4046f0:	ldr	x8, [x8, #1080]
  4046f4:	str	x19, [sp, #16]
  4046f8:	mov	w19, w0
  4046fc:	mov	x29, sp
  404700:	cbz	x8, 404708 <warn@@Base+0x1778>
  404704:	blr	x8
  404708:	mov	w0, w19
  40470c:	bl	4011a0 <exit@plt>
  404710:	stp	x29, x30, [sp, #-32]!
  404714:	str	x19, [sp, #16]
  404718:	adrp	x19, 417000 <warn@@Base+0x14070>
  40471c:	ldr	x8, [x19, #1056]
  404720:	adrp	x9, 417000 <warn@@Base+0x14070>
  404724:	mov	x29, sp
  404728:	str	x0, [x9, #776]
  40472c:	cbnz	x8, 40473c <warn@@Base+0x17ac>
  404730:	mov	x0, xzr
  404734:	bl	4011b0 <sbrk@plt>
  404738:	str	x0, [x19, #1056]
  40473c:	ldr	x19, [sp, #16]
  404740:	ldp	x29, x30, [sp], #32
  404744:	ret
  404748:	stp	x29, x30, [sp, #-48]!
  40474c:	stp	x20, x19, [sp, #32]
  404750:	adrp	x20, 417000 <warn@@Base+0x14070>
  404754:	str	x21, [sp, #16]
  404758:	ldr	x21, [x20, #1056]
  40475c:	mov	x19, x0
  404760:	mov	x0, xzr
  404764:	mov	x29, sp
  404768:	bl	4011b0 <sbrk@plt>
  40476c:	ldr	x8, [x20, #1056]
  404770:	adrp	x10, 417000 <warn@@Base+0x14070>
  404774:	ldr	x2, [x10, #776]
  404778:	adrp	x9, 417000 <warn@@Base+0x14070>
  40477c:	add	x9, x9, #0x330
  404780:	cmp	x21, #0x0
  404784:	csel	x8, x9, x8, eq  // eq = none
  404788:	sub	x5, x0, x8
  40478c:	ldrb	w8, [x2]
  404790:	adrp	x10, 417000 <warn@@Base+0x14070>
  404794:	ldr	x0, [x10, #784]
  404798:	adrp	x9, 405000 <warn@@Base+0x2070>
  40479c:	adrp	x10, 405000 <warn@@Base+0x2070>
  4047a0:	add	x9, x9, #0x444
  4047a4:	add	x10, x10, #0x54a
  4047a8:	cmp	w8, #0x0
  4047ac:	adrp	x1, 405000 <warn@@Base+0x2070>
  4047b0:	csel	x3, x10, x9, eq  // eq = none
  4047b4:	add	x1, x1, #0xe00
  4047b8:	mov	x4, x19
  4047bc:	bl	401410 <fprintf@plt>
  4047c0:	mov	w0, #0x1                   	// #1
  4047c4:	bl	4046e8 <warn@@Base+0x1758>
  4047c8:	stp	x29, x30, [sp, #-32]!
  4047cc:	cmp	x0, #0x0
  4047d0:	str	x19, [sp, #16]
  4047d4:	csinc	x19, x0, xzr, ne  // ne = any
  4047d8:	mov	x0, x19
  4047dc:	mov	x29, sp
  4047e0:	bl	401220 <malloc@plt>
  4047e4:	cbz	x0, 4047f4 <warn@@Base+0x1864>
  4047e8:	ldr	x19, [sp, #16]
  4047ec:	ldp	x29, x30, [sp], #32
  4047f0:	ret
  4047f4:	mov	x0, x19
  4047f8:	bl	404748 <warn@@Base+0x17b8>
  4047fc:	stp	x29, x30, [sp, #-32]!
  404800:	cmp	x0, #0x0
  404804:	cset	w8, eq  // eq = none
  404808:	cmp	x1, #0x0
  40480c:	cset	w9, eq  // eq = none
  404810:	orr	w8, w8, w9
  404814:	cmp	w8, #0x0
  404818:	stp	x20, x19, [sp, #16]
  40481c:	csinc	x19, x1, xzr, eq  // eq = none
  404820:	csinc	x20, x0, xzr, eq  // eq = none
  404824:	mov	x0, x20
  404828:	mov	x1, x19
  40482c:	mov	x29, sp
  404830:	bl	401260 <calloc@plt>
  404834:	cbz	x0, 404844 <warn@@Base+0x18b4>
  404838:	ldp	x20, x19, [sp, #16]
  40483c:	ldp	x29, x30, [sp], #32
  404840:	ret
  404844:	mul	x0, x20, x19
  404848:	bl	404748 <warn@@Base+0x17b8>
  40484c:	stp	x29, x30, [sp, #-32]!
  404850:	cmp	x1, #0x0
  404854:	str	x19, [sp, #16]
  404858:	csinc	x19, x1, xzr, ne  // ne = any
  40485c:	mov	x29, sp
  404860:	cbz	x0, 40487c <warn@@Base+0x18ec>
  404864:	mov	x1, x19
  404868:	bl	401280 <realloc@plt>
  40486c:	cbz	x0, 404888 <warn@@Base+0x18f8>
  404870:	ldr	x19, [sp, #16]
  404874:	ldp	x29, x30, [sp], #32
  404878:	ret
  40487c:	mov	x0, x19
  404880:	bl	401220 <malloc@plt>
  404884:	cbnz	x0, 404870 <warn@@Base+0x18e0>
  404888:	mov	x0, x19
  40488c:	bl	404748 <warn@@Base+0x17b8>
  404890:	stp	x29, x30, [sp, #-48]!
  404894:	str	x21, [sp, #16]
  404898:	stp	x20, x19, [sp, #32]
  40489c:	mov	x29, sp
  4048a0:	mov	x19, x0
  4048a4:	bl	401190 <strlen@plt>
  4048a8:	add	x20, x0, #0x1
  4048ac:	mov	x0, x20
  4048b0:	bl	4047c8 <warn@@Base+0x1838>
  4048b4:	mov	x1, x19
  4048b8:	mov	x2, x20
  4048bc:	mov	x21, x0
  4048c0:	bl	401160 <memcpy@plt>
  4048c4:	mov	x0, x21
  4048c8:	ldp	x20, x19, [sp, #32]
  4048cc:	ldr	x21, [sp, #16]
  4048d0:	ldp	x29, x30, [sp], #48
  4048d4:	ret
  4048d8:	stp	x29, x30, [sp, #-64]!
  4048dc:	mov	x29, sp
  4048e0:	stp	x19, x20, [sp, #16]
  4048e4:	adrp	x20, 416000 <warn@@Base+0x13070>
  4048e8:	add	x20, x20, #0xde0
  4048ec:	stp	x21, x22, [sp, #32]
  4048f0:	adrp	x21, 416000 <warn@@Base+0x13070>
  4048f4:	add	x21, x21, #0xdd8
  4048f8:	sub	x20, x20, x21
  4048fc:	mov	w22, w0
  404900:	stp	x23, x24, [sp, #48]
  404904:	mov	x23, x1
  404908:	mov	x24, x2
  40490c:	bl	401120 <memcpy@plt-0x40>
  404910:	cmp	xzr, x20, asr #3
  404914:	b.eq	404940 <warn@@Base+0x19b0>  // b.none
  404918:	asr	x20, x20, #3
  40491c:	mov	x19, #0x0                   	// #0
  404920:	ldr	x3, [x21, x19, lsl #3]
  404924:	mov	x2, x24
  404928:	add	x19, x19, #0x1
  40492c:	mov	x1, x23
  404930:	mov	w0, w22
  404934:	blr	x3
  404938:	cmp	x20, x19
  40493c:	b.ne	404920 <warn@@Base+0x1990>  // b.any
  404940:	ldp	x19, x20, [sp, #16]
  404944:	ldp	x21, x22, [sp, #32]
  404948:	ldp	x23, x24, [sp, #48]
  40494c:	ldp	x29, x30, [sp], #64
  404950:	ret
  404954:	nop
  404958:	ret
  40495c:	nop
  404960:	mov	x2, x1
  404964:	mov	x1, x0
  404968:	mov	w0, #0x0                   	// #0
  40496c:	b	401400 <__xstat@plt>
  404970:	mov	x2, x1
  404974:	mov	w1, w0
  404978:	mov	w0, #0x0                   	// #0
  40497c:	b	4013a0 <__fxstat@plt>

Disassembly of section .fini:

0000000000404980 <.fini>:
  404980:	stp	x29, x30, [sp, #-16]!
  404984:	mov	x29, sp
  404988:	ldp	x29, x30, [sp], #16
  40498c:	ret
