Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b22335a6c1fc45269b5cf7cdc8bcf9a5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot nfactorial_dp_tb_behav xil_defaultlib.nfactorial_dp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'b' [Z:/Documents/SJSU/CMPE 140/Assignments/Lab 1/Lab 1/Lab 1.srcs/sources_1/new/nfactorial_dp.v:46]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'b' [Z:/Documents/SJSU/CMPE 140/Assignments/Lab 1/Lab 1/Lab 1.srcs/sources_1/new/nfactorial_dp.v:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.comp
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.register(WIDTH=32)
Compiling module xil_defaultlib.buff(WIDTH=32)
Compiling module xil_defaultlib.nfactorial_dp
Compiling module xil_defaultlib.nfactorial_dp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot nfactorial_dp_tb_behav
