TimeQuest Timing Analyzer report for DE2_Board_top_level
Tue Sep 02 11:25:25 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'Clock'
 13. Slow Model Hold: 'Clock'
 14. Slow Model Recovery: 'Clock'
 15. Slow Model Removal: 'Clock'
 16. Slow Model Minimum Pulse Width: 'Clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Fast Model Setup Summary
 23. Fast Model Hold Summary
 24. Fast Model Recovery Summary
 25. Fast Model Removal Summary
 26. Fast Model Minimum Pulse Width Summary
 27. Fast Model Setup: 'Clock'
 28. Fast Model Hold: 'Clock'
 29. Fast Model Recovery: 'Clock'
 30. Fast Model Removal: 'Clock'
 31. Fast Model Minimum Pulse Width: 'Clock'
 32. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Multicorner Timing Analysis Summary
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_Board_top_level                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------+
; SDC File List                                                                                  ;
+------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                              ; Status ; Read at                  ;
+------------------------------------------------------------+--------+--------------------------+
; Lab2_sdc.sdc                                               ; OK     ; Tue Sep 02 11:25:25 2014 ;
; Nios_Qsys/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Tue Sep 02 11:25:25 2014 ;
; Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_0.sdc         ; OK     ; Tue Sep 02 11:25:25 2014 ;
+------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; Clock               ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }            ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 103.39 MHz ; 103.39 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; 10.328 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.391 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; 16.219 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 3.551 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clock               ; 7.500  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.328 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.069      ; 9.706      ;
; 10.335 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.068      ; 9.698      ;
; 10.639 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a30~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.062      ; 9.388      ;
; 10.640 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 9.390      ;
; 10.654 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a22~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 9.376      ;
; 10.667 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a28~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.060      ; 9.358      ;
; 10.802 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.069      ; 9.232      ;
; 10.809 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.068      ; 9.224      ;
; 10.824 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.069      ; 9.210      ;
; 10.831 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.068      ; 9.202      ;
; 10.876 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.001      ; 9.161      ;
; 10.936 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.069      ; 9.098      ;
; 10.943 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.068      ; 9.090      ;
; 10.975 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a26~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.053      ; 9.043      ;
; 11.000 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[17]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.004      ; 9.040      ;
; 11.000 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[10]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.012      ; 9.048      ;
; 11.000 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[9]                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.004      ; 9.040      ;
; 11.000 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[11]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.012      ; 9.048      ;
; 11.048 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[12]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.069      ; 8.986      ;
; 11.055 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[12]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.068      ; 8.978      ;
; 11.056 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_we_reg  ; Clock        ; Clock       ; 20.000       ; 0.061      ; 8.970      ;
; 11.087 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[18]                                                                                          ; Clock        ; Clock       ; 20.000       ; -0.013     ; 8.936      ;
; 11.113 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a30~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.062      ; 8.914      ;
; 11.114 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 8.916      ;
; 11.128 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a22~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 8.902      ;
; 11.128 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.001      ; 8.909      ;
; 11.135 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a30~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.062      ; 8.892      ;
; 11.136 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 8.894      ;
; 11.141 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a28~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.060      ; 8.884      ;
; 11.150 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a22~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 8.880      ;
; 11.163 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a28~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.060      ; 8.862      ;
; 11.187 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.001      ; 8.850      ;
; 11.198 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.012     ; 8.826      ;
; 11.229 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[5]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.001      ; 8.808      ;
; 11.247 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a30~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.062      ; 8.780      ;
; 11.248 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 8.782      ;
; 11.252 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[17]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.004      ; 8.788      ;
; 11.252 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[10]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.012      ; 8.796      ;
; 11.252 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[9]                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.004      ; 8.788      ;
; 11.252 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[11]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.012      ; 8.796      ;
; 11.262 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a22~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 8.768      ;
; 11.275 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a28~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.060      ; 8.750      ;
; 11.281 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_cmp_result                                                                                              ; Clock        ; Clock       ; 20.000       ; -0.032     ; 8.723      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg0  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg1  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg2  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg3  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg4  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg5  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg6  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg7  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg8  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg9  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.282 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg10 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.077     ; 8.677      ;
; 11.283 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[29]                                                                                          ; Clock        ; Clock       ; 20.000       ; -0.013     ; 8.740      ;
; 11.305 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a6~porta_we_reg  ; Clock        ; Clock       ; 20.000       ; 0.064      ; 8.724      ;
; 11.336 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[28]                                                                                          ; Clock        ; Clock       ; 20.000       ; -0.013     ; 8.687      ;
; 11.353 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[5]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[17]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.004      ; 8.687      ;
; 11.353 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[5]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[10]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.012      ; 8.695      ;
; 11.353 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[5]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[9]                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.004      ; 8.687      ;
; 11.353 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[5]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[11]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.012      ; 8.695      ;
; 11.359 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[12]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a30~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.062      ; 8.668      ;
; 11.360 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[30]                                                                                          ; Clock        ; Clock       ; 20.000       ; -0.013     ; 8.663      ;
; 11.360 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[12]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 8.670      ;
; 11.363 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[7]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.001      ; 8.674      ;
; 11.369 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.082      ; 8.678      ;
; 11.374 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[12]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a22~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 8.656      ;
; 11.376 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.081      ; 8.670      ;
; 11.387 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[12]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a28~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.060      ; 8.638      ;
; 11.388 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[8]                                                                                           ; Clock        ; Clock       ; 20.000       ; 0.011      ; 8.659      ;
; 11.405 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[20]                                                                                          ; Clock        ; Clock       ; 20.000       ; -0.013     ; 8.618      ;
; 11.406 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[3]                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.053      ; 8.612      ;
; 11.413 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[3]                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.052      ; 8.604      ;
; 11.416 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[9]                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.053      ; 8.602      ;
; 11.418 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.012     ; 8.606      ;
; 11.423 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[9]                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.052      ; 8.594      ;
; 11.439 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.001      ; 8.598      ;
; 11.440 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[6]                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.053      ; 8.578      ;
; 11.440 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.012     ; 8.584      ;
; 11.447 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[6]                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.052      ; 8.570      ;
; 11.449 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a26~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.053      ; 8.569      ;
; 11.471 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a26~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.053      ; 8.547      ;
; 11.472 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[7]                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.053      ; 8.546      ;
; 11.479 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[7]                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.052      ; 8.538      ;
; 11.487 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[7]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[17]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.004      ; 8.553      ;
; 11.487 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[7]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[10]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.012      ; 8.561      ;
; 11.487 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[7]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[9]                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.004      ; 8.553      ;
; 11.487 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[7]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[11]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.012      ; 8.561      ;
; 11.509 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.012     ; 8.515      ;
; 11.530 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_we_reg  ; Clock        ; Clock       ; 20.000       ; 0.061      ; 8.496      ;
; 11.539 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[13]                                                                                                ; Clock        ; Clock       ; 20.000       ; -0.009     ; 8.488      ;
; 11.539 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[12]                                                                                                ; Clock        ; Clock       ; 20.000       ; -0.009     ; 8.488      ;
; 11.540 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[5]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.001      ; 8.497      ;
; 11.552 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_valid                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.012     ; 8.472      ;
; 11.552 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_we_reg  ; Clock        ; Clock       ; 20.000       ; 0.061      ; 8.474      ;
; 11.567 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a12~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.038      ; 8.436      ;
; 11.573 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_we_reg  ; Clock        ; Clock       ; 20.000       ; 0.048      ; 8.440      ;
; 11.578 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_we_reg  ; Clock        ; Clock       ; 20.000       ; 0.063      ; 8.450      ;
; 11.583 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a26~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.053      ; 8.435      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                         ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|read                                                                                                                                      ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|read                                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|jtag_rd                                                                     ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|jtag_rd                                                                     ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|resetlatch                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|resetlatch                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|MonDReg[13]                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|MonDReg[13]                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|hbreak_pending                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|hbreak_pending                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|break_on_reset                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|break_on_reset                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|jtag_break                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|jtag_break                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_avalon_reg:the_Nios_Qsys_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_avalon_reg:the_Nios_Qsys_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                               ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                               ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|jtag_ram_rd                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|jtag_ram_rd                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                             ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_align_cycle[0]                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_align_cycle[0]                                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_align_cycle[1]                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_align_cycle[1]                                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                             ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_ienable_reg[0]                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_ienable_reg[0]                                                                                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                             ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                             ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_0_data_master_translator:cpu_0_data_master_translator|altera_merlin_master_translator:cpu_0_data_master_translator|write_accepted                                                                         ; Nios_Qsys:u0|nios_qsys_cpu_0_data_master_translator:cpu_0_data_master_translator|altera_merlin_master_translator:cpu_0_data_master_translator|write_accepted                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_aligning_data                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_aligning_data                                                                                                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                   ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                   ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|nios_qsys_cpu_0_data_master_translator:cpu_0_data_master_translator|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                          ; Nios_Qsys:u0|nios_qsys_cpu_0_data_master_translator:cpu_0_data_master_translator|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                       ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                       ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_waiting_for_data                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_waiting_for_data                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_test_bench:the_Nios_Qsys_cpu_0_test_bench|d_write                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_test_bench:the_Nios_Qsys_cpu_0_test_bench|d_write                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|write                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|write                                                                                                                                     ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|monitor_error                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|monitor_error                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|monitor_ready                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|monitor_ready                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_compare_op[1]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_cmp_result                                                                                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[1]                                                                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.783      ;
; 0.521 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_ctrl_st                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_test_bench:the_Nios_Qsys_cpu_0_test_bench|d_write                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; Nios_Qsys:u0|nios_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                        ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[12]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[12]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                               ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                           ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[24]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|writedata[24]                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[15]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|writedata[15]                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[3]                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|writedata[3]                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[15]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[15]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[17]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[16]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_ienable_reg[0]                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_ipending_reg[0]                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[19]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[18]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[29]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[28]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_cnt[4]                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_cnt[4]                                                                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                        ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[19]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[20]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.531 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                              ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[4]                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[4]                                                                                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[24]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[25]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.534 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                   ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.800      ;
; 0.535 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[17]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[17]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[20]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[19]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.801      ;
; 0.535 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.801      ;
; 0.536 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[10]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[9]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.802      ;
; 0.537 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[6]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[7]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[3]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[4]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.803      ;
; 0.537 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[3]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[2]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[7]                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[7]                                                                                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[6]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[5]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.539 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[2]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[3]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.806      ;
; 0.541 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[10]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[11]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.807      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'Clock'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_valid                                                                                                                                                                                           ; Clock        ; Clock       ; 20.000       ; 0.015      ; 3.832      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_valid                                                                                                                                                                                           ; Clock        ; Clock       ; 20.000       ; 0.037      ; 3.854      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_new_inst                                                                                                                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.042      ; 3.859      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_002|packet_in_progress                                                                                                                                                              ; Clock        ; Clock       ; 20.000       ; 0.017      ; 3.834      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                                                  ; Clock        ; Clock       ; 20.000       ; 0.014      ; 3.831      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_Switches:switches|readdata[5]                                                                                                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.046      ; 3.863      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_src2_use_imm                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.034      ; 3.851      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.017      ; 3.834      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.046      ; 3.863      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.017      ; 3.834      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                              ; Clock        ; Clock       ; 20.000       ; 0.016      ; 3.833      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; Clock        ; Clock       ; 20.000       ; 0.042      ; 3.859      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                      ; Clock        ; Clock       ; 20.000       ; 0.038      ; 3.855      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                      ; Clock        ; Clock       ; 20.000       ; 0.038      ; 3.855      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.040      ; 3.857      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 20.000       ; 0.046      ; 3.863      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                               ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                       ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                       ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                      ; Clock        ; Clock       ; 20.000       ; 0.040      ; 3.857      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[7]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.030      ; 3.847      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[6]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.029      ; 3.846      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[5]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.030      ; 3.847      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[4]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.034      ; 3.851      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[3]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.022      ; 3.839      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[2]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.042      ; 3.859      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[1]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.034      ; 3.851      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; Clock        ; Clock       ; 20.000       ; 0.038      ; 3.855      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; Clock        ; Clock       ; 20.000       ; 0.038      ; 3.855      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; Clock        ; Clock       ; 20.000       ; 0.038      ; 3.855      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; Clock        ; Clock       ; 20.000       ; 0.038      ; 3.855      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; Clock        ; Clock       ; 20.000       ; 0.038      ; 3.855      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 20.000       ; 0.038      ; 3.855      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[0]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.040      ; 3.857      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.040      ; 3.857      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.040      ; 3.857      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Clock        ; Clock       ; 20.000       ; 0.040      ; 3.857      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Clock        ; Clock       ; 20.000       ; 0.040      ; 3.857      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.040      ; 3.857      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 20.000       ; 0.039      ; 3.856      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                              ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]                              ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]                              ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]                              ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]                              ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                              ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                  ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_Switches:switches|readdata[7]                                                                                                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7]                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_byteenable[0]                                                                                                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.030      ; 3.847      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                           ; Clock        ; Clock       ; 20.000       ; 0.044      ; 3.861      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                               ; Clock        ; Clock       ; 20.000       ; 0.041      ; 3.858      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                  ; Clock        ; Clock       ; 20.000       ; 0.043      ; 3.860      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ; Clock        ; Clock       ; 20.000       ; 0.044      ; 3.861      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                            ; Clock        ; Clock       ; 20.000       ; 0.044      ; 3.861      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src2[8]                                                                                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.018      ; 3.835      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src2[6]                                                                                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.029      ; 3.846      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[15]                                                                                                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.042      ; 3.859      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_byteenable[1]                                                                                                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.030      ; 3.847      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                 ; Clock        ; Clock       ; 20.000       ; 0.045      ; 3.862      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[21]                                                                                                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.001      ; 3.818      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[10]                                                                                                                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.001      ; 3.818      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[11]                                                                                                                                                                                        ; Clock        ; Clock       ; 20.000       ; -0.006     ; 3.811      ;
; 16.219 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_ctrl_shift_rot_right                                                                                                                                                                            ; Clock        ; Clock       ; 20.000       ; 0.002      ; 3.819      ;
+--------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'Clock'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_valid                                                                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.015      ; 3.832      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_valid                                                                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.037      ; 3.854      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_new_inst                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.042      ; 3.859      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_002|packet_in_progress                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.017      ; 3.834      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.014      ; 3.831      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_Switches:switches|readdata[5]                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.046      ; 3.863      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_src2_use_imm                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.034      ; 3.851      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.017      ; 3.834      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.046      ; 3.863      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.017      ; 3.834      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.016      ; 3.833      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.042      ; 3.859      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.038      ; 3.855      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.038      ; 3.855      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.040      ; 3.857      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 0.000        ; 0.046      ; 3.863      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.040      ; 3.857      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[7]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.030      ; 3.847      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[6]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.029      ; 3.846      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[5]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.030      ; 3.847      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[4]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.034      ; 3.851      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[3]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.022      ; 3.839      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[2]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.042      ; 3.859      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[1]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.034      ; 3.851      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; Clock        ; Clock       ; 0.000        ; 0.038      ; 3.855      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; Clock        ; Clock       ; 0.000        ; 0.038      ; 3.855      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; Clock        ; Clock       ; 0.000        ; 0.038      ; 3.855      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; Clock        ; Clock       ; 0.000        ; 0.038      ; 3.855      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; Clock        ; Clock       ; 0.000        ; 0.038      ; 3.855      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 0.000        ; 0.038      ; 3.855      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[0]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.040      ; 3.857      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.040      ; 3.857      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.040      ; 3.857      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Clock        ; Clock       ; 0.000        ; 0.040      ; 3.857      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.040      ; 3.857      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.040      ; 3.857      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 0.000        ; 0.039      ; 3.856      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                              ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]                              ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]                              ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]                              ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]                              ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                              ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                  ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_Switches:switches|readdata[7]                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7]                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_byteenable[0]                                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.030      ; 3.847      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                           ; Clock        ; Clock       ; 0.000        ; 0.044      ; 3.861      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.041      ; 3.858      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                  ; Clock        ; Clock       ; 0.000        ; 0.043      ; 3.860      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.044      ; 3.861      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.044      ; 3.861      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src2[8]                                                                                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.018      ; 3.835      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src2[6]                                                                                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.029      ; 3.846      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[15]                                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.042      ; 3.859      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_byteenable[1]                                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.030      ; 3.847      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                 ; Clock        ; Clock       ; 0.000        ; 0.045      ; 3.862      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[21]                                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.001      ; 3.818      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[10]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.001      ; 3.818      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[11]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; -0.006     ; 3.811      ;
; 3.551 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_ctrl_shift_rot_right                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.002      ; 3.819      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a2~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; Clock      ; 4.564  ; 4.564  ; Rise       ; Clock           ;
;  SW[0]    ; Clock      ; 0.113  ; 0.113  ; Rise       ; Clock           ;
;  SW[1]    ; Clock      ; 0.151  ; 0.151  ; Rise       ; Clock           ;
;  SW[2]    ; Clock      ; -0.053 ; -0.053 ; Rise       ; Clock           ;
;  SW[3]    ; Clock      ; 0.067  ; 0.067  ; Rise       ; Clock           ;
;  SW[4]    ; Clock      ; 0.126  ; 0.126  ; Rise       ; Clock           ;
;  SW[5]    ; Clock      ; 0.314  ; 0.314  ; Rise       ; Clock           ;
;  SW[6]    ; Clock      ; -0.143 ; -0.143 ; Rise       ; Clock           ;
;  SW[7]    ; Clock      ; 0.242  ; 0.242  ; Rise       ; Clock           ;
;  SW[8]    ; Clock      ; 0.331  ; 0.331  ; Rise       ; Clock           ;
;  SW[9]    ; Clock      ; 0.272  ; 0.272  ; Rise       ; Clock           ;
;  SW[10]   ; Clock      ; 0.154  ; 0.154  ; Rise       ; Clock           ;
;  SW[11]   ; Clock      ; 0.155  ; 0.155  ; Rise       ; Clock           ;
;  SW[12]   ; Clock      ; 0.174  ; 0.174  ; Rise       ; Clock           ;
;  SW[13]   ; Clock      ; 4.363  ; 4.363  ; Rise       ; Clock           ;
;  SW[14]   ; Clock      ; 4.564  ; 4.564  ; Rise       ; Clock           ;
;  SW[15]   ; Clock      ; 4.384  ; 4.384  ; Rise       ; Clock           ;
;  SW[16]   ; Clock      ; 4.559  ; 4.559  ; Rise       ; Clock           ;
;  SW[17]   ; Clock      ; 4.427  ; 4.427  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; Clock      ; 0.373  ; 0.373  ; Rise       ; Clock           ;
;  SW[0]    ; Clock      ; 0.117  ; 0.117  ; Rise       ; Clock           ;
;  SW[1]    ; Clock      ; 0.079  ; 0.079  ; Rise       ; Clock           ;
;  SW[2]    ; Clock      ; 0.283  ; 0.283  ; Rise       ; Clock           ;
;  SW[3]    ; Clock      ; 0.163  ; 0.163  ; Rise       ; Clock           ;
;  SW[4]    ; Clock      ; 0.104  ; 0.104  ; Rise       ; Clock           ;
;  SW[5]    ; Clock      ; -0.084 ; -0.084 ; Rise       ; Clock           ;
;  SW[6]    ; Clock      ; 0.373  ; 0.373  ; Rise       ; Clock           ;
;  SW[7]    ; Clock      ; -0.012 ; -0.012 ; Rise       ; Clock           ;
;  SW[8]    ; Clock      ; -0.101 ; -0.101 ; Rise       ; Clock           ;
;  SW[9]    ; Clock      ; -0.042 ; -0.042 ; Rise       ; Clock           ;
;  SW[10]   ; Clock      ; 0.076  ; 0.076  ; Rise       ; Clock           ;
;  SW[11]   ; Clock      ; 0.075  ; 0.075  ; Rise       ; Clock           ;
;  SW[12]   ; Clock      ; 0.056  ; 0.056  ; Rise       ; Clock           ;
;  SW[13]   ; Clock      ; -4.133 ; -4.133 ; Rise       ; Clock           ;
;  SW[14]   ; Clock      ; -4.334 ; -4.334 ; Rise       ; Clock           ;
;  SW[15]   ; Clock      ; -4.154 ; -4.154 ; Rise       ; Clock           ;
;  SW[16]   ; Clock      ; -4.329 ; -4.329 ; Rise       ; Clock           ;
;  SW[17]   ; Clock      ; -4.197 ; -4.197 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; Clock      ; 10.374 ; 10.374 ; Rise       ; Clock           ;
;  LEDR[0]  ; Clock      ; 8.566  ; 8.566  ; Rise       ; Clock           ;
;  LEDR[1]  ; Clock      ; 9.287  ; 9.287  ; Rise       ; Clock           ;
;  LEDR[2]  ; Clock      ; 9.818  ; 9.818  ; Rise       ; Clock           ;
;  LEDR[3]  ; Clock      ; 9.765  ; 9.765  ; Rise       ; Clock           ;
;  LEDR[4]  ; Clock      ; 10.087 ; 10.087 ; Rise       ; Clock           ;
;  LEDR[5]  ; Clock      ; 8.947  ; 8.947  ; Rise       ; Clock           ;
;  LEDR[6]  ; Clock      ; 10.374 ; 10.374 ; Rise       ; Clock           ;
;  LEDR[7]  ; Clock      ; 9.358  ; 9.358  ; Rise       ; Clock           ;
;  LEDR[8]  ; Clock      ; 8.934  ; 8.934  ; Rise       ; Clock           ;
;  LEDR[9]  ; Clock      ; 8.911  ; 8.911  ; Rise       ; Clock           ;
;  LEDR[10] ; Clock      ; 9.042  ; 9.042  ; Rise       ; Clock           ;
;  LEDR[11] ; Clock      ; 8.062  ; 8.062  ; Rise       ; Clock           ;
;  LEDR[12] ; Clock      ; 8.959  ; 8.959  ; Rise       ; Clock           ;
;  LEDR[13] ; Clock      ; 8.509  ; 8.509  ; Rise       ; Clock           ;
;  LEDR[14] ; Clock      ; 8.489  ; 8.489  ; Rise       ; Clock           ;
;  LEDR[15] ; Clock      ; 8.206  ; 8.206  ; Rise       ; Clock           ;
;  LEDR[16] ; Clock      ; 8.086  ; 8.086  ; Rise       ; Clock           ;
;  LEDR[17] ; Clock      ; 8.557  ; 8.557  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; Clock      ; 8.062  ; 8.062  ; Rise       ; Clock           ;
;  LEDR[0]  ; Clock      ; 8.566  ; 8.566  ; Rise       ; Clock           ;
;  LEDR[1]  ; Clock      ; 9.287  ; 9.287  ; Rise       ; Clock           ;
;  LEDR[2]  ; Clock      ; 9.818  ; 9.818  ; Rise       ; Clock           ;
;  LEDR[3]  ; Clock      ; 9.765  ; 9.765  ; Rise       ; Clock           ;
;  LEDR[4]  ; Clock      ; 10.087 ; 10.087 ; Rise       ; Clock           ;
;  LEDR[5]  ; Clock      ; 8.947  ; 8.947  ; Rise       ; Clock           ;
;  LEDR[6]  ; Clock      ; 10.374 ; 10.374 ; Rise       ; Clock           ;
;  LEDR[7]  ; Clock      ; 9.358  ; 9.358  ; Rise       ; Clock           ;
;  LEDR[8]  ; Clock      ; 8.934  ; 8.934  ; Rise       ; Clock           ;
;  LEDR[9]  ; Clock      ; 8.911  ; 8.911  ; Rise       ; Clock           ;
;  LEDR[10] ; Clock      ; 9.042  ; 9.042  ; Rise       ; Clock           ;
;  LEDR[11] ; Clock      ; 8.062  ; 8.062  ; Rise       ; Clock           ;
;  LEDR[12] ; Clock      ; 8.959  ; 8.959  ; Rise       ; Clock           ;
;  LEDR[13] ; Clock      ; 8.509  ; 8.509  ; Rise       ; Clock           ;
;  LEDR[14] ; Clock      ; 8.489  ; 8.489  ; Rise       ; Clock           ;
;  LEDR[15] ; Clock      ; 8.206  ; 8.206  ; Rise       ; Clock           ;
;  LEDR[16] ; Clock      ; 8.086  ; 8.086  ; Rise       ; Clock           ;
;  LEDR[17] ; Clock      ; 8.557  ; 8.557  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; 15.461 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Fast Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; 17.893 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 1.987 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; Clock               ; 7.500  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg0  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg1  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg2  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg3  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg4  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg5  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg6  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg7  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg8  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg9  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.461 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_address_reg10 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[0]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.082     ; 4.489      ;
; 15.602 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.076      ; 4.473      ;
; 15.608 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.074      ; 4.465      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_we_reg         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg0   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg1   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg2   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg3   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg4   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg5   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg6   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg7   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg8   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg9   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.649 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a0~porta_address_reg10  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[2]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.053     ; 4.330      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_we_reg        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg0  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg1  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg2  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg3  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg4  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg5  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg6  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg7  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg8  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg9  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.670 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_address_reg10 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte2_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.080     ; 4.282      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_we_reg         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg0   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg1   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg2   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg3   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg4   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg5   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg6   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg7   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg8   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg9   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.740 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg10  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_iw[3]                                                                                                   ; Clock        ; Clock       ; 20.000       ; -0.052     ; 4.240      ;
; 15.748 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a30~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.069      ; 4.320      ;
; 15.750 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a18~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.072      ; 4.321      ;
; 15.761 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a22~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.070      ; 4.308      ;
; 15.773 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a28~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.065      ; 4.291      ;
; 15.776 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.076      ; 4.299      ;
; 15.777 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[18]                                                                                          ; Clock        ; Clock       ; 20.000       ; -0.012     ; 4.243      ;
; 15.777 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.076      ; 4.298      ;
; 15.782 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[13]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.074      ; 4.291      ;
; 15.783 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[11]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.074      ; 4.290      ;
; 15.785 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[10]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.008      ; 4.255      ;
; 15.785 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[11]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.008      ; 4.255      ;
; 15.789 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[17]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.001      ; 4.244      ;
; 15.789 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[8]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[9]                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.001      ; 4.244      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_we_reg         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg0   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg1   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg2   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg3   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg4   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg5   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg6   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg7   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg8   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg9   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.810 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a8~porta_address_reg10  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte1_data[1]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.040     ; 4.182      ;
; 15.811 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_cmp_result                                                                                              ; Clock        ; Clock       ; 20.000       ; -0.027     ; 4.194      ;
; 15.828 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.076      ; 4.247      ;
; 15.831 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[29]                                                                                          ; Clock        ; Clock       ; 20.000       ; -0.012     ; 4.189      ;
; 15.834 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[14]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.074      ; 4.239      ;
; 15.856 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[28]                                                                                          ; Clock        ; Clock       ; 20.000       ; -0.012     ; 4.164      ;
; 15.865 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[0]                                                                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[30]                                                                                          ; Clock        ; Clock       ; 20.000       ; -0.012     ; 4.155      ;
; 15.895 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[12]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a17~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.076      ; 4.180      ;
; 15.900 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[10]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.008      ; 4.140      ;
; 15.900 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[11]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.008      ; 4.140      ;
; 15.901 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[12]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a16~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.074      ; 4.172      ;
; 15.904 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[17]                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.001      ; 4.129      ;
; 15.904 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|F_pc[6]                                                                                                          ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[9]                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.001      ; 4.129      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_we_reg         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg0   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg1   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg2   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg3   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg4   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg5   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg6   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg7   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg8   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg9   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.906 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a3~porta_address_reg10  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_byte0_data[3]                                                                                       ; Clock        ; Clock       ; 20.000       ; -0.055     ; 4.071      ;
; 15.910 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_alu_result[10]                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_56d1:auto_generated|ram_block1a26~porta_we_reg ; Clock        ; Clock       ; 20.000       ; 0.059      ; 4.148      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                         ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|read                                                                                                                                      ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|read                                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|jtag_rd                                                                     ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|jtag_rd                                                                     ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|resetlatch                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|resetlatch                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|MonDReg[13]                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|MonDReg[13]                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|hbreak_pending                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|hbreak_pending                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|break_on_reset                                                        ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|break_on_reset                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|jtag_break                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|jtag_break                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_avalon_reg:the_Nios_Qsys_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_avalon_reg:the_Nios_Qsys_cpu_0_nios2_avalon_reg|oci_single_step_mode                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|wait_for_one_post_bret_inst                                                                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                               ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                               ; Nios_Qsys:u0|nios_qsys_leds_s1_translator:leds_s1_translator|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|jtag_ram_rd                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|jtag_ram_rd                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|avalon_ociram_readdata_ready                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                             ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_align_cycle[0]                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_align_cycle[0]                                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_align_cycle[1]                                                                                                                                                                              ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_align_cycle[1]                                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                             ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_ienable_reg[0]                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_ienable_reg[0]                                                                                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                             ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                             ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_0_data_master_translator:cpu_0_data_master_translator|altera_merlin_master_translator:cpu_0_data_master_translator|write_accepted                                                                         ; Nios_Qsys:u0|nios_qsys_cpu_0_data_master_translator:cpu_0_data_master_translator|altera_merlin_master_translator:cpu_0_data_master_translator|write_accepted                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_aligning_data                                                                                                                                                                               ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_aligning_data                                                                                                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                   ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                   ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                 ; Nios_Qsys:u0|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|nios_qsys_cpu_0_data_master_translator:cpu_0_data_master_translator|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                          ; Nios_Qsys:u0|nios_qsys_cpu_0_data_master_translator:cpu_0_data_master_translator|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                          ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                       ; Nios_Qsys:u0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                       ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_waiting_for_data                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|av_ld_waiting_for_data                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|i_read                                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_test_bench:the_Nios_Qsys_cpu_0_test_bench|d_write                                                                                                                                 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_test_bench:the_Nios_Qsys_cpu_0_test_bench|d_write                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|write                                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|write                                                                                                                                     ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|monitor_error                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|monitor_error                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|monitor_ready                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_oci_debug:the_Nios_Qsys_cpu_0_nios2_oci_debug|monitor_ready                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_compare_op[1]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_cmp_result                                                                                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Nios_Qsys:u0|nios_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                        ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|saved_grant[1]                                                                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_ctrl_st                                                                                                                                                                                         ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_test_bench:the_Nios_Qsys_cpu_0_test_bench|d_write                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[24]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|writedata[24]                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[3]                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|writedata[3]                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[12]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[12]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[17]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[16]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                               ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                           ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_cnt[4]                                                                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_cnt[4]                                                                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[15]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|writedata[15]                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[29]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[28]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[24]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[25]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[19]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[18]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[15]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[15]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_ienable_reg[0]                                                                                                                                                                                  ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|W_ipending_reg[0]                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                           ; Nios_Qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                        ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                   ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[10]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[9]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                              ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_dly                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[19]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[20]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[4]                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[4]                                                                                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                        ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[6]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[7]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[3]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[4]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[3]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[2]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[2]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[3]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.249 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[17]                                                                                                                                                                                   ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[17]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[20]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[19]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[6]                                                                                                                                                                             ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[5]                                                                                                                                                                             ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.251 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[10]                                                                                                                                                                            ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_shift_rot_result[11]                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[7]                                                                                                                                                                                    ; Nios_Qsys:u0|Nios_Qsys_LEDs:leds|data_out[7]                                                                                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.000      ; 0.403      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'Clock'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_valid                                                                                                                                                                                           ; Clock        ; Clock       ; 20.000       ; 0.017      ; 2.156      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_valid                                                                                                                                                                                           ; Clock        ; Clock       ; 20.000       ; 0.035      ; 2.174      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_new_inst                                                                                                                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.040      ; 2.179      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_002|packet_in_progress                                                                                                                                                              ; Clock        ; Clock       ; 20.000       ; 0.019      ; 2.158      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                                                  ; Clock        ; Clock       ; 20.000       ; 0.017      ; 2.156      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_Switches:switches|readdata[5]                                                                                                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.044      ; 2.183      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_src2_use_imm                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.033      ; 2.172      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.019      ; 2.158      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.019      ; 2.158      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                              ; Clock        ; Clock       ; 20.000       ; 0.019      ; 2.158      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; Clock        ; Clock       ; 20.000       ; 0.040      ; 2.179      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                      ; Clock        ; Clock       ; 20.000       ; 0.035      ; 2.174      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                      ; Clock        ; Clock       ; 20.000       ; 0.035      ; 2.174      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 20.000       ; 0.044      ; 2.183      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                               ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; Clock        ; Clock       ; 20.000       ; 0.039      ; 2.178      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; Clock        ; Clock       ; 20.000       ; 0.039      ; 2.178      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; Clock        ; Clock       ; 20.000       ; 0.039      ; 2.178      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; Clock        ; Clock       ; 20.000       ; 0.039      ; 2.178      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; Clock        ; Clock       ; 20.000       ; 0.039      ; 2.178      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 20.000       ; 0.039      ; 2.178      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 20.000       ; 0.039      ; 2.178      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 20.000       ; 0.039      ; 2.178      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                       ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                       ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                      ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[7]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.028      ; 2.167      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[6]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.027      ; 2.166      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[5]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.028      ; 2.167      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[4]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.032      ; 2.171      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[3]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.021      ; 2.160      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[2]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.040      ; 2.179      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[1]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.032      ; 2.171      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; Clock        ; Clock       ; 20.000       ; 0.034      ; 2.173      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; Clock        ; Clock       ; 20.000       ; 0.034      ; 2.173      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; Clock        ; Clock       ; 20.000       ; 0.034      ; 2.173      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; Clock        ; Clock       ; 20.000       ; 0.034      ; 2.173      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; Clock        ; Clock       ; 20.000       ; 0.034      ; 2.173      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 20.000       ; 0.034      ; 2.173      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                              ; Clock        ; Clock       ; 20.000       ; 0.038      ; 2.177      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]                              ; Clock        ; Clock       ; 20.000       ; 0.038      ; 2.177      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]                              ; Clock        ; Clock       ; 20.000       ; 0.038      ; 2.177      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]                              ; Clock        ; Clock       ; 20.000       ; 0.038      ; 2.177      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]                              ; Clock        ; Clock       ; 20.000       ; 0.038      ; 2.177      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                              ; Clock        ; Clock       ; 20.000       ; 0.038      ; 2.177      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[0]                                                                                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.036      ; 2.175      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.036      ; 2.175      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.036      ; 2.175      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.036      ; 2.175      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                    ; Clock        ; Clock       ; 20.000       ; 0.036      ; 2.175      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 20.000       ; 0.037      ; 2.176      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                              ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                  ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_Switches:switches|readdata[7]                                                                                                                                                                                 ; Clock        ; Clock       ; 20.000       ; 0.042      ; 2.181      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7]                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.042      ; 2.181      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_byteenable[0]                                                                                                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.028      ; 2.167      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                           ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                               ; Clock        ; Clock       ; 20.000       ; 0.039      ; 2.178      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                  ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                            ; Clock        ; Clock       ; 20.000       ; 0.041      ; 2.180      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src2[8]                                                                                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.017      ; 2.156      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src2[6]                                                                                                                                                                                         ; Clock        ; Clock       ; 20.000       ; 0.027      ; 2.166      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[15]                                                                                                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.040      ; 2.179      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_byteenable[1]                                                                                                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.028      ; 2.167      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                 ; Clock        ; Clock       ; 20.000       ; 0.043      ; 2.182      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[21]                                                                                                                                                                                   ; Clock        ; Clock       ; 20.000       ; 0.001      ; 2.140      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[10]                                                                                                                                                                                        ; Clock        ; Clock       ; 20.000       ; 0.004      ; 2.143      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[11]                                                                                                                                                                                        ; Clock        ; Clock       ; 20.000       ; -0.002     ; 2.137      ;
; 17.893 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_ctrl_shift_rot_right                                                                                                                                                                            ; Clock        ; Clock       ; 20.000       ; 0.006      ; 2.145      ;
+--------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'Clock'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|D_valid                                                                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.017      ; 2.156      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_valid                                                                                                                                                                                           ; Clock        ; Clock       ; 0.000        ; 0.035      ; 2.174      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_new_inst                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.040      ; 2.179      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_002|packet_in_progress                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.158      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux|packet_in_progress                                                                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.017      ; 2.156      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_Switches:switches|readdata[5]                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.044      ; 2.183      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_src2_use_imm                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.033      ; 2.172      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.158      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:switches_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.158      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cmd_xbar_mux:cmd_xbar_mux_001|packet_in_progress                                                                                                                                                              ; Clock        ; Clock       ; 0.000        ; 0.019      ; 2.158      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.040      ; 2.179      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write1                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.035      ; 2.174      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|write2                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.035      ; 2.174      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0                                                                                                                  ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 0.000        ; 0.044      ; 2.183      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[0] ; Clock        ; Clock       ; 0.000        ; 0.039      ; 2.178      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[1] ; Clock        ; Clock       ; 0.000        ; 0.039      ; 2.178      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[2] ; Clock        ; Clock       ; 0.000        ; 0.039      ; 2.178      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[3] ; Clock        ; Clock       ; 0.000        ; 0.039      ; 2.178      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[4] ; Clock        ; Clock       ; 0.000        ; 0.039      ; 2.178      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw|safe_q[5] ; Clock        ; Clock       ; 0.000        ; 0.039      ; 2.178      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                         ; Clock        ; Clock       ; 0.000        ; 0.039      ; 2.178      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                    ; Clock        ; Clock       ; 0.000        ; 0.039      ; 2.178      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                       ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[7]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.028      ; 2.167      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[6]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.027      ; 2.166      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[5]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.028      ; 2.167      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[4]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.032      ; 2.171      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[3]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.021      ; 2.160      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[2]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.040      ; 2.179      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[1]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.032      ; 2.171      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; Clock        ; Clock       ; 0.000        ; 0.034      ; 2.173      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; Clock        ; Clock       ; 0.000        ; 0.034      ; 2.173      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; Clock        ; Clock       ; 0.000        ; 0.034      ; 2.173      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; Clock        ; Clock       ; 0.000        ; 0.034      ; 2.173      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; Clock        ; Clock       ; 0.000        ; 0.034      ; 2.173      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 0.000        ; 0.034      ; 2.173      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 2.177      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 2.177      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 2.177      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 2.177      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 2.177      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_w:the_Nios_Qsys_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                              ; Clock        ; Clock       ; 0.000        ; 0.038      ; 2.177      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[0]                                                                                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.036      ; 2.175      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.036      ; 2.175      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.036      ; 2.175      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.036      ; 2.175      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                     ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                      ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_Qsys_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                    ; Clock        ; Clock       ; 0.000        ; 0.036      ; 2.175      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[0]                        ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[1]                        ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[2]                        ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[3]                        ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[4]                        ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                        ; Clock        ; Clock       ; 0.000        ; 0.037      ; 2.176      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[0]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[1]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[2]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[3]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[4]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|Nios_Qsys_jtag_uart_0_scfifo_r:the_Nios_Qsys_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                              ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]                                  ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_Switches:switches|readdata[7]                                                                                                                                                                                 ; Clock        ; Clock       ; 0.000        ; 0.042      ; 2.181      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_switches_s1_translator:switches_s1_translator|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[7]                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.042      ; 2.181      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_byteenable[0]                                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.028      ; 2.167      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                           ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                                                                ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                               ; Clock        ; Clock       ; 0.000        ; 0.039      ; 2.178      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                  ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|altera_avalon_sc_fifo:leds_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.041      ; 2.180      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src2[8]                                                                                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.017      ; 2.156      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src2[6]                                                                                                                                                                                         ; Clock        ; Clock       ; 0.000        ; 0.027      ; 2.166      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[15]                                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.040      ; 2.179      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_byteenable[1]                                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.028      ; 2.167      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|nios_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                 ; Clock        ; Clock       ; 0.000        ; 0.043      ; 2.182      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|d_writedata[21]                                                                                                                                                                                   ; Clock        ; Clock       ; 0.000        ; 0.001      ; 2.140      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[10]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; 0.004      ; 2.143      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|E_src1[11]                                                                                                                                                                                        ; Clock        ; Clock       ; 0.000        ; -0.002     ; 2.137      ;
; 1.987 ; Nios_Qsys:u0|altera_reset_controller:rst_controller|r_sync_rst ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|R_ctrl_shift_rot_right                                                                                                                                                                            ; Clock        ; Clock       ; 0.000        ; 0.006      ; 2.145      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_address_reg7 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_bytena_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg10 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg11 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg12 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg13 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg14 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg15 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg8  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_datain_reg9  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a10~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a11~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a12~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a13~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a14~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a15~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a16~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a17~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a18~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a19~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a20~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a21~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a22~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a23~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a24~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a25~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a26~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a27~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a28~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a29~porta_memory_reg0 ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; Nios_Qsys:u0|Nios_Qsys_cpu_0:cpu_0|Nios_Qsys_cpu_0_nios2_oci:the_Nios_Qsys_cpu_0_nios2_oci|Nios_Qsys_cpu_0_nios2_ocimem:the_Nios_Qsys_cpu_0_nios2_ocimem|Nios_Qsys_cpu_0_ociram_sp_ram_module:Nios_Qsys_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_aq71:auto_generated|ram_block1a2~porta_memory_reg0  ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; Clock      ; 2.434  ; 2.434  ; Rise       ; Clock           ;
;  SW[0]    ; Clock      ; -0.225 ; -0.225 ; Rise       ; Clock           ;
;  SW[1]    ; Clock      ; -0.202 ; -0.202 ; Rise       ; Clock           ;
;  SW[2]    ; Clock      ; -0.324 ; -0.324 ; Rise       ; Clock           ;
;  SW[3]    ; Clock      ; -0.232 ; -0.232 ; Rise       ; Clock           ;
;  SW[4]    ; Clock      ; -0.162 ; -0.162 ; Rise       ; Clock           ;
;  SW[5]    ; Clock      ; -0.048 ; -0.048 ; Rise       ; Clock           ;
;  SW[6]    ; Clock      ; -0.363 ; -0.363 ; Rise       ; Clock           ;
;  SW[7]    ; Clock      ; -0.163 ; -0.163 ; Rise       ; Clock           ;
;  SW[8]    ; Clock      ; -0.107 ; -0.107 ; Rise       ; Clock           ;
;  SW[9]    ; Clock      ; -0.169 ; -0.169 ; Rise       ; Clock           ;
;  SW[10]   ; Clock      ; -0.234 ; -0.234 ; Rise       ; Clock           ;
;  SW[11]   ; Clock      ; -0.199 ; -0.199 ; Rise       ; Clock           ;
;  SW[12]   ; Clock      ; -0.227 ; -0.227 ; Rise       ; Clock           ;
;  SW[13]   ; Clock      ; 2.356  ; 2.356  ; Rise       ; Clock           ;
;  SW[14]   ; Clock      ; 2.434  ; 2.434  ; Rise       ; Clock           ;
;  SW[15]   ; Clock      ; 2.362  ; 2.362  ; Rise       ; Clock           ;
;  SW[16]   ; Clock      ; 2.431  ; 2.431  ; Rise       ; Clock           ;
;  SW[17]   ; Clock      ; 2.424  ; 2.424  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; Clock      ; 0.483  ; 0.483  ; Rise       ; Clock           ;
;  SW[0]    ; Clock      ; 0.345  ; 0.345  ; Rise       ; Clock           ;
;  SW[1]    ; Clock      ; 0.322  ; 0.322  ; Rise       ; Clock           ;
;  SW[2]    ; Clock      ; 0.444  ; 0.444  ; Rise       ; Clock           ;
;  SW[3]    ; Clock      ; 0.352  ; 0.352  ; Rise       ; Clock           ;
;  SW[4]    ; Clock      ; 0.282  ; 0.282  ; Rise       ; Clock           ;
;  SW[5]    ; Clock      ; 0.168  ; 0.168  ; Rise       ; Clock           ;
;  SW[6]    ; Clock      ; 0.483  ; 0.483  ; Rise       ; Clock           ;
;  SW[7]    ; Clock      ; 0.283  ; 0.283  ; Rise       ; Clock           ;
;  SW[8]    ; Clock      ; 0.227  ; 0.227  ; Rise       ; Clock           ;
;  SW[9]    ; Clock      ; 0.289  ; 0.289  ; Rise       ; Clock           ;
;  SW[10]   ; Clock      ; 0.354  ; 0.354  ; Rise       ; Clock           ;
;  SW[11]   ; Clock      ; 0.319  ; 0.319  ; Rise       ; Clock           ;
;  SW[12]   ; Clock      ; 0.347  ; 0.347  ; Rise       ; Clock           ;
;  SW[13]   ; Clock      ; -2.236 ; -2.236 ; Rise       ; Clock           ;
;  SW[14]   ; Clock      ; -2.314 ; -2.314 ; Rise       ; Clock           ;
;  SW[15]   ; Clock      ; -2.242 ; -2.242 ; Rise       ; Clock           ;
;  SW[16]   ; Clock      ; -2.311 ; -2.311 ; Rise       ; Clock           ;
;  SW[17]   ; Clock      ; -2.304 ; -2.304 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; Clock      ; 5.541 ; 5.541 ; Rise       ; Clock           ;
;  LEDR[0]  ; Clock      ; 4.805 ; 4.805 ; Rise       ; Clock           ;
;  LEDR[1]  ; Clock      ; 5.095 ; 5.095 ; Rise       ; Clock           ;
;  LEDR[2]  ; Clock      ; 5.417 ; 5.417 ; Rise       ; Clock           ;
;  LEDR[3]  ; Clock      ; 5.362 ; 5.362 ; Rise       ; Clock           ;
;  LEDR[4]  ; Clock      ; 5.396 ; 5.396 ; Rise       ; Clock           ;
;  LEDR[5]  ; Clock      ; 4.961 ; 4.961 ; Rise       ; Clock           ;
;  LEDR[6]  ; Clock      ; 5.541 ; 5.541 ; Rise       ; Clock           ;
;  LEDR[7]  ; Clock      ; 5.129 ; 5.129 ; Rise       ; Clock           ;
;  LEDR[8]  ; Clock      ; 4.855 ; 4.855 ; Rise       ; Clock           ;
;  LEDR[9]  ; Clock      ; 4.846 ; 4.846 ; Rise       ; Clock           ;
;  LEDR[10] ; Clock      ; 5.023 ; 5.023 ; Rise       ; Clock           ;
;  LEDR[11] ; Clock      ; 4.528 ; 4.528 ; Rise       ; Clock           ;
;  LEDR[12] ; Clock      ; 4.879 ; 4.879 ; Rise       ; Clock           ;
;  LEDR[13] ; Clock      ; 4.694 ; 4.694 ; Rise       ; Clock           ;
;  LEDR[14] ; Clock      ; 4.677 ; 4.677 ; Rise       ; Clock           ;
;  LEDR[15] ; Clock      ; 4.536 ; 4.536 ; Rise       ; Clock           ;
;  LEDR[16] ; Clock      ; 4.553 ; 4.553 ; Rise       ; Clock           ;
;  LEDR[17] ; Clock      ; 4.693 ; 4.693 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; Clock      ; 4.528 ; 4.528 ; Rise       ; Clock           ;
;  LEDR[0]  ; Clock      ; 4.805 ; 4.805 ; Rise       ; Clock           ;
;  LEDR[1]  ; Clock      ; 5.095 ; 5.095 ; Rise       ; Clock           ;
;  LEDR[2]  ; Clock      ; 5.417 ; 5.417 ; Rise       ; Clock           ;
;  LEDR[3]  ; Clock      ; 5.362 ; 5.362 ; Rise       ; Clock           ;
;  LEDR[4]  ; Clock      ; 5.396 ; 5.396 ; Rise       ; Clock           ;
;  LEDR[5]  ; Clock      ; 4.961 ; 4.961 ; Rise       ; Clock           ;
;  LEDR[6]  ; Clock      ; 5.541 ; 5.541 ; Rise       ; Clock           ;
;  LEDR[7]  ; Clock      ; 5.129 ; 5.129 ; Rise       ; Clock           ;
;  LEDR[8]  ; Clock      ; 4.855 ; 4.855 ; Rise       ; Clock           ;
;  LEDR[9]  ; Clock      ; 4.846 ; 4.846 ; Rise       ; Clock           ;
;  LEDR[10] ; Clock      ; 5.023 ; 5.023 ; Rise       ; Clock           ;
;  LEDR[11] ; Clock      ; 4.528 ; 4.528 ; Rise       ; Clock           ;
;  LEDR[12] ; Clock      ; 4.879 ; 4.879 ; Rise       ; Clock           ;
;  LEDR[13] ; Clock      ; 4.694 ; 4.694 ; Rise       ; Clock           ;
;  LEDR[14] ; Clock      ; 4.677 ; 4.677 ; Rise       ; Clock           ;
;  LEDR[15] ; Clock      ; 4.536 ; 4.536 ; Rise       ; Clock           ;
;  LEDR[16] ; Clock      ; 4.553 ; 4.553 ; Rise       ; Clock           ;
;  LEDR[17] ; Clock      ; 4.693 ; 4.693 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 10.328 ; 0.215 ; 16.219   ; 1.987   ; 7.500               ;
;  Clock               ; 10.328 ; 0.215 ; 16.219   ; 1.987   ; 7.500               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Clock               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; Clock      ; 4.564  ; 4.564  ; Rise       ; Clock           ;
;  SW[0]    ; Clock      ; 0.113  ; 0.113  ; Rise       ; Clock           ;
;  SW[1]    ; Clock      ; 0.151  ; 0.151  ; Rise       ; Clock           ;
;  SW[2]    ; Clock      ; -0.053 ; -0.053 ; Rise       ; Clock           ;
;  SW[3]    ; Clock      ; 0.067  ; 0.067  ; Rise       ; Clock           ;
;  SW[4]    ; Clock      ; 0.126  ; 0.126  ; Rise       ; Clock           ;
;  SW[5]    ; Clock      ; 0.314  ; 0.314  ; Rise       ; Clock           ;
;  SW[6]    ; Clock      ; -0.143 ; -0.143 ; Rise       ; Clock           ;
;  SW[7]    ; Clock      ; 0.242  ; 0.242  ; Rise       ; Clock           ;
;  SW[8]    ; Clock      ; 0.331  ; 0.331  ; Rise       ; Clock           ;
;  SW[9]    ; Clock      ; 0.272  ; 0.272  ; Rise       ; Clock           ;
;  SW[10]   ; Clock      ; 0.154  ; 0.154  ; Rise       ; Clock           ;
;  SW[11]   ; Clock      ; 0.155  ; 0.155  ; Rise       ; Clock           ;
;  SW[12]   ; Clock      ; 0.174  ; 0.174  ; Rise       ; Clock           ;
;  SW[13]   ; Clock      ; 4.363  ; 4.363  ; Rise       ; Clock           ;
;  SW[14]   ; Clock      ; 4.564  ; 4.564  ; Rise       ; Clock           ;
;  SW[15]   ; Clock      ; 4.384  ; 4.384  ; Rise       ; Clock           ;
;  SW[16]   ; Clock      ; 4.559  ; 4.559  ; Rise       ; Clock           ;
;  SW[17]   ; Clock      ; 4.427  ; 4.427  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; Clock      ; 0.483  ; 0.483  ; Rise       ; Clock           ;
;  SW[0]    ; Clock      ; 0.345  ; 0.345  ; Rise       ; Clock           ;
;  SW[1]    ; Clock      ; 0.322  ; 0.322  ; Rise       ; Clock           ;
;  SW[2]    ; Clock      ; 0.444  ; 0.444  ; Rise       ; Clock           ;
;  SW[3]    ; Clock      ; 0.352  ; 0.352  ; Rise       ; Clock           ;
;  SW[4]    ; Clock      ; 0.282  ; 0.282  ; Rise       ; Clock           ;
;  SW[5]    ; Clock      ; 0.168  ; 0.168  ; Rise       ; Clock           ;
;  SW[6]    ; Clock      ; 0.483  ; 0.483  ; Rise       ; Clock           ;
;  SW[7]    ; Clock      ; 0.283  ; 0.283  ; Rise       ; Clock           ;
;  SW[8]    ; Clock      ; 0.227  ; 0.227  ; Rise       ; Clock           ;
;  SW[9]    ; Clock      ; 0.289  ; 0.289  ; Rise       ; Clock           ;
;  SW[10]   ; Clock      ; 0.354  ; 0.354  ; Rise       ; Clock           ;
;  SW[11]   ; Clock      ; 0.319  ; 0.319  ; Rise       ; Clock           ;
;  SW[12]   ; Clock      ; 0.347  ; 0.347  ; Rise       ; Clock           ;
;  SW[13]   ; Clock      ; -2.236 ; -2.236 ; Rise       ; Clock           ;
;  SW[14]   ; Clock      ; -2.314 ; -2.314 ; Rise       ; Clock           ;
;  SW[15]   ; Clock      ; -2.242 ; -2.242 ; Rise       ; Clock           ;
;  SW[16]   ; Clock      ; -2.311 ; -2.311 ; Rise       ; Clock           ;
;  SW[17]   ; Clock      ; -2.304 ; -2.304 ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; LEDR[*]   ; Clock      ; 10.374 ; 10.374 ; Rise       ; Clock           ;
;  LEDR[0]  ; Clock      ; 8.566  ; 8.566  ; Rise       ; Clock           ;
;  LEDR[1]  ; Clock      ; 9.287  ; 9.287  ; Rise       ; Clock           ;
;  LEDR[2]  ; Clock      ; 9.818  ; 9.818  ; Rise       ; Clock           ;
;  LEDR[3]  ; Clock      ; 9.765  ; 9.765  ; Rise       ; Clock           ;
;  LEDR[4]  ; Clock      ; 10.087 ; 10.087 ; Rise       ; Clock           ;
;  LEDR[5]  ; Clock      ; 8.947  ; 8.947  ; Rise       ; Clock           ;
;  LEDR[6]  ; Clock      ; 10.374 ; 10.374 ; Rise       ; Clock           ;
;  LEDR[7]  ; Clock      ; 9.358  ; 9.358  ; Rise       ; Clock           ;
;  LEDR[8]  ; Clock      ; 8.934  ; 8.934  ; Rise       ; Clock           ;
;  LEDR[9]  ; Clock      ; 8.911  ; 8.911  ; Rise       ; Clock           ;
;  LEDR[10] ; Clock      ; 9.042  ; 9.042  ; Rise       ; Clock           ;
;  LEDR[11] ; Clock      ; 8.062  ; 8.062  ; Rise       ; Clock           ;
;  LEDR[12] ; Clock      ; 8.959  ; 8.959  ; Rise       ; Clock           ;
;  LEDR[13] ; Clock      ; 8.509  ; 8.509  ; Rise       ; Clock           ;
;  LEDR[14] ; Clock      ; 8.489  ; 8.489  ; Rise       ; Clock           ;
;  LEDR[15] ; Clock      ; 8.206  ; 8.206  ; Rise       ; Clock           ;
;  LEDR[16] ; Clock      ; 8.086  ; 8.086  ; Rise       ; Clock           ;
;  LEDR[17] ; Clock      ; 8.557  ; 8.557  ; Rise       ; Clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; Clock      ; 4.528 ; 4.528 ; Rise       ; Clock           ;
;  LEDR[0]  ; Clock      ; 4.805 ; 4.805 ; Rise       ; Clock           ;
;  LEDR[1]  ; Clock      ; 5.095 ; 5.095 ; Rise       ; Clock           ;
;  LEDR[2]  ; Clock      ; 5.417 ; 5.417 ; Rise       ; Clock           ;
;  LEDR[3]  ; Clock      ; 5.362 ; 5.362 ; Rise       ; Clock           ;
;  LEDR[4]  ; Clock      ; 5.396 ; 5.396 ; Rise       ; Clock           ;
;  LEDR[5]  ; Clock      ; 4.961 ; 4.961 ; Rise       ; Clock           ;
;  LEDR[6]  ; Clock      ; 5.541 ; 5.541 ; Rise       ; Clock           ;
;  LEDR[7]  ; Clock      ; 5.129 ; 5.129 ; Rise       ; Clock           ;
;  LEDR[8]  ; Clock      ; 4.855 ; 4.855 ; Rise       ; Clock           ;
;  LEDR[9]  ; Clock      ; 4.846 ; 4.846 ; Rise       ; Clock           ;
;  LEDR[10] ; Clock      ; 5.023 ; 5.023 ; Rise       ; Clock           ;
;  LEDR[11] ; Clock      ; 4.528 ; 4.528 ; Rise       ; Clock           ;
;  LEDR[12] ; Clock      ; 4.879 ; 4.879 ; Rise       ; Clock           ;
;  LEDR[13] ; Clock      ; 4.694 ; 4.694 ; Rise       ; Clock           ;
;  LEDR[14] ; Clock      ; 4.677 ; 4.677 ; Rise       ; Clock           ;
;  LEDR[15] ; Clock      ; 4.536 ; 4.536 ; Rise       ; Clock           ;
;  LEDR[16] ; Clock      ; 4.553 ; 4.553 ; Rise       ; Clock           ;
;  LEDR[17] ; Clock      ; 4.693 ; 4.693 ; Rise       ; Clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 22441    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 22441    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 576      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 576      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 18    ; 18   ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Sep 02 11:25:24 2014
Info: Command: quartus_sta DE2_System -c DE2_Board_top_level
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Lab2_sdc.sdc'
Info (332104): Reading SDC File: 'Nios_Qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'Nios_Qsys/synthesis/submodules/Nios_Qsys_cpu_0.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 10.328
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    10.328         0.000 Clock 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 Clock 
Info (332146): Worst-case recovery slack is 16.219
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.219         0.000 Clock 
Info (332146): Worst-case removal slack is 3.551
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.551         0.000 Clock 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 Clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 15.461
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.461         0.000 Clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 Clock 
Info (332146): Worst-case recovery slack is 17.893
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.893         0.000 Clock 
Info (332146): Worst-case removal slack is 1.987
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.987         0.000 Clock 
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 Clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 477 megabytes
    Info: Processing ended: Tue Sep 02 11:25:25 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


