library ieee ;
use ieee.std_logic_1164.all ;
use word.datatypes.all ;

entity RegisterNUnit is
	port (
		d : word;
		clk, clr : in std_logic ;
		q : word
	) ;
end RegisterNUnit ;

architecture DFF of RegisterNUnit is
	signal internalbuffer : word;
begin
	process (clk, clr)
	begin
		if clr = '0' then
			mem <= (others => '0');
			q <= (others => '0');
		elsif clk'EVENT and clk = '1' then
			internalbuffer <= d;
		elsif clk'EVENT and clk = '0' then
			q <= internalbuffer;
		end if;
	end process;
end DFF ;