#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 02 22:31:52 2016
# Process ID: 2380
# Current directory: E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/ZEDBOARD
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3860 E:\projects\xilinix\master_repo\LAB_AEP\Integrated_redo_\hdl\Projects\fmc_imageon_gs\ZEDBOARD\fmc_imageon_gs.xpr
# Log file: E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/ZEDBOARD/vivado.log
# Journal file: E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/ZEDBOARD\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.xpr
launch_sdk -workspace E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.sdk -hwspec E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.sdk/fmc_imageon_gs_wrapper.hdf
open_bd_design {E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd}
set_property  ip_repo_paths  {e:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/IP E:/projects/xilinix/master_repo/LAB_AEP/Audio/lab8.ip_user_files} [current_project]
update_ip_catalog
set_property  ip_repo_paths  e:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/IP [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/IP E:/projects/xilinix/master_repo/LAB_AEP/Audio} [current_project]
update_ip_catalog
set_property  ip_repo_paths  e:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/IP [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/IP E:/projects/xilinix/master_repo/LAB_AEP/Audio/lab8.srcs/sources_1/ipshared/xilinx.com} [current_project]
update_ip_catalog
set_property  ip_repo_paths  e:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/IP [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/IP {E:/projects/xilinix/Zynq training repo/Zynq-SoC-Training/lab8/Source Code/ip_cores}} [current_project]
update_ip_catalog
set_property  ip_repo_paths  e:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/IP [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/IP {E:/projects/xilinix/master_repo/LAB_AEP/Audio Source Code}} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:zed_audio_ctrl:1.0 zed_audio_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins zed_audio_ctrl_0/S_AXI]
regenerate_bd_layout
startgroup
create_bd_port -dir O BCLK
connect_bd_net [get_bd_pins /zed_audio_ctrl_0/BCLK] [get_bd_ports BCLK]
endgroup
startgroup
create_bd_port -dir O LRCLK
connect_bd_net [get_bd_pins /zed_audio_ctrl_0/LRCLK] [get_bd_ports LRCLK]
endgroup
startgroup
create_bd_port -dir O SDATA_O
connect_bd_net [get_bd_pins /zed_audio_ctrl_0/SDATA_O] [get_bd_ports SDATA_O]
endgroup
startgroup
create_bd_port -dir I SDATA_I
connect_bd_net [get_bd_pins /zed_audio_ctrl_0/SDATA_I] [get_bd_ports SDATA_I]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {10} CONFIG.PCW_EN_CLK3_PORT {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_1
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/IIC_1] [get_bd_intf_ports IIC_1]
endgroup
startgroup
create_bd_port -dir O -type clk FCLK_CLK3
connect_bd_net [get_bd_pins /processing_system7_0/FCLK_CLK3] [get_bd_ports FCLK_CLK3]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
delete_bd_objs [get_bd_cells axi_gpio_0]
create_bd_port -dir O -from 1 -to 0 -type data ADDRESS
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_2
endgroup
startgroup
set_property -dict [list CONFIG.CONST_WIDTH {2} CONFIG.CONST_VAL {0}] [get_bd_cells xlconstant_2]
endgroup
connect_bd_net [get_bd_ports ADDRESS] [get_bd_pins xlconstant_2/dout]
regenerate_bd_layout
add_files -fileset constrs_1 -norecurse {{E:/projects/xilinix/master_repo/LAB_AEP/Audio Source Code/adc_dac_audio.xdc}}
import_files -fileset constrs_1 {E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/zedboard_fmc_imageon_gs.xdc {E:/projects/xilinix/master_repo/LAB_AEP/Audio Source Code/adc_dac_audio.xdc}}
remove_files E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/hdl/fmc_imageon_gs_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
make_wrapper -files [get_files E:/projects/xilinix/master_repo/LAB_AEP/Integrated_redo_/hdl/Projects/fmc_imageon_gs/ZEDBOARD/fmc_imageon_gs.srcs/sources_1/bd/fmc_imageon_gs/fmc_imageon_gs.bd] -top
