library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity UART_tx is

	port (
	 
	 
	 tx_data : in std_logic_vector(7 down to 0);
	 tx_data_valid : in std_logic;
	 areset_n : in st_logic;
	 clk : in std_logic;
	 
	 tx : out std_logic;
	 tx_busy : out std_ logic;
	 )
	
	
architecture mixed of UART_tx is 
	
--signals and components

begin






end mixed	
