<stg><name>write_result_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="496" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_ln27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln27"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln23_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln23

]]></Node>
<StgValue><ssdm name="sext_ln23_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:3 %sext_ln23_cast = sext i58 %sext_ln23_read

]]></Node>
<StgValue><ssdm name="sext_ln23_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty, i32 0, i32 0, void @empty_7, i32 64, i32 0, void @empty_2, void @empty_1, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i15 0, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="496" op_1_bw="496">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i496 0, i496 %phi_ln27

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i15 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:2 %icmp_ln23 = icmp_eq  i15 %i_1, i15 16384

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc:4 %add_ln23 = add i15 %i_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.end11.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="15">
<![CDATA[
for.inc.split:1 %zext_ln23 = zext i15 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="15">
<![CDATA[
for.inc.split:2 %trunc_ln23 = trunc i15 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %out_buf_addr = getelementptr i16 %out_buf, i64 0, i64 %zext_ln23

]]></Node>
<StgValue><ssdm name="out_buf_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="14">
<![CDATA[
for.inc.split:6 %out_buf_load = load i14 %out_buf_addr

]]></Node>
<StgValue><ssdm name="out_buf_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.split:7 %icmp_ln27 = icmp_eq  i5 %trunc_ln23, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:9 %br_ln27 = br i1 %icmp_ln27, void %for.inc.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split._crit_edge:4 %store_ln23 = store i15 %add_ln23, i15 %i

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
for.inc:1 %gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln23_cast

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="14">
<![CDATA[
for.inc.split:6 %out_buf_load = load i14 %out_buf_addr

]]></Node>
<StgValue><ssdm name="out_buf_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
for.end11.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="496" op_0_bw="496" op_1_bw="0">
<![CDATA[
for.inc.split:0 %phi_ln27_load_1 = load i496 %phi_ln27

]]></Node>
<StgValue><ssdm name="phi_ln27_load_1"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln24"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="512" op_1_bw="16" op_2_bw="496">
<![CDATA[
for.inc.split:8 %or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i16.i496, i16 %out_buf_load, i496 %phi_ln27_load_1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512" op_3_bw="64">
<![CDATA[
:0 %write_ln27 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem1_addr, i512 %or_ln, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="write_ln27"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln27 = br void %for.inc.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="496" op_0_bw="496" op_1_bw="0">
<![CDATA[
for.inc.split._crit_edge:0 %phi_ln27_load = load i496 %phi_ln27

]]></Node>
<StgValue><ssdm name="phi_ln27_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="480" op_0_bw="480" op_1_bw="496" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split._crit_edge:1 %tmp = partselect i480 @_ssdm_op_PartSelect.i480.i496.i32.i32, i496 %phi_ln27_load, i32 16, i32 495

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="496" op_0_bw="496" op_1_bw="16" op_2_bw="480">
<![CDATA[
for.inc.split._crit_edge:2 %tmp_1 = bitconcatenate i496 @_ssdm_op_BitConcatenate.i496.i16.i480, i16 %out_buf_load, i480 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="496" op_0_bw="1" op_1_bw="496" op_2_bw="496">
<![CDATA[
for.inc.split._crit_edge:3 %select_ln27 = select i1 %icmp_ln27, i496 0, i496 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="496" op_1_bw="496" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.inc.split._crit_edge:5 %store_ln23 = store i496 %select_ln27, i496 %phi_ln27

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split._crit_edge:6 %br_ln23 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="gmem1" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem1"/></StgValue>
</port>
<port id="56" name="sext_ln23" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln23"/></StgValue>
</port>
<port id="57" name="out_buf" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="StgValue_58" to="phi_ln27" fromId="58" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_58" to="i" fromId="58" toId="7">
</dataflow>
<dataflow id="62" from="_ssdm_op_Read.ap_auto.i58" to="sext_ln23_read" fromId="61" toId="8">
</dataflow>
<dataflow id="63" from="sext_ln23" to="sext_ln23_read" fromId="56" toId="8">
</dataflow>
<dataflow id="64" from="sext_ln23_read" to="sext_ln23_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="67" from="gmem1" to="specinterface_ln0" fromId="55" toId="10">
</dataflow>
<dataflow id="69" from="empty" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="72" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="74" from="empty_7" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specinterface_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="77" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="79" from="empty_2" to="specinterface_ln0" fromId="78" toId="10">
</dataflow>
<dataflow id="81" from="empty_1" to="specinterface_ln0" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="empty_7" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="87" from="StgValue_83" to="specinterface_ln0" fromId="83" toId="10">
</dataflow>
<dataflow id="88" from="empty_7" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="89" from="empty_7" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_70" to="specinterface_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_93" to="store_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="i" to="store_ln0" fromId="7" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln0" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="phi_ln27" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="99" from="i" to="i_1" fromId="7" toId="14">
</dataflow>
<dataflow id="100" from="i_1" to="icmp_ln23" fromId="14" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_101" to="icmp_ln23" fromId="101" toId="15">
</dataflow>
<dataflow id="103" from="i_1" to="add_ln23" fromId="14" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_104" to="add_ln23" fromId="104" toId="16">
</dataflow>
<dataflow id="106" from="icmp_ln23" to="br_ln23" fromId="15" toId="17">
</dataflow>
<dataflow id="107" from="i_1" to="zext_ln23" fromId="14" toId="18">
</dataflow>
<dataflow id="108" from="i_1" to="trunc_ln23" fromId="14" toId="19">
</dataflow>
<dataflow id="109" from="out_buf" to="out_buf_addr" fromId="57" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_110" to="out_buf_addr" fromId="110" toId="20">
</dataflow>
<dataflow id="112" from="zext_ln23" to="out_buf_addr" fromId="18" toId="20">
</dataflow>
<dataflow id="113" from="out_buf_addr" to="out_buf_load" fromId="20" toId="21">
</dataflow>
<dataflow id="114" from="trunc_ln23" to="icmp_ln27" fromId="19" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_115" to="icmp_ln27" fromId="115" toId="22">
</dataflow>
<dataflow id="117" from="icmp_ln27" to="br_ln27" fromId="22" toId="23">
</dataflow>
<dataflow id="118" from="add_ln23" to="store_ln23" fromId="16" toId="24">
</dataflow>
<dataflow id="119" from="i" to="store_ln23" fromId="7" toId="24">
</dataflow>
<dataflow id="120" from="gmem1" to="gmem1_addr" fromId="55" toId="25">
</dataflow>
<dataflow id="121" from="sext_ln23_cast" to="gmem1_addr" fromId="9" toId="25">
</dataflow>
<dataflow id="123" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="122" toId="26">
</dataflow>
<dataflow id="125" from="StgValue_124" to="empty" fromId="124" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_124" to="empty" fromId="124" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_124" to="empty" fromId="124" toId="26">
</dataflow>
<dataflow id="128" from="out_buf_addr" to="out_buf_load" fromId="20" toId="27">
</dataflow>
<dataflow id="129" from="phi_ln27" to="phi_ln27_load_1" fromId="6" toId="28">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecPipeline" to="specpipeline_ln24" fromId="130" toId="29">
</dataflow>
<dataflow id="132" from="StgValue_90" to="specpipeline_ln24" fromId="90" toId="29">
</dataflow>
<dataflow id="133" from="StgValue_70" to="specpipeline_ln24" fromId="70" toId="29">
</dataflow>
<dataflow id="134" from="StgValue_70" to="specpipeline_ln24" fromId="70" toId="29">
</dataflow>
<dataflow id="135" from="StgValue_70" to="specpipeline_ln24" fromId="70" toId="29">
</dataflow>
<dataflow id="136" from="empty_7" to="specpipeline_ln24" fromId="73" toId="29">
</dataflow>
<dataflow id="138" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="137" toId="30">
</dataflow>
<dataflow id="140" from="empty_6" to="specloopname_ln23" fromId="139" toId="30">
</dataflow>
<dataflow id="142" from="_ssdm_op_BitConcatenate.i512.i16.i496" to="or_ln" fromId="141" toId="31">
</dataflow>
<dataflow id="143" from="out_buf_load" to="or_ln" fromId="27" toId="31">
</dataflow>
<dataflow id="144" from="phi_ln27_load_1" to="or_ln" fromId="28" toId="31">
</dataflow>
<dataflow id="146" from="_ssdm_op_Write.m_axi.p1i512" to="write_ln27" fromId="145" toId="32">
</dataflow>
<dataflow id="147" from="gmem1_addr" to="write_ln27" fromId="25" toId="32">
</dataflow>
<dataflow id="148" from="or_ln" to="write_ln27" fromId="31" toId="32">
</dataflow>
<dataflow id="150" from="StgValue_149" to="write_ln27" fromId="149" toId="32">
</dataflow>
<dataflow id="151" from="phi_ln27" to="phi_ln27_load" fromId="6" toId="34">
</dataflow>
<dataflow id="153" from="_ssdm_op_PartSelect.i480.i496.i32.i32" to="tmp" fromId="152" toId="35">
</dataflow>
<dataflow id="154" from="phi_ln27_load" to="tmp" fromId="34" toId="35">
</dataflow>
<dataflow id="155" from="StgValue_83" to="tmp" fromId="83" toId="35">
</dataflow>
<dataflow id="157" from="StgValue_156" to="tmp" fromId="156" toId="35">
</dataflow>
<dataflow id="159" from="_ssdm_op_BitConcatenate.i496.i16.i480" to="tmp_1" fromId="158" toId="36">
</dataflow>
<dataflow id="160" from="out_buf_load" to="tmp_1" fromId="27" toId="36">
</dataflow>
<dataflow id="161" from="tmp" to="tmp_1" fromId="35" toId="36">
</dataflow>
<dataflow id="162" from="icmp_ln27" to="select_ln27" fromId="22" toId="37">
</dataflow>
<dataflow id="163" from="StgValue_96" to="select_ln27" fromId="96" toId="37">
</dataflow>
<dataflow id="164" from="tmp_1" to="select_ln27" fromId="36" toId="37">
</dataflow>
<dataflow id="165" from="select_ln27" to="store_ln23" fromId="37" toId="38">
</dataflow>
<dataflow id="166" from="phi_ln27" to="store_ln23" fromId="6" toId="38">
</dataflow>
<dataflow id="167" from="icmp_ln23" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="168" from="icmp_ln23" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="169" from="icmp_ln27" to="StgValue_4" fromId="22" toId="4">
</dataflow>
</dataflows>


</stg>
