===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 40.9875 seconds

  ----Wall Time----  ----Name----
    4.9925 ( 12.2%)  FIR Parser
   18.9341 ( 46.2%)  'firrtl.circuit' Pipeline
    1.6947 (  4.1%)    'firrtl.module' Pipeline
    1.5276 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1671 (  0.4%)      LowerCHIRRTL
    0.1266 (  0.3%)    InferWidths
    0.9090 (  2.2%)    InferResets
    0.0269 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0265 (  0.1%)    PrefixModules
    0.8589 (  2.1%)    LowerFIRRTLTypes
    7.8310 ( 19.1%)    'firrtl.module' Pipeline
    1.0878 (  2.7%)      ExpandWhens
    6.7432 ( 16.5%)      Canonicalizer
    0.5003 (  1.2%)    Inliner
    1.3962 (  3.4%)    IMConstProp
    0.0462 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.9422 ( 12.1%)    'firrtl.module' Pipeline
    4.9422 ( 12.1%)      Canonicalizer
    0.4875 (  1.2%)    CreateSiFiveMetadata
    0.1609 (  0.4%)    EmitOMIR
    0.0423 (  0.1%)      (A) circt::firrtl::InstanceGraph
    3.2076 (  7.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
   10.2401 ( 25.0%)  'hw.module' Pipeline
    0.8129 (  2.0%)    HWCleanup
    1.2700 (  3.1%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.9863 ( 17.0%)    Canonicalizer
    0.0964 (  0.2%)    HWLegalizeModules
    1.0745 (  2.6%)    PrettifyVerilog
    3.6109 (  8.8%)  ExportVerilog
    0.0022 (  0.0%)  Rest
   40.9875 (100.0%)  Total

{
  totalTime: 41.021,
  maxMemory: 635949056
}
