# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do TopModule_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/Prog\ Area/MIPS\ Asembly/QuartusProject/Quartus/Test2 {E:/Prog Area/MIPS Asembly/QuartusProject/Quartus/Test2/TopModule.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module TopModule
# -- Compiling module onebitadder
# -- Compiling module Display
# 
# Top level modules:
# 	TopModule
# 
vsim rtl_work.TopModule
# vsim rtl_work.TopModule 
# Loading rtl_work.TopModule
# Loading rtl_work.Display
# Loading rtl_work.onebitadder
