#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13d70d100 .scope module, "state_mem_sim" "state_mem_sim" 2 82;
 .timescale 0 0;
v0x13d727bc0_0 .var "clk", 0 0;
v0x13d727c60_0 .var "halt", 0 0;
v0x13d727d40_0 .net "out", 15 0, L_0x13d7282b0;  1 drivers
v0x13d727dd0_0 .var "reset", 0 0;
v0x13d727ea0_0 .var "run", 0 0;
S_0x13d70d270 .scope module, "state_mem_inst" "state_mem" 2 86, 2 44 0, S_0x13d70d100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 1 "halt";
    .port_info 4 /OUTPUT 16 "out";
v0x13d727260_0 .net *"_ivl_10", 15 0, L_0x13d728130;  1 drivers
L_0x140078130 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d727300_0 .net/2u *"_ivl_12", 15 0, L_0x140078130;  1 drivers
L_0x1400780a0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x13d7273a0_0 .net/2u *"_ivl_4", 1 0, L_0x1400780a0;  1 drivers
v0x13d727440_0 .net *"_ivl_6", 0 0, L_0x13d727ff0;  1 drivers
L_0x1400780e8 .functor BUFT 1, C4<0000000000000010>, C4<0>, C4<0>, C4<0>;
v0x13d7274e0_0 .net/2u *"_ivl_8", 15 0, L_0x1400780e8;  1 drivers
v0x13d7275d0_0 .var "addr", 11 0;
v0x13d727670_0 .net "clk", 0 0, v0x13d727bc0_0;  1 drivers
v0x13d727740_0 .net "cs", 1 0, v0x13d726f10_0;  1 drivers
v0x13d7277d0_0 .net "halt", 0 0, v0x13d727c60_0;  1 drivers
v0x13d727900_0 .net "mem_data", 15 0, v0x13d726aa0_0;  1 drivers
v0x13d727990_0 .net "out", 15 0, L_0x13d7282b0;  alias, 1 drivers
v0x13d727a20_0 .net "reset", 0 0, v0x13d727dd0_0;  1 drivers
v0x13d727ab0_0 .net "run", 0 0, v0x13d727ea0_0;  1 drivers
L_0x13d727ff0 .cmp/eq 2, v0x13d726f10_0, L_0x1400780a0;
L_0x13d728130 .arith/sum 16, v0x13d726aa0_0, L_0x1400780e8;
L_0x13d7282b0 .functor MUXZ 16, L_0x140078130, L_0x13d728130, L_0x13d727ff0, C4<>;
S_0x13d70a340 .scope module, "mem_inst" "mem3" 2 63, 2 21 0, S_0x13d70d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 12 "addr";
    .port_info 3 /INPUT 16 "d";
    .port_info 4 /OUTPUT 16 "q";
P_0x13d714ab0 .param/l "AWIDTH" 0 2 22, +C4<00000000000000000000000000001100>;
P_0x13d714af0 .param/l "DWIDTH" 0 2 22, +C4<00000000000000000000000000010000>;
P_0x13d714b30 .param/l "WORDS" 0 2 22, +C4<00000000000000000001000000000000>;
v0x13d714b70_0 .net "addr", 11 0, v0x13d7275d0_0;  1 drivers
v0x13d726710_0 .net "clk", 0 0, v0x13d727bc0_0;  alias, 1 drivers
L_0x140078058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13d7267b0_0 .net "d", 15 0, L_0x140078058;  1 drivers
v0x13d726870_0 .var/i "i", 31 0;
L_0x140078010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13d726920_0 .net "load", 0 0, L_0x140078010;  1 drivers
v0x13d726a00 .array "mem", 0 4095, 15 0;
v0x13d726aa0_0 .var "q", 15 0;
E_0x13d70d6b0 .event posedge, v0x13d726710_0;
S_0x13d726bd0 .scope module, "state_inst" "state" 2 55, 2 4 0, S_0x13d70d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "run";
    .port_info 3 /INPUT 1 "halt";
    .port_info 4 /OUTPUT 2 "cs";
v0x13d726e50_0 .net "clk", 0 0, v0x13d727bc0_0;  alias, 1 drivers
v0x13d726f10_0 .var "cs", 1 0;
v0x13d726fb0_0 .net "halt", 0 0, v0x13d727c60_0;  alias, 1 drivers
v0x13d727060_0 .net "reset", 0 0, v0x13d727dd0_0;  alias, 1 drivers
v0x13d727100_0 .net "run", 0 0, v0x13d727ea0_0;  alias, 1 drivers
E_0x13d726e10/0 .event negedge, v0x13d727060_0;
E_0x13d726e10/1 .event posedge, v0x13d726710_0;
E_0x13d726e10 .event/or E_0x13d726e10/0, E_0x13d726e10/1;
    .scope S_0x13d726bd0;
T_0 ;
    %wait E_0x13d726e10;
    %load/vec4 v0x13d727060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13d726f10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13d726f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x13d726f10_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x13d727100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13d726f10_0, 0;
T_0.7 ;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13d726f10_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x13d726fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13d726f10_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13d726f10_0, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13d70a340;
T_1 ;
    %wait E_0x13d70d6b0;
    %load/vec4 v0x13d726920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x13d7267b0_0;
    %load/vec4 v0x13d714b70_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13d726a00, 0, 4;
T_1.0 ;
    %load/vec4 v0x13d714b70_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x13d726a00, 4;
    %assign/vec4 v0x13d726aa0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13d70a340;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13d726870_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x13d726870_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x13d726870_0;
    %pad/s 16;
    %ix/getv/s 4, v0x13d726870_0;
    %store/vec4a v0x13d726a00, 4, 0;
    %load/vec4 v0x13d726870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13d726870_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x13d70d270;
T_3 ;
    %wait E_0x13d726e10;
    %load/vec4 v0x13d727a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x13d7275d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13d727740_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x13d7275d0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x13d7275d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13d70d100;
T_4 ;
    %vpi_call 2 95 "$dumpfile", "state_mem.vcd" {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13d70d100 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x13d70d100;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d727bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d727c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d727dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13d727ea0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d727dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13d727ea0_0, 0, 1;
    %delay 900, 0;
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x13d70d100;
T_6 ;
    %delay 50, 0;
    %load/vec4 v0x13d727bc0_0;
    %inv;
    %store/vec4 v0x13d727bc0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "state_mem.v";
