$date
	Thu Oct 19 09:50:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Control_Status_Unit_TB $end
$var wire 32 ! rd [31:0] $end
$var wire 32 " CSR_out [31:0] $end
$var reg 1 # CLK $end
$var reg 32 $ CSR_in [31:0] $end
$var reg 3 % funct3 [2:0] $end
$var reg 7 & opcode [6:0] $end
$var reg 32 ' rs1 [31:0] $end
$var reg 5 ( unsigned_immediate [4:0] $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 32 ) CSR_in [31:0] $end
$var wire 3 * funct3 [2:0] $end
$var wire 7 + opcode [6:0] $end
$var wire 32 , rs1 [31:0] $end
$var wire 5 - unsigned_immediate [4:0] $end
$var reg 32 . CSR_out [31:0] $end
$var reg 32 / rd [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10010001101000101011001111000 /
b10101011110011011110111100000001 .
b1010 -
b10101011110011011110111100000001 ,
b1110011 +
b1 *
b10010001101000101011001111000 )
b1010 (
b10101011110011011110111100000001 '
b1110011 &
b1 %
b10010001101000101011001111000 $
0#
b10101011110011011110111100000001 "
b10010001101000101011001111000 !
$end
#5
1#
#10
0#
#15
1#
#20
b10111011111111011111111101111001 "
b10111011111111011111111101111001 .
0#
b11111 (
b11111 -
b10 %
b10 *
#25
1#
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
