# Digital-Logic-Desing-Project
project
Prototyping and implementation of a greyscale image equalizer adopting field programmable logic gate arrays (FPGA) using Vivado (VHDL).

