// Seed: 1876779861
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_4 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd31,
    parameter id_3 = 32'd2
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire _id_3;
  input wire id_2;
  input wire _id_1;
  wire id_6;
  assign id_6 = id_3;
  parameter id_7 = "";
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7
  );
  bit [id_1 : id_3] id_8, id_9, id_10;
  logic id_11;
  ;
  assign id_10 = -1;
  initial
    if (-1) begin : LABEL_0
      $signed(19);
      ;
      begin : LABEL_1
        #1 assert (id_6) release id_9;
      end
    end
  for (id_12 = id_8; 1; id_10 = id_7) uwire id_13 = id_3, id_14;
  logic id_15;
  assign id_13 = -1;
endmodule
