// Generated by CIRCT 42e53322a
module top_module(	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:2:3
  input  [2:0] a,	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:2:28
               b,	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:2:40
  input        cin,	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:2:52
  output [2:0] cout,	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:2:67
               sum	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:2:82
);

  wire _GEN = a[0] & b[0] | b[0] & cin | a[0] & cin;	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10
  wire _GEN_0 = a[1] & b[1] | b[1] & _GEN | a[1] & _GEN;	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:8:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11
  assign cout = {a[2] & b[2] | b[2] & _GEN_0 | a[2] & _GEN_0, _GEN_0, _GEN};	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:8:10, :15:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :24:11, :26:5
  assign sum = {a[2] ^ b[2] ^ _GEN_0, a[1] ^ b[1] ^ _GEN, a[0] ^ b[0] ^ cin};	// /tmp/tmp.0GJsZN46VN/7793_HDL-Bits-Solutions_6-CombinationalLogic_3-ArithmaticCircuits_3-3-bitbinaryadder.cleaned.mlir:3:10, :4:10, :8:10, :9:10, :10:10, :11:10, :15:11, :16:11, :17:11, :18:11, :23:11, :25:11, :26:5
endmodule

