Return-Path: <linux-mmc+bounces-3846-lists+linux-mmc=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-mmc@lfdr.de
Delivered-To: lists+linux-mmc@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id EF68D9749A0
	for <lists+linux-mmc@lfdr.de>; Wed, 11 Sep 2024 07:17:40 +0200 (CEST)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id B37E2287E44
	for <lists+linux-mmc@lfdr.de>; Wed, 11 Sep 2024 05:17:39 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 550504AEE0;
	Wed, 11 Sep 2024 05:17:34 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b="eKzlpxl8"
X-Original-To: linux-mmc@vger.kernel.org
Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 6F9564AEF4;
	Wed, 11 Sep 2024 05:17:31 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.175.65.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1726031854; cv=none; b=EUITCGvkd7INDGPV4rC/pjQl2pm3TAKqJk7E/Aib8UIKmkq+88XJswDrv/Rpw2ipd9s71jyuvXpfVLTGpgOacqWsxg0/n30pNUs9NBeydVlcNUQ8G9jAnRbX1UDDf3JBqXfRB8ilNmdyOZAdQqlnt8/t/5SVyrjATCFDBoW1xZw=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1726031854; c=relaxed/simple;
	bh=HcjEQh3tb0EspeJ1HsIhsk+SvENQdBweORsid570iG0=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=U+btTdbW1uvj4ezzc7C6rn4cPlXPlPu9yiYCUeLylLFFTnLbvKlBGvRpWZ4MJQV3h3NedQUUCoaz91PqeJtvVecmhCZBHh64G2ZAHCbxKwfSUpipb0gRWeuG2LZ/QL9dUVgSmo7+U8RdUPtitarvN7BQdIdw75vTtlZ1L7FiJc0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com; spf=pass smtp.mailfrom=intel.com; dkim=pass (2048-bit key) header.d=intel.com header.i=@intel.com header.b=eKzlpxl8; arc=none smtp.client-ip=198.175.65.18
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=intel.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=intel.com
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
  d=intel.com; i=@intel.com; q=dns/txt; s=Intel;
  t=1726031852; x=1757567852;
  h=message-id:date:mime-version:subject:to:cc:references:
   from:in-reply-to:content-transfer-encoding;
  bh=HcjEQh3tb0EspeJ1HsIhsk+SvENQdBweORsid570iG0=;
  b=eKzlpxl87F+fQ9NQagYA/jtsmusXAOUT+I2ZhW3ECZp7vavgzqQhsCKg
   9XxvPt5DEvh8n1JsYlB7WhVjT2q++DWjF4oi3YC/x194OMFXFEcD9idMC
   aPWRC6m+lwacLSzeCM2zZc52ZlEbduf5Q/DdUSeuC/C5qRPuYwMI23DTN
   nebfcd/lR16HK4nW3xPMT3eWSVf3mW6oqNjToW/bYlpJBiwc0fnPf7eBL
   F5Vry5YKA72vISqciIEHTBD+tEcddEOcplyOB8a1RKUozkla1TWCWWT9v
   O7wa/po/7Xa2ao+Wx3qN8EwBTlFIJ4cUcr10PtHyewSC6EJkEriaR+fnJ
   A==;
X-CSE-ConnectionGUID: IREnCaTNSMSSvjaC8AQDAg==
X-CSE-MsgGUID: vJwYIRCvRXuP1qOKxUKayw==
X-IronPort-AV: E=McAfee;i="6700,10204,11191"; a="24949641"
X-IronPort-AV: E=Sophos;i="6.10,219,1719903600"; 
   d="scan'208";a="24949641"
Received: from orviesa003.jf.intel.com ([10.64.159.143])
  by orvoesa110.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Sep 2024 22:17:31 -0700
X-CSE-ConnectionGUID: T/4Idx3AQmiGrrz+MhKoRg==
X-CSE-MsgGUID: 4R7CtdFQR12Rh8JOUM8dqg==
X-ExtLoop1: 1
X-IronPort-AV: E=Sophos;i="6.10,219,1719903600"; 
   d="scan'208";a="72018422"
Received: from ahunter6-mobl1.ger.corp.intel.com (HELO [10.0.2.15]) ([10.246.16.81])
  by ORVIESA003-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 10 Sep 2024 22:17:29 -0700
Message-ID: <a1370ddf-febd-40fd-8f17-bc70e7fa850c@intel.com>
Date: Wed, 11 Sep 2024 08:17:24 +0300
Precedence: bulk
X-Mailing-List: linux-mmc@vger.kernel.org
List-Id: <linux-mmc.vger.kernel.org>
List-Subscribe: <mailto:linux-mmc+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-mmc+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v1] mmc: sdhci_am654: Add
 sdhci_am654_start_signal_voltage_switch
To: Judith Mendez <jm@ti.com>, Ulf Hansson <ulf.hansson@linaro.org>
Cc: linux-mmc@vger.kernel.org, linux-kernel@vger.kernel.org
References: <20240906175032.1580281-1-jm@ti.com>
 <068093ed-1ab5-40d6-b709-cd6810825ba3@intel.com>
 <cce6ec2f-3293-4f08-a965-76dece0ddfab@ti.com>
 <b154b9b3-cb74-4a51-953c-d4328f992898@intel.com>
 <091d7920-e197-4e14-af0c-8932af92a9dd@ti.com>
Content-Language: en-US
From: Adrian Hunter <adrian.hunter@intel.com>
Organization: Intel Finland Oy, Registered Address: PL 281, 00181 Helsinki,
 Business Identity Code: 0357606 - 4, Domiciled in Helsinki
In-Reply-To: <091d7920-e197-4e14-af0c-8932af92a9dd@ti.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

On 11/09/24 02:22, Judith Mendez wrote:
> Hi Adrian,
> 
> On 9/10/24 12:10 PM, Adrian Hunter wrote:
>> On 10/09/24 17:30, Judith Mendez wrote:
>>> Hi Adrian,
>>>
>>> On 9/9/24 1:26 AM, Adrian Hunter wrote:
>>>> On 6/09/24 20:50, Judith Mendez wrote:
>>>>> The sdhci_start_signal_voltage_switch function sets
>>>>> V1P8_SIGNAL_ENA by default after switching to 1v8 signaling.
>>>>> V1P8_SIGNAL_ENA determines whether to launch cmd/data on neg
>>>>> edge or pos edge of clock.
>>>>>
>>>>> Due to some eMMC and SD failures seen across am62x platform,
>>>>> do not set V1P8_SIGNAL_ENA by default, only enable the bit
>>>>> for devices that require this bit in order to switch to 1v8
>>>>> voltage for uhs modes.
>>>>>
>>>>> Signed-off-by: Judith Mendez <jm@ti.com>
>>>>> ---
>>>>>    drivers/mmc/host/sdhci_am654.c | 86 ++++++++++++++++++++++++++++++++++
>>>>>    1 file changed, 86 insertions(+)
>>>>>
>>>>> diff --git a/drivers/mmc/host/sdhci_am654.c b/drivers/mmc/host/sdhci_am654.c
>>>>> index 0aa3c40ea6ed8..fb6232e56606b 100644
>>>>> --- a/drivers/mmc/host/sdhci_am654.c
>>>>> +++ b/drivers/mmc/host/sdhci_am654.c
>>>>> @@ -155,6 +155,7 @@ struct sdhci_am654_data {
>>>>>        u32 tuning_loop;
>>>>>      #define SDHCI_AM654_QUIRK_FORCE_CDTEST BIT(0)
>>>>> +#define SDHCI_AM654_QUIRK_SET_V1P8_ENA BIT(1)
>>>>
>>>> It would be better for the quirk to represent the deviation
>>>> from normal i.e.
>>>>
>>>> #define SDHCI_AM654_QUIRK_SUPPRESS_V1P8_ENA BIT(1)
>>>>
>>>>>    };
>>>>>      struct window {
>>>>> @@ -356,6 +357,79 @@ static void sdhci_j721e_4bit_set_clock(struct sdhci_host *host,
>>>>>        sdhci_set_clock(host, clock);
>>>>>    }
>>>>>    +int sdhci_am654_start_signal_voltage_switch(struct mmc_host *mmc,
>>>>> +                        struct mmc_ios *ios)
>>>>
>>>> Simpler to call sdhci_start_signal_voltage_switch() for the normal
>>>> case e.g.
>>>
>>> This is simpler, so sure will use thanks.
>>>
>>>>
>>>> static int sdhci_am654_start_signal_voltage_switch(struct mmc_host *mmc, struct mmc_ios *ios)
>>>> {
>>>>      struct sdhci_host *host = mmc_priv(mmc);
>>>>      struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
>>>>      struct sdhci_am654_data *sdhci_am654 = sdhci_pltfm_priv(pltfm_host);
>>>>
>>>>
>>>>      if ((sdhci_am654->quirks & SDHCI_AM654_QUIRK_SUPPRESS_V1P8_ENA) &&
>>>>          ios->signal_voltage == MMC_SIGNAL_VOLTAGE_180) {
>>>>          ret = mmc_regulator_set_vqmmc(mmc, ios);
>>>>          if (ret < 0) {
>>>>              pr_warn("%s: Switching to 1.8V signalling voltage failed\n",
>>>>                  mmc_hostname(mmc));
>>>>              return -EIO;
>>>>          }
>>>>          return 0;
>>>>      }
>>>>
>>>>      return sdhci_start_signal_voltage_switch(mmc, ios);
>>>> }
>>>>
>>>>> +{
>>>>> +    struct sdhci_host *host = mmc_priv(mmc);
>>>>> +    struct sdhci_pltfm_host *pltfm_host = sdhci_priv(host);
>>>>> +    struct sdhci_am654_data *sdhci_am654 = sdhci_pltfm_priv(pltfm_host);
>>>>> +    u16 ctrl;
>>>>> +    int ret;
>>>>> +
>>>>> +    if (host->version < SDHCI_SPEC_300)
>>>>> +        return 0;
>>>>> +
>>>>> +    switch (ios->signal_voltage) {
>>>>> +    case MMC_SIGNAL_VOLTAGE_330:
>>>>> +        if (!(host->flags & SDHCI_SIGNALING_330))
>>>>> +            return -EINVAL;
>>>>> +
>>>>> +        ctrl &= ~SDHCI_CTRL_VDD_180;
>>>>> +        sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2);
>>>>> +
>>>>> +        if (!IS_ERR(mmc->supply.vqmmc)) {
>>>>> +            ret = mmc_regulator_set_vqmmc(mmc, ios);
>>>>> +            if (ret < 0) {
>>>>> +                pr_warn("%s: Switching to 3.3V signalling voltage failed\n",
>>>>> +                    mmc_hostname(mmc));
>>>>> +                return -EIO;
>>>>> +            }
>>>>> +        }
>>>>> +
>>>>> +        usleep_range(5000, 5500);
>>>>> +
>>>>> +        ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
>>>>> +        if (!(ctrl & SDHCI_CTRL_VDD_180))
>>>>> +            return 0;
>>>>> +
>>>>> +        pr_warn("%s: 3.3V regulator output did not become stable\n",
>>>>> +            mmc_hostname(mmc));
>>>>> +
>>>>> +        return -EAGAIN;
>>>>> +
>>>>> +    case MMC_SIGNAL_VOLTAGE_180:
>>>>> +        if (!(host->flags & SDHCI_SIGNALING_180))
>>>>> +            return -EINVAL;
>>>>> +
>>>>> +        if (!IS_ERR(mmc->supply.vqmmc)) {
>>>>> +            ret = mmc_regulator_set_vqmmc(mmc, ios);
>>>>> +            if (ret < 0) {
>>>>> +                pr_warn("%s: Switching to 1.8V signalling voltage failed\n",
>>>>> +                    mmc_hostname(mmc));
>>>>> +                return -EIO;
>>>>> +            }
>>>>> +        }
>>>>> +
>>>>> +        if (sdhci_am654->quirks & SDHCI_AM654_QUIRK_SET_V1P8_ENA) {
>>>>> +            ctrl |= SDHCI_CTRL_VDD_180;
>>>>> +            sdhci_writew(host, ctrl, SDHCI_HOST_CONTROL2);
>>>>> +
>>>>> +            ctrl = sdhci_readw(host, SDHCI_HOST_CONTROL2);
>>>>> +            if (ctrl & SDHCI_CTRL_VDD_180)
>>>>> +                return 0;
>>>>> +
>>>>> +            pr_warn("%s: 1.8V regulator output did not become stable\n",
>>>>> +                mmc_hostname(mmc));
>>>>> +
>>>>> +            return -EAGAIN;
>>>>> +        }
>>>>> +        return 0;
>>>>> +
>>>>> +    default:
>>>>> +        return 0;
>>>>> +    }
>>>>> +}
>>>>> +
>>>>>    static u8 sdhci_am654_write_power_on(struct sdhci_host *host, u8 val, int reg)
>>>>>    {
>>>>>        writeb(val, host->ioaddr + reg);
>>>>> @@ -801,6 +875,8 @@ static int sdhci_am654_get_of_property(struct platform_device *pdev,
>>>>>                        struct sdhci_am654_data *sdhci_am654)
>>>>>    {
>>>>>        struct device *dev = &pdev->dev;
>>>>> +    struct device_node *np = dev->of_node;
>>>>> +    struct device_node *node;
>>>>>        int drv_strength;
>>>>>        int ret;
>>>>>    @@ -844,6 +920,15 @@ static int sdhci_am654_get_of_property(struct platform_device *pdev,
>>>>>        if (device_property_read_bool(dev, "ti,fails-without-test-cd"))
>>>>>            sdhci_am654->quirks |= SDHCI_AM654_QUIRK_FORCE_CDTEST;
>>>>>    +    node = of_parse_phandle(np, "vmmc-supply", 0);
>>>>> +
>>>>> +    if (node) {
>>>>> +        node = of_parse_phandle(np, "vqmmc-supply", 0);
>>>>> +
>>>>> +        if (!node)
>>>>> +            sdhci_am654->quirks |= SDHCI_AM654_QUIRK_SET_V1P8_ENA;
>>>>> +    }
>>>>
>>>> It would be simpler without 'np' and 'node'.  Not sure
>>>> what the rule is meant to be, but it could be something like:
>>>>
>>>>      if (of_parse_phandle(dev->of_node, "vmmc-supply", 0) &&
>>>>          of_parse_phandle(dev->of_node, "vqmmc-supply", 0)
>>>>          sdhci_am654->quirks |= SDHCI_AM654_QUIRK_SUPPRESS_V1P8_ENA;
>>>
>>> My issue with this is that I also need the quirk (SDHCI_AM654_QUIRK_SUPPRESS_V1P8_ENA) for eMMC. DT node for eMMC does
>>> not include vmmc and vqmmc supplies. That is why I had the quirk logic
>>> inverted.
>>
>> Ideally there would be a more direct way to distinguish eMMC, but
>> otherwise, having both supplies or neither would be:
>>
>>     if (!!of_parse_phandle(dev->of_node, "vmmc-supply", 0) ==
>>         !!of_parse_phandle(dev->of_node, "vqmmc-supply", 0))
>>         sdhci_am654->quirks |= SDHCI_AM654_QUIRK_SUPPRESS_V1P8_ENA;
> 
> 
> Not sure I love the double NOT, but ok, I can use this, will fix for v2.

It could use a comment, including about the eMMC thing.

> 
> Thanks for your suggestion!
> 
> ~ Judith
> 
>>
>>
>>>
>>> This patch fixes timing issues with both eMMC and SD. (:
>>>
>>> ~ Judith
>>>
>>>
>>>>
>>>>> +
>>>>>        sdhci_get_of_property(pdev);
>>>>>          return 0;
>>>>> @@ -940,6 +1025,7 @@ static int sdhci_am654_probe(struct platform_device *pdev)
>>>>>            goto err_pltfm_free;
>>>>>        }
>>>>>    +    host->mmc_host_ops.start_signal_voltage_switch = sdhci_am654_start_signal_voltage_switch;
>>>>>        host->mmc_host_ops.execute_tuning = sdhci_am654_execute_tuning;
>>>>>          pm_runtime_get_noresume(dev);
>>>>>
>>>>> base-commit: cf6444ba528f043398b112ac36e041a4d8685cb1
>>>>
>>>>
>>>
>>
> 


