###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:22:30 2022
#  Design:            Integrator
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[2]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.975
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.021
  Arrival Time                  0.000
  Slack Time                   -2.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[2]               |   v   | In[2] |            |       |   0.000 |    2.020 | 
     | Delay_out1_reg[2]/D |   v   | In[2] | DFRRQ_5VX1 | 0.000 |   0.000 |    2.021 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.020 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.020 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.570 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.568 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |   -1.049 | 
     | Delay_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.975 |   -1.046 | 
     +------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[3]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.975
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.021
  Arrival Time                  0.001
  Slack Time                   -2.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[3]               |   v   | In[3] |            |       |   0.000 |    2.020 | 
     | Delay_out1_reg[3]/D |   v   | In[3] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.021 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.020 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.020 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.570 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.567 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |   -1.048 | 
     | Delay_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.975 |   -1.045 | 
     +------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Delay_out1_reg[18]/C 
Endpoint:   Delay_out1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[18]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  0.000
  Slack Time                   -2.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[18]               |   v   | In[18] |            |       |   0.000 |    2.020 | 
     | Delay_out1_reg[18]/D |   v   | In[18] | DFRRQ_5VX1 | 0.000 |   0.000 |    2.020 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.020 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.020 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.570 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.567 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |   -1.050 | 
     | Delay_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.046 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Delay_out1_reg[20]/C 
Endpoint:   Delay_out1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[20]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  0.000
  Slack Time                   -2.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[20]               |   v   | In[20] |            |       |   0.000 |    2.020 | 
     | Delay_out1_reg[20]/D |   v   | In[20] | DFRRQ_5VX1 | 0.000 |   0.000 |    2.020 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.020 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.020 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.570 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.567 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |   -1.050 | 
     | Delay_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.046 | 
     +-------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Delay_out1_reg[19]/C 
Endpoint:   Delay_out1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[19]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  0.000
  Slack Time                   -2.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[19]               |   v   | In[19] |            |       |   0.000 |    2.020 | 
     | Delay_out1_reg[19]/D |   v   | In[19] | DFRRQ_5VX1 | 0.000 |   0.000 |    2.020 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.020 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.020 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.570 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.566 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |   -1.050 | 
     | Delay_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.046 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[6]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.975
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.021
  Arrival Time                  0.001
  Slack Time                   -2.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[6]               |   v   | In[6] |            |       |   0.000 |    2.020 | 
     | Delay_out1_reg[6]/D |   v   | In[6] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.021 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.020 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.020 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.569 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.567 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |   -1.048 | 
     | Delay_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   0.975 |   -1.045 | 
     +------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[12]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  0.000
  Slack Time                   -2.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[12]               |   v   | In[12] |            |       |   0.000 |    2.019 | 
     | Delay_out1_reg[12]/D |   v   | In[12] | DFRRQ_5VX1 | 0.000 |   0.000 |    2.020 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.019 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.019 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.569 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |   -1.566 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |   -1.050 | 
     | Delay_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.045 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Delay_out1_reg[17]/C 
Endpoint:   Delay_out1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[17]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  0.000
  Slack Time                   -2.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[17]               |   v   | In[17] |            |       |   0.000 |    2.019 | 
     | Delay_out1_reg[17]/D |   v   | In[17] | DFRRQ_5VX1 | 0.000 |   0.000 |    2.019 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.019 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.019 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.569 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.566 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |   -1.049 | 
     | Delay_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.046 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[13]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  0.000
  Slack Time                   -2.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[13]               |   v   | In[13] |            |       |   0.000 |    2.019 | 
     | Delay_out1_reg[13]/D |   v   | In[13] | DFRRQ_5VX1 | 0.000 |   0.000 |    2.019 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.019 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.019 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.569 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |   -1.565 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |   -1.049 | 
     | Delay_out1_reg[13]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.045 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[4]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  0.001
  Slack Time                   -2.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[4]               |   v   | In[4] |            |       |   0.000 |    2.019 | 
     | Delay_out1_reg[4]/D |   v   | In[4] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.020 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.019 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.019 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.569 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |   -1.565 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |   -1.049 | 
     | Delay_out1_reg[4]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.045 | 
     +------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[11]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  0.001
  Slack Time                   -2.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[11]               |   v   | In[11] |            |       |   0.000 |    2.019 | 
     | Delay_out1_reg[11]/D |   v   | In[11] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.020 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.019 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.019 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.568 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |   -1.565 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |   -1.049 | 
     | Delay_out1_reg[11]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.045 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[5]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.020
  Arrival Time                  0.001
  Slack Time                   -2.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[5]               |   v   | In[5] |            |       |   0.000 |    2.019 | 
     | Delay_out1_reg[5]/D |   v   | In[5] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.020 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.019 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.019 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.568 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |   -1.565 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |   -1.049 | 
     | Delay_out1_reg[5]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.044 | 
     +------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[7]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  0.001
  Slack Time                   -2.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[7]               |   v   | In[7] |            |       |   0.000 |    2.018 | 
     | Delay_out1_reg[7]/D |   v   | In[7] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.019 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.018 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.018 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.568 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |   -1.565 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |   -1.049 | 
     | Delay_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.044 | 
     +------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[8]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  0.001
  Slack Time                   -2.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[8]               |   v   | In[8] |            |       |   0.000 |    2.018 | 
     | Delay_out1_reg[8]/D |   v   | In[8] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.019 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.018 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.018 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.568 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |   -1.565 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |   -1.049 | 
     | Delay_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.044 | 
     +------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[14]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  0.000
  Slack Time                   -2.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[14]               |   v   | In[14] |            |       |   0.000 |    2.018 | 
     | Delay_out1_reg[14]/D |   v   | In[14] | DFRRQ_5VX1 | 0.000 |   0.000 |    2.019 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.018 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.018 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.568 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.565 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |   -1.049 | 
     | Delay_out1_reg[14]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.973 |   -1.045 | 
     +-------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin Delay_out1_reg[15]/C 
Endpoint:   Delay_out1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[15]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  0.001
  Slack Time                   -2.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[15]               |   v   | In[15] |            |       |   0.000 |    2.018 | 
     | Delay_out1_reg[15]/D |   v   | In[15] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.019 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.018 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.018 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.568 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.565 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |   -1.049 | 
     | Delay_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.045 | 
     +-------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[10]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  0.001
  Slack Time                   -2.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[10]               |   v   | In[10] |            |       |   0.000 |    2.018 | 
     | Delay_out1_reg[10]/D |   v   | In[10] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.019 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.018 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.018 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.568 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |   -1.564 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |   -1.048 | 
     | Delay_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.044 | 
     +-------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[16]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.973
+ Hold                          0.046
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  0.001
  Slack Time                   -2.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[16]               |   v   | In[16] |            |       |   0.000 |    2.018 | 
     | Delay_out1_reg[16]/D |   v   | In[16] | DFRRQ_5VX1 | 0.001 |   0.001 |    2.019 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -2.018 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.018 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.568 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.565 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.516 |   0.970 |   -1.048 | 
     | Delay_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.003 |   0.973 |   -1.045 | 
     +-------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[9]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.974
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.019
  Arrival Time                  0.002
  Slack Time                   -2.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[9]               |   v   | In[9] |            |       |   0.000 |    2.017 | 
     | Delay_out1_reg[9]/D |   v   | In[9] | DFRRQ_5VX1 | 0.002 |   0.002 |    2.019 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.017 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.017 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.567 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.454 |   -1.563 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.516 |   0.970 |   -1.047 | 
     | Delay_out1_reg[9]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.004 |   0.974 |   -1.043 | 
     +------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[1]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.966
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.011
  Arrival Time                  0.003
  Slack Time                   -2.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[1]               |   v   | In[1] |            |       |   0.000 |    2.008 | 
     | Delay_out1_reg[1]/D |   v   | In[1] | DFRRQ_5VX1 | 0.003 |   0.003 |    2.011 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.008 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.008 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.558 | 
     | clk__L2_I4/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.555 | 
     | clk__L2_I4/Q        |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |   -1.045 | 
     | Delay_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.966 |   -1.042 | 
     +------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]               (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Hold                          0.045
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.009
  Arrival Time                  0.002
  Slack Time                   -2.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[0]               |   v   | In[0] |            |       |   0.000 |    2.008 | 
     | Delay_out1_reg[0]/D |   v   | In[0] | DFRRQ_5VX1 | 0.002 |   0.002 |    2.009 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -2.008 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -2.008 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -1.558 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -1.555 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |   -1.046 | 
     | Delay_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |   -1.043 | 
     +------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.835
  Arrival Time                  1.269
  Slack Time                   -0.566
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.566 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.566 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.832 | 
     | Delay2_reg_reg[0][20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.003 |   1.269 |    1.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.566 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.566 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.116 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.113 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.397 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.402 | 
     +----------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.843
  Arrival Time                  1.280
  Slack Time                   -0.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |    0.563 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.563 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.828 | 
     | Delay2_reg_reg[1][9]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.015 |   1.280 |    1.843 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.563 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.563 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.113 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.110 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.409 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.413 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.843
  Arrival Time                  1.280
  Slack Time                   -0.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |    0.563 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.563 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.828 | 
     | Delay2_reg_reg[0][9]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.015 |   1.280 |    1.843 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.563 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.563 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.113 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.110 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.409 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.413 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.835
  Arrival Time                  1.273
  Slack Time                   -0.562
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.562 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.562 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.828 | 
     | Delay2_reg_reg[1][20]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.007 |   1.273 |    1.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.562 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.562 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.112 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.109 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.401 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.406 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.835
  Arrival Time                  1.274
  Slack Time                   -0.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.561 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.561 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.826 | 
     | Delay2_reg_reg[0][19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.009 |   1.274 |    1.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.561 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.561 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.110 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.108 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.403 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.407 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.835
  Arrival Time                  1.274
  Slack Time                   -0.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.560 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.560 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.826 | 
     | Delay2_reg_reg[1][19]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.009 |   1.274 |    1.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.560 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.560 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.110 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.108 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.403 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.407 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.834
  Arrival Time                  1.275
  Slack Time                   -0.559
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.559 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.559 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.825 | 
     | Delay2_reg_reg[1][17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.010 |   1.275 |    1.834 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.559 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.559 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.109 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.107 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.404 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.408 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.834
  Arrival Time                  1.275
  Slack Time                   -0.559
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.559 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.559 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.825 | 
     | Delay2_reg_reg[0][17]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.010 |   1.275 |    1.834 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.559 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.559 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.109 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.106 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.404 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.967 |    0.408 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.834
  Arrival Time                  1.277
  Slack Time                   -0.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.557 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.557 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.823 | 
     | Delay2_reg_reg[0][16]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.011 |   1.277 |    1.834 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.557 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.557 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.107 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.104 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.406 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.967 |    0.410 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.834
  Arrival Time                  1.277
  Slack Time                   -0.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.557 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.557 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.822 | 
     | Delay2_reg_reg[1][16]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.011 |   1.277 |    1.834 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.557 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.557 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.107 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.104 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.407 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.967 |    0.410 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.835
  Arrival Time                  1.278
  Slack Time                   -0.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.557 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.557 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.822 | 
     | Delay2_reg_reg[1][18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.012 |   1.278 |    1.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.557 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.557 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.107 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.104 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.407 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.411 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.843
  Arrival Time                  1.287
  Slack Time                   -0.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |    0.557 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.557 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.822 | 
     | Delay2_reg_reg[0][0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.021 |   1.287 |    1.843 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.557 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.557 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.106 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.104 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.415 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.419 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Removal Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.843
  Arrival Time                  1.287
  Slack Time                   -0.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |    0.556 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.556 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.822 | 
     | Delay2_reg_reg[0][1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.021 |   1.287 |    1.843 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.556 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.556 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.106 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.103 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.416 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.420 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.967
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.834
  Arrival Time                  1.278
  Slack Time                   -0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |    0.555 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.555 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.821 | 
     | Delay1_out1_reg[1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.013 |   1.278 |    1.834 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -0.555 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.555 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.105 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.103 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.408 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.967 |    0.411 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.966
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.833
  Arrival Time                  1.278
  Slack Time                   -0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |    0.555 | 
     | g62/A                |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.555 | 
     | g62/Q                |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.821 | 
     | Delay_out1_reg[1]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.013 |   1.278 |    1.833 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -0.555 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.555 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.105 | 
     | clk__L2_I4/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.102 | 
     | clk__L2_I4/Q        |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.409 | 
     | Delay_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.003 |   0.966 |    0.411 | 
     +------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.002
  Arrival Time                  1.447
  Slack Time                   -0.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                |            |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   v   | In[0]                          |            |       |   0.000 |    0.555 | 
     | csa_tree_add_110_31_groupi/g7556/A |   v   | In[0]                          | IN_5VX1    | 0.002 |   0.001 |    0.557 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   ^   | csa_tree_add_110_31_groupi/n_0 | IN_5VX1    | 0.448 |   0.449 |    1.005 | 
     | csa_tree_add_110_31_groupi/g506/B  |   ^   | csa_tree_add_110_31_groupi/n_0 | HA_5VX1    | 0.000 |   0.450 |    1.005 | 
     | csa_tree_add_110_31_groupi/g506/S  |   ^   | Sum1_add_cast[0]               | HA_5VX1    | 0.440 |   0.890 |    1.445 | 
     | add_123_40/g537/B                  |   ^   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   0.890 |    1.445 | 
     | add_123_40/g537/S                  |   v   | Out[0]                         | HA_5VX1    | 0.558 |   1.447 |    2.002 | 
     | Delay2_reg_reg[0][0]/D             |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   1.447 |    2.002 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.555 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.555 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.105 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.102 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.417 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.421 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.832
  Arrival Time                  1.279
  Slack Time                   -0.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   v   | reset |            |       |   0.000 |    0.553 | 
     | g62/A                 |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.553 | 
     | g62/Q                 |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.818 | 
     | Delay1_out1_reg[0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.014 |   1.279 |    1.832 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -0.553 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.553 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.102 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.100 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.410 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.412 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.832
  Arrival Time                  1.279
  Slack Time                   -0.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.552 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.552 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.818 | 
     | Delay2_reg_reg[0][15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.014 |   1.279 |    1.832 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.552 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.552 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.102 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.099 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.410 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.413 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.835
  Arrival Time                  1.283
  Slack Time                   -0.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.552 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.552 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.818 | 
     | Delay2_reg_reg[0][18]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.017 |   1.283 |    1.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.552 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.552 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.102 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.099 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.411 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.416 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.843
  Arrival Time                  1.291
  Slack Time                   -0.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |    0.552 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.552 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.818 | 
     | Delay2_reg_reg[1][8]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.025 |   1.291 |    1.843 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.552 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.552 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.102 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.099 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.420 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.424 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.976
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.843
  Arrival Time                  1.291
  Slack Time                   -0.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                   |   v   | reset |            |       |   0.000 |    0.552 | 
     | g62/A                   |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.552 | 
     | g62/Q                   |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.818 | 
     | Delay2_reg_reg[1][3]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.025 |   1.291 |    1.843 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.552 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.552 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.102 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.099 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.519 |   0.972 |    0.420 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   0.976 |    0.424 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.832
  Arrival Time                  1.281
  Slack Time                   -0.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                |   v   | reset |            |       |   0.000 |    0.551 | 
     | g62/A                |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.551 | 
     | g62/Q                |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.817 | 
     | Delay_out1_reg[0]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.015 |   1.281 |    1.832 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |   -0.551 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.551 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.101 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.098 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.411 | 
     | Delay_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.414 | 
     +------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.832
  Arrival Time                  1.281
  Slack Time                   -0.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.551 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.551 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.816 | 
     | Delay2_reg_reg[1][15]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.015 |   1.281 |    1.832 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.551 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.551 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.101 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.098 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.411 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.414 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.968
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.835
  Arrival Time                  1.284
  Slack Time                   -0.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.551 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.551 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.816 | 
     | Delay2_reg_reg[0][21]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.019 |   1.284 |    1.835 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.551 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.551 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.101 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.098 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.511 |   0.964 |    0.413 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   0.968 |    0.417 | 
     +----------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.964
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.831
  Arrival Time                  1.281
  Slack Time                   -0.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.550 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.550 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.815 | 
     | Delay2_reg_reg[0][14]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.016 |   1.281 |    1.831 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.550 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.550 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.100 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.097 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.412 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.964 |    0.414 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.832
  Arrival Time                  1.282
  Slack Time                   -0.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.550 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.550 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.815 | 
     | Delay2_reg_reg[0][13]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.016 |   1.282 |    1.832 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.550 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.550 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.100 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.097 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.412 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.415 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.831
  Arrival Time                  1.282
  Slack Time                   -0.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.550 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.550 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.815 | 
     | Delay2_reg_reg[1][14]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.016 |   1.282 |    1.831 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.550 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.550 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.100 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.097 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.412 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.002 |   0.965 |    0.415 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.832
  Arrival Time                  1.282
  Slack Time                   -0.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.550 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.550 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.815 | 
     | Delay2_reg_reg[0][12]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.017 |   1.282 |    1.832 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.550 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.550 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.100 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.097 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.413 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.416 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          0.965
+ Removal                      -0.133
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.832
  Arrival Time                  1.283
  Slack Time                   -0.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                          |       |       |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------+------------+-------+---------+----------| 
     | reset                    |   v   | reset |            |       |   0.000 |    0.550 | 
     | g62/A                    |   v   | reset | IN_5VX4    | 0.000 |   0.000 |    0.550 | 
     | g62/Q                    |   ^   | n_0   | IN_5VX4    | 1.265 |   1.265 |    1.815 | 
     | Delay2_reg_reg[0][11]/RN |   ^   | n_0   | DFRRQ_5VX1 | 0.017 |   1.283 |    1.832 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |   -0.550 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.550 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.450 |   0.450 |   -0.099 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.003 |   0.453 |   -0.097 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.509 |   0.962 |    0.413 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   0.965 |    0.416 | 
     +----------------------------------------------------------------------------------------+ 

