Running: C:\Users\Christopher\Desktop\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib uni9000_ver -lib aim_ver -lib cpld_ver -lib xilinxcorelib_ver -o C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/CPU_EU_Test_isim_beh.exe -prj C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/CPU_EU_Test_beh.prj work.CPU_EU_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/SignExtend_16to32.v" into library work
Analyzing Verilog file "C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/Mux2to1_5bit.v" into library work
Analyzing Verilog file "C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/../../Lab 4/RegisterFile/RegFile32.v" into library work
Analyzing Verilog file "C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/../../Lab 3/Lab3Xilinx/ALU_Control.v" into library work
Analyzing Verilog file "C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/../../Lab 3/Lab3Xilinx/ALU.v" into library work
Analyzing Verilog file "C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/../../Lab 1/Lab1_Mux2to1_32bit/Mux2to1_32bit.v" into library work
Analyzing Verilog file "C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/CPU_EU.v" into library work
Analyzing Verilog file "C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/CPU_EU_Test.v" into library work
Analyzing Verilog file "C:/Users/Christopher/Desktop/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Mux2to1_5bit
Compiling module Mux2to1_32bit
Compiling module RegFile32
Compiling module SignExtend_16to32
Compiling module ALU_Control
Compiling module ALU
Compiling module CPU_EU
Compiling module CPU_EU_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable C:/Users/Christopher/Desktop/CECS 341 Labs/Lab 5 Home/CPU_EU/CPU_EU_Test_isim_beh.exe
Fuse Memory Usage: 26564 KB
Fuse CPU Usage: 468 ms
