{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556618230856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556618230857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 10:57:10 2019 " "Processing started: Tue Apr 30 10:57:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556618230857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618230857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_MiniProject -c FPGA_MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618230857 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556618231614 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556618231614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgatb.v 1 1 " "Found 1 design units, including 1 entities, in source file vgatb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGATest_tb " "Found entity 1: VGATest_tb" {  } { { "VGATB.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGATB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "altera_up_avalon_adv_adc.v" "" { Text "C:/FPGA/FPGA_MiniProject/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ip_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_IP_Top " "Found entity 1: VGA_IP_Top" {  } { { "VGA_IP_Top.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP_Top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ip.v 4 4 " "Found 4 design units, including 4 entities, in source file vga_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Found entity 1: vsync" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241715 ""} { "Info" "ISGN_ENTITY_NAME" "2 hsync " "Found entity 2: hsync" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241715 ""} { "Info" "ISGN_ENTITY_NAME" "3 color " "Found entity 3: color" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241715 ""} { "Info" "ISGN_ENTITY_NAME" "4 gridandwave " "Found entity 4: gridandwave" {  } { { "VGA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGA_IP.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adda_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file adda_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDA " "Found entity 1: ADDA" {  } { { "ADDA_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/ADDA_IP.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241720 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_MiniProject.v(209) " "Verilog HDL information at FPGA_MiniProject.v(209): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 209 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556618241724 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "testwave testWave FPGA_MiniProject.v(48) " "Verilog HDL Declaration information at FPGA_MiniProject.v(48): object \"testwave\" differs only in case from object \"testWave\" in the same scope" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556618241725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_miniproject.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_miniproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_MiniProject " "Found entity 1: FPGA_MiniProject" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinegen.v 1 1 " "Found 1 design units, including 1 entities, in source file sinegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_gen " "Found entity 1: sine_wave_gen" {  } { { "sineGen.v" "" { Text "C:/FPGA/FPGA_MiniProject/sineGen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241731 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sample_IP.v(42) " "Verilog HDL information at Sample_IP.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556618241735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file sample_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sample " "Found entity 1: Sample" {  } { { "Sample_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/Sample_IP.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ada_generated.v 1 1 " "Found 1 design units, including 1 entities, in source file ada_generated.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCV2_adc_mega_0 " "Found entity 1: ADCV2_adc_mega_0" {  } { { "ADA_Generated.v" "" { Text "C:/FPGA/FPGA_MiniProject/ADA_Generated.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_ip.v 3 3 " "Found 3 design units, including 3 entities, in source file sevenseg_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241746 ""} { "Info" "ISGN_ENTITY_NAME" "2 numbersplit " "Found entity 2: numbersplit" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241746 ""} { "Info" "ISGN_ENTITY_NAME" "3 generateSevenSegOutput " "Found entity 3: generateSevenSegOutput" {  } { { "SevenSeg_IP.v" "" { Text "C:/FPGA/FPGA_MiniProject/SevenSeg_IP.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556618241746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241746 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R VGATB.v(28) " "Verilog HDL Implicit Net warning at VGATB.v(28): created implicit net for \"R\"" {  } { { "VGATB.v" "" { Text "C:/FPGA/FPGA_MiniProject/VGATB.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556618241747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_MiniProject " "Elaborating entity \"FPGA_MiniProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556618241829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buttPush1 FPGA_MiniProject.v(67) " "Verilog HDL or VHDL warning at FPGA_MiniProject.v(67): object \"buttPush1\" assigned a value but never read" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1556618241830 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(50) " "Verilog HDL assignment warning at FPGA_MiniProject.v(50): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241830 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(51) " "Verilog HDL assignment warning at FPGA_MiniProject.v(51): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241831 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(52) " "Verilog HDL assignment warning at FPGA_MiniProject.v(52): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241831 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(53) " "Verilog HDL assignment warning at FPGA_MiniProject.v(53): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241831 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(103) " "Verilog HDL assignment warning at FPGA_MiniProject.v(103): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241831 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(107) " "Verilog HDL assignment warning at FPGA_MiniProject.v(107): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241831 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(111) " "Verilog HDL assignment warning at FPGA_MiniProject.v(111): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241831 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(115) " "Verilog HDL assignment warning at FPGA_MiniProject.v(115): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241831 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(120) " "Verilog HDL assignment warning at FPGA_MiniProject.v(120): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241832 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(124) " "Verilog HDL assignment warning at FPGA_MiniProject.v(124): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241832 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(128) " "Verilog HDL assignment warning at FPGA_MiniProject.v(128): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241832 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(132) " "Verilog HDL assignment warning at FPGA_MiniProject.v(132): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241832 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(137) " "Verilog HDL assignment warning at FPGA_MiniProject.v(137): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241832 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(138) " "Verilog HDL assignment warning at FPGA_MiniProject.v(138): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241832 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(139) " "Verilog HDL assignment warning at FPGA_MiniProject.v(139): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241832 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(143) " "Verilog HDL assignment warning at FPGA_MiniProject.v(143): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241832 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(144) " "Verilog HDL assignment warning at FPGA_MiniProject.v(144): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241833 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(145) " "Verilog HDL assignment warning at FPGA_MiniProject.v(145): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241833 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(150) " "Verilog HDL assignment warning at FPGA_MiniProject.v(150): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241833 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(151) " "Verilog HDL assignment warning at FPGA_MiniProject.v(151): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241833 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(152) " "Verilog HDL assignment warning at FPGA_MiniProject.v(152): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241833 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(156) " "Verilog HDL assignment warning at FPGA_MiniProject.v(156): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241833 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(157) " "Verilog HDL assignment warning at FPGA_MiniProject.v(157): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241833 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(158) " "Verilog HDL assignment warning at FPGA_MiniProject.v(158): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241833 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(174) " "Verilog HDL assignment warning at FPGA_MiniProject.v(174): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241834 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(178) " "Verilog HDL assignment warning at FPGA_MiniProject.v(178): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241834 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(183) " "Verilog HDL assignment warning at FPGA_MiniProject.v(183): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241834 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 FPGA_MiniProject.v(187) " "Verilog HDL assignment warning at FPGA_MiniProject.v(187): truncated value with size 32 to match size of target (11)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241834 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_MiniProject.v(221) " "Verilog HDL assignment warning at FPGA_MiniProject.v(221): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241834 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_MiniProject.v(226) " "Verilog HDL assignment warning at FPGA_MiniProject.v(226): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241835 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_MiniProject.v(231) " "Verilog HDL assignment warning at FPGA_MiniProject.v(231): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241835 "|FPGA_MiniProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FPGA_MiniProject.v(236) " "Verilog HDL assignment warning at FPGA_MiniProject.v(236): truncated value with size 32 to match size of target (4)" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556618241835 "|FPGA_MiniProject"}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "hol FPGA_MiniProject.v(326) " "Verilog HDL error at FPGA_MiniProject.v(326): can't find port \"hol\"" {  } { { "FPGA_MiniProject.v" "" { Text "C:/FPGA/FPGA_MiniProject/FPGA_MiniProject.v" 326 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556618241836 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556618241837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg " "Generated suppressed messages file C:/FPGA/FPGA_MiniProject/output_files/FPGA_MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241867 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556618241937 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 10:57:21 2019 " "Processing ended: Tue Apr 30 10:57:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556618241937 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556618241937 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556618241937 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618241937 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 35 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 35 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556618242571 ""}
