
---------- Begin Simulation Statistics ----------
final_tick                               113975003125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105156                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679144                       # Number of bytes of host memory used
host_op_rate                                   122682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   950.97                       # Real time elapsed on the host
host_tick_rate                              119851759                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     116666628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.113975                       # Number of seconds simulated
sim_ticks                                113975003125                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997132                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16665586                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             16666064                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               714                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16667468                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              84                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               77                       # Number of indirect misses.
system.cpu.branchPred.lookups                16668569                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     317                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 400006376                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 99996923                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               480                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16666881                       # Number of branches committed
system.cpu.commit.bw_lim_events                    85                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3127                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000013                       # Number of instructions committed
system.cpu.commit.committedOps              116666641                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    182328387                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.639871                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.394394                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    128161202     70.29%     70.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     37499408     20.57%     90.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1480      0.00%     90.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1042054      0.57%     91.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7291359      4.00%     95.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3124837      1.71%     97.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      5207924      2.86%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           38      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8           85      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    182328387                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  172                       # Number of function calls committed.
system.cpu.commit.int_insts                  99999939                       # Number of committed integer instructions.
system.cpu.commit.loads                      16666767                       # Number of loads committed
system.cpu.commit.membars                          37                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         83332776     71.43%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            8      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            9      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            7      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            3      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc           30      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           19      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            6      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16666767     14.29%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       16666973     14.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         116666641                       # Class of committed instruction
system.cpu.commit.refs                       33333740                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     116666628                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.823600                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.823600                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             120857389                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   247                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             16665751                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              116672289                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 17717977                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  41669738                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    509                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1934                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               2083444                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    16668569                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33334937                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     148984524                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   354                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      100009179                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1486                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.091405                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           33343790                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16665910                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.548416                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          182329057                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.639924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.152144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                132325358     72.58%     72.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 16666429      9.14%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1482      0.00%     81.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 33335788     18.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            182329057                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           30949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  497                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16667143                       # Number of branches executed
system.cpu.iew.exec_nop                            35                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.639770                       # Inst execution rate
system.cpu.iew.exec_refs                     33334432                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16667118                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     366                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              16667630                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 63                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16667427                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           116670424                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              16667314                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               710                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             116668544                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      1                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   634                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    509                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   636                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               32                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          860                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          451                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          488                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              9                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  96874130                       # num instructions consuming a value
system.cpu.iew.wb_count                     116668283                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.688168                       # average fanout of values written-back
system.cpu.iew.wb_producers                  66665710                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.639769                       # insts written-back per cycle
system.cpu.iew.wb_sent                      116668376                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                149999413                       # number of integer regfile reads
system.cpu.int_regfile_writes                66667977                       # number of integer regfile writes
system.cpu.ipc                               0.548366                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.548366                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83334380     71.43%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   51      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    5      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               9      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             35      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             19      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            6      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16667498     14.29%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16667232     14.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              116669258                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    19792379                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.169645                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                19790738     99.99%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                2      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    673      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   965      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              136461637                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          435460089                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    116668283                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         116674150                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  116670286                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 116669258                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 103                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               141                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             19                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         7784                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     182329057                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.639883                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.064469                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           125034736     68.58%     68.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            19793543     10.86%     79.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16668246      9.14%     88.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19790905     10.85%     99.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1041627      0.57%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       182329057                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.639774                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                69                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               33                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16667630                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16667427                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                33336238                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.numCycles                        182360006                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    1100                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             166663150                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                      3                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 18760744                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    513                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             533351030                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              116671033                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           166668539                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  42710405                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              119810509                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    509                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   567                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles             120852772                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5349                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        150002342                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3527                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 70                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6250268                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              279                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    298997914                       # The number of ROB reads
system.cpu.rob.rob_writes                   233340225                       # The number of ROB writes
system.cpu.timesIdled                             303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      248                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     175                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1025364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2067469                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1041257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2083382                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            372                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                477                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1025272                       # Transaction distribution
system.membus.trans_dist::CleanEvict               92                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1041628                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1041628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           477                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3109574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3109574                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    132312128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               132312128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1042105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1042105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1042105                       # Request fanout histogram
system.membus.respLayer1.occupancy         5473354375                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6815637750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               497                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2066417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1041628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1041628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          112                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3124708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3125507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    133304640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              133331136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1025736                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65617408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2067861                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000189                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2067471     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    390      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2067861                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2603581250                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1953263748                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            723123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                       16                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                  10                       # number of overall hits
system.l2.overall_hits::total                      16                       # number of overall hits
system.l2.demand_misses::.cpu.inst                379                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1041730                       # number of demand (read+write) misses
system.l2.demand_misses::total                1042109                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               379                       # number of overall misses
system.l2.overall_misses::.cpu.data           1041730                       # number of overall misses
system.l2.overall_misses::total               1042109                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32087500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  89215597500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      89247685000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32087500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  89215597500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     89247685000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1041740                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1042125                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1041740                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1042125                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984416                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984416                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84663.588391                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85641.766581                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85641.410831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84663.588391                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85641.766581                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85641.410831                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1025272                       # number of writebacks
system.l2.writebacks::total                   1025272                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1041728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1042105                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1041728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1042105                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27125500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  75933367750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75960493250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27125500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  75933367750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75960493250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71950.928382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72891.741174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72891.400819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71950.928382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72891.741174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72891.400819                       # average overall mshr miss latency
system.l2.replacements                        1025736                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1041145                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1041145                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1041145                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1041145                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           28                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               28                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           28                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1041628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1041628                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  89206633750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   89206633750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1041628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1041628                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85641.547414                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85641.547414                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1041628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1041628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  75925838250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  75925838250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72891.510453                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72891.510453                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32087500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32087500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84663.588391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84663.588391                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27125500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27125500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71950.928382                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71950.928382                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8963750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8963750                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.910714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.910714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87879.901961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87879.901961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7529500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7529500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.892857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        75295                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        75295                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16265.206312                       # Cycle average of tags in use
system.l2.tags.total_refs                     2083360                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1042120                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999156                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.209919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.199918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16259.796475                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992749                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          823                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7251                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17709032                       # Number of tag accesses
system.l2.tags.data_accesses                 17709032                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       66670592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66694720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     65617408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65617408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1041728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1042105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1025272                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1025272                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            211696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         584958019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             585169714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       211696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           211696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      575717536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            575717536                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      575717536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           211696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        584958019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1160887250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1025272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1041728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000409138750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64075                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64075                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3071494                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             964311                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1042105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1025272                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1042105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1025272                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             65158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10826576500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5210525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30366045250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10389.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29139.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   959008                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  951399                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1042105                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1025272                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1041910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  64076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  64078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  64076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  64077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  64075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  64075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  64075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       156940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    843.057882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   754.305484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   286.263518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1964      1.25%      1.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5048      3.22%      4.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11074      7.06%     11.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9522      6.07%     17.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          746      0.48%     18.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16818     10.72%     28.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3564      2.27%     31.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8010      5.10%     36.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       100194     63.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       156940                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64075                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.263644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.004997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.174901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64074    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64075                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.030848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            64038     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64075                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66694720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65615552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66694720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65617408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       585.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       575.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    585.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    575.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  113974973125                       # Total gap between requests
system.mem_ctrls.avgGap                      55130.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     66670592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     65615552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 211695.541464807466                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 584958018.618172287941                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 575701252.037144899368                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1041728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1025272                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10555625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  30355489625                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2770039742625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27999.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29139.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2701760.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            560268660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            297789855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3717855120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2674091160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8996485680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      27111430980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20935722720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        64293644175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.103026                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  53658153125                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3805620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  56511230000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            560290080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            297797445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3722774580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2677677300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8996485680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27147010950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20905760640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        64307796675                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        564.227198                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  53578784250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3805620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  56590598875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    113975003125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     33334447                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33334447                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33334447                       # number of overall hits
system.cpu.icache.overall_hits::total        33334447                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          490                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            490                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          490                       # number of overall misses
system.cpu.icache.overall_misses::total           490                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39583750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39583750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39583750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39583750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     33334937                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33334937                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33334937                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33334937                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80783.163265                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80783.163265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80783.163265                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80783.163265                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           65                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.icache.writebacks::total                29                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          105                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32900000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32900000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85454.545455                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85454.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85454.545455                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85454.545455                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33334447                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33334447                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          490                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           490                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39583750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39583750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33334937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33334937                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80783.163265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80783.163265                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32900000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32900000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85454.545455                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85454.545455                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           334.835922                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33334832                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               385                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          86583.979221                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   334.835922                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.653976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.653976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         133340133                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        133340133                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     23959512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         23959512                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     23959524                       # number of overall hits
system.cpu.dcache.overall_hits::total        23959524                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9374524                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9374524                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9374536                       # number of overall misses
system.cpu.dcache.overall_misses::total       9374536                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 760532199375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 760532199375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 760532199375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 760532199375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33334036                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33334036                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33334060                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33334060                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.281230                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.281230                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.281230                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.281230                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81127.553716                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81127.553716                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81127.449868                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81127.449868                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          328                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   109.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1041145                       # number of writebacks
system.cpu.dcache.writebacks::total           1041145                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      8332796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      8332796                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      8332796                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      8332796                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1041728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1041728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1041736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1041736                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  91167988125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  91167988125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  91168671250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  91168671250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031251                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87516.115651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87516.115651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87516.099328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87516.099328                       # average overall mshr miss latency
system.cpu.dcache.replacements                1041228                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16666981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16666981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           175                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13430000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13430000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16667156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16667156                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76742.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76742.857143                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           74                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8379375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8379375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82964.108911                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82964.108911                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7292531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7292531                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9374349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9374349                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 760518769375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 760518769375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16666880                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16666880                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.562454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.562454                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81127.635570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81127.635570                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      8332722                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      8332722                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  91159608750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  91159608750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87516.557030                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87516.557030                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       683125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       683125                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85390.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85390.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       422500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       422500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           40                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        84500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       336250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       336250                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 84062.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84062.500000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 113975003125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.819145                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25001335                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1041740                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.999592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189375                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.819145                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          419                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         134378284                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        134378284                       # Number of data accesses

---------- End Simulation Statistics   ----------
