$date
	Sat Oct 14 14:15:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_1101_tb $end
$var wire 1 ! cout $end
$var reg 1 " cin $end
$var reg 1 # clk $end
$var reg 16 $ data_values [15:0] $end
$var reg 1 % rstn $end
$var integer 32 & i [31:0] $end
$scope module dut $end
$var wire 1 " cin $end
$var wire 1 # clk $end
$var wire 1 ! cout $end
$var wire 1 ' da $end
$var wire 1 ( db $end
$var wire 1 % rstn $end
$var wire 1 ) qb $end
$var wire 1 * qa $end
$scope module DA $end
$var wire 1 # clk $end
$var wire 1 ' din $end
$var wire 1 % rstn $end
$var reg 1 * q $end
$upscope $end
$scope module DB $end
$var wire 1 # clk $end
$var wire 1 ( din $end
$var wire 1 % rstn $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
0(
0'
bx &
0%
b11011011010110 $
0#
0"
0!
$end
#5
1#
#10
1%
0#
#15
1#
b0 &
#20
0#
b1 &
#25
1(
1"
1#
b10 &
#30
0(
1'
1)
0#
b11 &
#35
1(
1'
0)
1*
0"
1#
b100 &
#40
0'
1!
1)
1"
0#
b101 &
#45
0(
0!
0*
0"
1#
b110 &
#50
1(
0'
0)
1"
0#
b111 &
#55
0(
1'
1)
1#
b1000 &
#60
1(
1'
1*
0)
0"
0#
b1001 &
#65
0'
1!
1)
1"
1#
b1010 &
#70
1'
0(
0!
0*
0#
b1011 &
#75
1(
1'
0)
1*
0"
1#
b1100 &
#80
0'
1!
1)
1"
0#
b1101 &
#85
1'
0(
0!
0*
1#
b1110 &
#90
1(
1'
1*
0)
0"
0#
b1111 &
#95
0(
0'
1)
1#
#100
0*
0)
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
