read_verilog -sv ../top.v
proc
write_smt2 -stbv smt2.smt2
synth -top top
write_smt2 -stbv smt2.smt2
design -reset
read_verilog  -sv ../top_clean.v
synth -top top
write_verilog synth.v
