// Seed: 3552322088
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3,
    output wand id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_4,
      id_4
  );
  wire id_7;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply1 id_1
);
  assign id_1 = 1;
  id_3(
      id_0, 1, id_0
  );
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.type_9 = 0;
endmodule
module module_2 (
    output tri  id_0,
    output tri1 id_1
);
  supply1 id_3, id_4;
  wire id_5, id_6;
  assign id_5 = id_4;
  supply1 id_7 = -1'b0 | id_3;
  initial begin : LABEL_0
    @* id_0 = 1;
  end
endmodule
