design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/max_e_0.10_08_04_04,max_e_010_08_04_04,RUN_2025.06.27_00.07.29,flow completed,0h1m21s0ms,0h0m55s0ms,6800.0,0.01,1700.0,-1,2.9237599999999997,490.87,9,0,0,0,0,0,0,0,0,0,0,0,377,72,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,29277.0,0.0,1.73,1.17,0.08,0.0,0.0,19,24,5,10,0,0,0,18,1,0,1,0,2,6,1,0,4,4,2,520,90,0,111,17,738,6761.484800000001,1.62e-06,3.06e-06,8.56e-08,1.97e-06,3.9e-06,5.37e-10,2.19e-06,4.6e-06,5.58e-10,0.52,10.0,100.0,10,1.0,25,19.040,22.195,0.3,1,10,0.3,0,sky130_fd_sc_hd,AREA 0
