#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Sep 29 17:33:10 2022
# Process ID: 532
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4592 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/action_ram/action_ram.bd}
create_bd_design "comm_ram"
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/action_ram/action_ram.bd}
current_bd_design [get_bd_designs comm_ram]
current_bd_design action_ram
set tmpCopyObjs [concat  [get_bd_cells {action_ram_0 action_ram_1 action_ram_2 action_ram_3 const_1_1bit const_0_8bit}] [get_bd_ports {wen3 rst wen2 wen1 wen0 clk rd_addr Droad3 wr_addr wen Droad2 Droad1 Droad0 Dnew}] [get_bd_nets {clka_0_1 wea_0_1 action_ram_1_doutb xlconstant_0_dout addra_0_1 const_0_4bit_dout addrb_0_1 action_ram_2_doutb wen3_1 dina_0_1 wen2_1 rsta_0_1 action_ram_3_doutb wen1_1 action_ram_0_doutb wen0_1}]]
current_bd_design comm_ram
copy_bd_objs -from_design action_ram / $tmpCopyObjs
save_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_nets addrb_0_1]
undo
delete_bd_objs [get_bd_nets addrb_0_1]
delete_bd_objs [get_bd_nets action_ram_0_doutb]
delete_bd_objs [get_bd_nets xlconstant_0_dout]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets const_0_4bit_dout]
disconnect_bd_net /rsta_0_1 [get_bd_pins action_ram_0/rstb]
disconnect_bd_net /clka_0_1 [get_bd_pins action_ram_0/clkb]
delete_bd_objs [get_bd_nets action_ram_1_doutb]
delete_bd_objs [get_bd_nets action_ram_2_doutb]
delete_bd_objs [get_bd_nets action_ram_3_doutb] [get_bd_ports Droad3]
delete_bd_objs [get_bd_ports Droad2]
delete_bd_objs [get_bd_ports Droad1]
delete_bd_objs [get_bd_ports Droad0]
disconnect_bd_net /clka_0_1 [get_bd_pins action_ram_1/clkb]
disconnect_bd_net /rsta_0_1 [get_bd_pins action_ram_1/rstb]
disconnect_bd_net /clka_0_1 [get_bd_pins action_ram_2/clkb]
disconnect_bd_net /rsta_0_1 [get_bd_pins action_ram_2/rstb]
disconnect_bd_net /clka_0_1 [get_bd_pins action_ram_3/clkb]
disconnect_bd_net /rsta_0_1 [get_bd_pins action_ram_3/rstb]
set_property name comm_ram_0 [get_bd_cells action_ram_0]
set_property name comm_ram_1 [get_bd_cells action_ram_1]
set_property name comm_ram_2 [get_bd_cells action_ram_2]
set_property name comm_ram_3 [get_bd_cells action_ram_3]
delete_bd_objs [get_bd_cells const_0_8bit]
delete_bd_objs [get_bd_cells const_1_1bit]
regenerate_bd_layout
delete_bd_objs [get_bd_ports rd_addr]
create_bd_port -dir I COMM_RAM_0
delete_bd_objs [get_bd_ports COMM_RAM_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.PROTOCOL {AXI4} CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins comm_ram_0/BRAM_PORTB]
save_bd_design
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {false} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells comm_ram_0]
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {false} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells comm_ram_1]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {false} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells comm_ram_3]
endgroup
startgroup
set_property -dict [list CONFIG.Assume_Synchronous_Clk {false} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.use_bram_block {BRAM_Controller}] [get_bd_cells comm_ram_2]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.DATA_WIDTH {64} CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins comm_ram_0/BRAM_PORTB]
current_bd_design action_ram
set tmpCopyObjs [concat  [get_bd_cells {action_ram_0 action_ram_1 action_ram_2 action_ram_3 const_1_1bit const_0_8bit}] [get_bd_ports {wen3 rst wen2 wen1 wen0 clk rd_addr Droad3 wr_addr wen Droad2 Droad1 Droad0 Dnew}] [get_bd_nets {clka_0_1 wea_0_1 action_ram_1_doutb xlconstant_0_dout addra_0_1 const_0_4bit_dout addrb_0_1 action_ram_2_doutb wen3_1 dina_0_1 wen2_1 rsta_0_1 action_ram_3_doutb wen1_1 action_ram_0_doutb wen0_1}]]
current_bd_design comm_ram
copy_bd_objs -from_design action_ram / $tmpCopyObjs
undo
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_1/BRAM_PORTA] [get_bd_intf_pins comm_ram_1/BRAM_PORTB]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_0}]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_2/BRAM_PORTA] [get_bd_intf_pins comm_ram_2/BRAM_PORTB]
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_2}]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_3/BRAM_PORTA] [get_bd_intf_pins comm_ram_3/BRAM_PORTB]
save_bd_design
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_bram_ctrl_2/s_axi_aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_bram_ctrl_3/s_axi_aclk]
connect_bd_net [get_bd_ports clk] [get_bd_pins axi_bram_ctrl_1/s_axi_aclk]
save_bd_design
current_bd_design [get_bd_designs intellight_v2]
current_bd_design comm_ram
set tmpCopyObjs [concat  [get_bd_cells {axi_bram_ctrl_0 axi_bram_ctrl_1 axi_bram_ctrl_2 axi_bram_ctrl_3 comm_ram_0 comm_ram_1 comm_ram_2 comm_ram_3}] [get_bd_ports {wen3 rst wen2 wen1 wen0 clk wr_addr wen Dnew}] [get_bd_intf_nets {axi_bram_ctrl_0_BRAM_PORTA axi_bram_ctrl_3_BRAM_PORTA axi_bram_ctrl_2_BRAM_PORTA axi_bram_ctrl_1_BRAM_PORTA}] [get_bd_nets {clka_0_1 wea_0_1 addra_0_1 wen3_1 dina_0_1 wen2_1 rsta_0_1 wen1_1 wen0_1}]]
current_bd_design intellight_v2
copy_bd_objs -from_design comm_ram / $tmpCopyObjs
group_bd_cells comm_ram [get_bd_cells axi_bram_ctrl_0] [get_bd_cells axi_bram_ctrl_1] [get_bd_cells axi_bram_ctrl_2] [get_bd_cells axi_bram_ctrl_3] [get_bd_cells comm_ram_0] [get_bd_cells comm_ram_1] [get_bd_cells comm_ram_2] [get_bd_cells comm_ram_3]
regenerate_bd_layout
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (58 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (58 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/comm_ram/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins comm_ram/axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (58 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (58 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/comm_ram/axi_bram_ctrl_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins comm_ram/axi_bram_ctrl_1/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (58 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (58 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/comm_ram/axi_bram_ctrl_2/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins comm_ram/axi_bram_ctrl_2/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (58 MHz)} Clk_slave {/clk (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (58 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/comm_ram/axi_bram_ctrl_3/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins comm_ram/axi_bram_ctrl_3/S_AXI]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets clka_0_1]
connect_bd_net [get_bd_pins comm_ram/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {6 2032 542} [get_bd_cells comm_ram]
delete_bd_objs [get_bd_nets rsta_0_1]
delete_bd_objs [get_bd_nets wen0_1]
delete_bd_objs [get_bd_nets wea_0_1]
delete_bd_objs [get_bd_nets addra_0_1]
delete_bd_objs [get_bd_nets dina_0_1]
delete_bd_objs [get_bd_nets wen1_1]
delete_bd_objs [get_bd_nets wen2_1]
delete_bd_objs [get_bd_nets wen3_1]
connect_bd_net [get_bd_pins comm_ram/rst] [get_bd_pins rst_ps7_0_100M/peripheral_reset]
set_property name wen0 [get_bd_pins comm_ram/wen4]
set_property name wen1 [get_bd_pins comm_ram/wen5]
set_property name wen2 [get_bd_pins comm_ram/wen6]
set_property name wen3 [get_bd_pins comm_ram/wen7]
connect_bd_net [get_bd_pins comm_ram/wen0] [get_bd_pins MII_0/wen0]
connect_bd_net [get_bd_pins comm_ram/wen] [get_bd_pins comm_ram/Dnew] -boundary_type upper
undo
connect_bd_net [get_bd_pins comm_ram/wen1] [get_bd_pins MII_0/wen1]
connect_bd_net [get_bd_pins comm_ram/wen2] [get_bd_pins MII_0/wen2]
connect_bd_net [get_bd_pins comm_ram/wen3] [get_bd_pins MII_0/wen3]
connect_bd_net [get_bd_pins comm_ram/wen] [get_bd_pins MII_0/wen_bram]
connect_bd_net [get_bd_pins comm_ram/wr_addr] [get_bd_pins MII_0/wr_addr]
connect_bd_net [get_bd_pins comm_ram/Dnew] [get_bd_pins MII_0/D_new]
save_bd_design
regenerate_bd_layout
delete_bd_objs [get_bd_ports wr_addr]
delete_bd_objs [get_bd_ports wen]
delete_bd_objs [get_bd_ports wen7]
delete_bd_objs [get_bd_ports wen6]
delete_bd_objs [get_bd_ports wen5]
delete_bd_objs [get_bd_ports wen4]
delete_bd_objs [get_bd_ports rst]
delete_bd_objs [get_bd_ports clk]
delete_bd_objs [get_bd_ports Dnew]
regenerate_bd_layout
delete_bd_objs [get_bd_cells rst_clk_100M]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
connect_bd_net [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
make_wrapper -files [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -top
generate_target all [get_files  D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
catch { config_ip_cache -export [get_ips -all intellight_v2_xbar_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_axi_bram_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_axi_bram_ctrl_1_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_axi_bram_ctrl_2_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_axi_bram_ctrl_3_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_comm_ram_0_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_comm_ram_1_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_comm_ram_2_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_comm_ram_3_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_us_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all intellight_v2_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd]
launch_runs intellight_v2_xbar_0_synth_1 intellight_v2_axi_bram_ctrl_0_0_synth_1 intellight_v2_axi_bram_ctrl_1_0_synth_1 intellight_v2_axi_bram_ctrl_2_0_synth_1 intellight_v2_axi_bram_ctrl_3_0_synth_1 intellight_v2_comm_ram_0_0_synth_1 intellight_v2_comm_ram_1_0_synth_1 intellight_v2_comm_ram_2_0_synth_1 intellight_v2_comm_ram_3_0_synth_1 intellight_v2_auto_pc_2_synth_1 intellight_v2_auto_us_0_synth_1 intellight_v2_auto_ds_0_synth_1 intellight_v2_auto_pc_0_synth_1 intellight_v2_auto_ds_1_synth_1 intellight_v2_auto_pc_1_synth_1 -jobs 6
wait_on_run intellight_v2_xbar_0_synth_1
wait_on_run intellight_v2_axi_bram_ctrl_0_0_synth_1
wait_on_run intellight_v2_axi_bram_ctrl_1_0_synth_1
wait_on_run intellight_v2_axi_bram_ctrl_2_0_synth_1
wait_on_run intellight_v2_axi_bram_ctrl_3_0_synth_1
wait_on_run intellight_v2_comm_ram_0_0_synth_1
wait_on_run intellight_v2_comm_ram_1_0_synth_1
wait_on_run intellight_v2_comm_ram_2_0_synth_1
wait_on_run intellight_v2_comm_ram_3_0_synth_1
wait_on_run intellight_v2_auto_pc_2_synth_1
wait_on_run intellight_v2_auto_us_0_synth_1
wait_on_run intellight_v2_auto_ds_0_synth_1
wait_on_run intellight_v2_auto_pc_0_synth_1
wait_on_run intellight_v2_auto_ds_1_synth_1
wait_on_run intellight_v2_auto_pc_1_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -directory D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_2 -jobs 6
wait_on_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 6
wait_on_run impl_2
open_run impl_2
