{
  "design": {
    "design_info": {
      "boundary_crc": "0x2232327EA717D0FF",
      "device": "xcvu3p-ffvc1517-2-e",
      "gen_directory": "../../../../project.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "pcie_bridge": {
        "pcie_bridge": "",
        "util_ds_buf_0": "",
        "one": ""
      },
      "system_interconnect": "",
      "axi_revision": "",
      "control": "",
      "packet_buffer": {
        "axis_switch": "",
        "switch_ctrl": "",
        "channel_1": {
          "ila": "",
          "bram": {
            "axi_bram_ctrl": "",
            "blk_mem_gen": ""
          },
          "stream_to_ram": ""
        },
        "channel_0": {
          "ila": "",
          "bram": {
            "axi_bram_ctrl": "",
            "blk_mem_gen": ""
          },
          "stream_to_ram": ""
        }
      },
      "data_gen": ""
    },
    "interface_ports": {
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      }
    },
    "components": {
      "pcie_bridge": {
        "interface_ports": {
          "pcie_mgt_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
            "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
          },
          "pcie_refclk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "M_AXI_B": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "axi_aclk": {
            "direction": "O"
          },
          "axi_aresetn": {
            "direction": "O"
          }
        },
        "components": {
          "pcie_bridge": {
            "vlnv": "xilinx.com:ip:xdma:4.1",
            "xci_name": "top_level_xdma_0_0",
            "xci_path": "ip/top_level_xdma_0_0/top_level_xdma_0_0.xci",
            "inst_hier_path": "pcie_bridge/pcie_bridge",
            "parameters": {
              "PF0_DEVICE_ID_mqdma": {
                "value": "903F"
              },
              "PF0_SRIOV_VF_DEVICE_ID": {
                "value": "A03F"
              },
              "PF2_DEVICE_ID_mqdma": {
                "value": "923F"
              },
              "PF3_DEVICE_ID_mqdma": {
                "value": "933F"
              },
              "axi_addr_width": {
                "value": "64"
              },
              "axi_data_width": {
                "value": "512_bit"
              },
              "axisten_freq": {
                "value": "250"
              },
              "bridge_burst": {
                "value": "true"
              },
              "en_axi_slave_if": {
                "value": "false"
              },
              "functional_mode": {
                "value": "AXI_Bridge"
              },
              "mode_selection": {
                "value": "Advanced"
              },
              "pf0_bar0_scale": {
                "value": "Megabytes"
              },
              "pf0_bar0_size": {
                "value": "1"
              },
              "pf0_device_id": {
                "value": "903F"
              },
              "pl_link_cap_max_link_speed": {
                "value": "8.0_GT/s"
              },
              "pl_link_cap_max_link_width": {
                "value": "X16"
              },
              "plltype": {
                "value": "QPLL1"
              }
            },
            "interface_ports": {
              "M_AXI_B": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "M_AXI_B",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "parameters": {
                  "master_id": {
                    "value": "1"
                  }
                }
              },
              "S_AXI_LITE": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_LITE"
              }
            },
            "addressing": {
              "memory_maps": {
                "S_AXI_LITE": {
                  "address_blocks": {
                    "CTL0": {
                      "base_address": "0",
                      "range": "512M",
                      "width": "29",
                      "usage": "memory",
                      "offset_base_param": "baseaddr",
                      "offset_high_param": "highaddr"
                    }
                  }
                }
              },
              "address_spaces": {
                "M_AXI_B": {
                  "range": "16E",
                  "width": "64"
                }
              }
            }
          },
          "util_ds_buf_0": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "xci_name": "top_level_util_ds_buf_0_0",
            "xci_path": "ip/top_level_util_ds_buf_0_0/top_level_util_ds_buf_0_0.xci",
            "inst_hier_path": "pcie_bridge/util_ds_buf_0",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "IBUFDSGTE"
              }
            }
          },
          "one": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "top_level_xlconstant_0_0",
            "xci_path": "ip/top_level_xlconstant_0_0/top_level_xlconstant_0_0.xci",
            "inst_hier_path": "pcie_bridge/one"
          }
        },
        "interface_nets": {
          "CLK_IN_D_0_1": {
            "interface_ports": [
              "pcie_refclk",
              "util_ds_buf_0/CLK_IN_D"
            ]
          },
          "pcie_bridge_M_AXI_B": {
            "interface_ports": [
              "M_AXI_B",
              "pcie_bridge/M_AXI_B"
            ]
          },
          "pcie_bridge_pcie_mgt": {
            "interface_ports": [
              "pcie_mgt_0",
              "pcie_bridge/pcie_mgt"
            ]
          }
        },
        "nets": {
          "pcie_bridge_axi_aclk": {
            "ports": [
              "pcie_bridge/axi_aclk",
              "axi_aclk"
            ]
          },
          "pcie_bridge_axi_aresetn": {
            "ports": [
              "pcie_bridge/axi_aresetn",
              "axi_aresetn"
            ]
          },
          "util_ds_buf_0_IBUF_DS_ODIV2": {
            "ports": [
              "util_ds_buf_0/IBUF_DS_ODIV2",
              "pcie_bridge/sys_clk"
            ]
          },
          "util_ds_buf_0_IBUF_OUT": {
            "ports": [
              "util_ds_buf_0/IBUF_OUT",
              "pcie_bridge/sys_clk_gt"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "one/dout",
              "pcie_bridge/sys_rst_n"
            ]
          }
        }
      },
      "system_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "top_level_smartconnect_0_0",
        "xci_path": "ip/top_level_smartconnect_0_0/top_level_smartconnect_0_0.xci",
        "inst_hier_path": "system_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "32"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_revision": {
        "vlnv": "xilinx.com:module_ref:axi_revision:1.0",
        "xci_name": "top_level_axi_revision_0_0",
        "xci_path": "ip/top_level_axi_revision_0_0/top_level_axi_revision_0_0.xci",
        "inst_hier_path": "axi_revision",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_revision",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "5",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "4",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "control": {
        "vlnv": "xilinx.com:module_ref:control:1.0",
        "xci_name": "top_level_control_0_0",
        "xci_path": "ip/top_level_control_0_0/top_level_control_0_0.xci",
        "inst_hier_path": "control",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "control",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "8",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "S_AXI_AWADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "S_AXI_AWPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "S_AXI_AWVALID",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "S_AXI_AWREADY",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "S_AXI_WDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "S_AXI_WSTRB",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "S_AXI_WVALID",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "S_AXI_WREADY",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "S_AXI_BRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "S_AXI_BVALID",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "S_AXI_BREADY",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "S_AXI_ARADDR",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "S_AXI_ARPROT",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "S_AXI_ARVALID",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "S_AXI_ARREADY",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "S_AXI_RDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "S_AXI_RRESP",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "S_AXI_RVALID",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "S_AXI_RREADY",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "cycle_count": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "start": {
            "direction": "O"
          }
        }
      },
      "packet_buffer": {
        "interface_ports": {
          "axis_in": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "direction": "I"
          }
        },
        "components": {
          "axis_switch": {
            "vlnv": "xilinx.com:module_ref:axis_switch:1.0",
            "xci_name": "top_level_axis_switch_0_0",
            "xci_path": "ip/top_level_axis_switch_0_0/top_level_axis_switch_0_0.xci",
            "inst_hier_path": "packet_buffer/axis_switch",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axis_switch",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "axis_in": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_in_tdata",
                    "direction": "I",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "axis_in_tvalid",
                    "direction": "I"
                  },
                  "TREADY": {
                    "physical_name": "axis_in_tready",
                    "direction": "O"
                  }
                }
              },
              "axis_out0": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out0_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "axis_out0_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out0_tready",
                    "direction": "I"
                  }
                }
              },
              "axis_out1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "64",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "axis_out1_tdata",
                    "direction": "O",
                    "left": "511",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "axis_out1_tvalid",
                    "direction": "O"
                  },
                  "TREADY": {
                    "physical_name": "axis_out1_tready",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "axis_in:axis_out0:axis_out1",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "port_select": {
                "direction": "I"
              }
            }
          },
          "switch_ctrl": {
            "vlnv": "xilinx.com:module_ref:switch_ctrl:1.0",
            "xci_name": "top_level_switch_ctrl_0_0",
            "xci_path": "ip/top_level_switch_ctrl_0_0/top_level_switch_ctrl_0_0.xci",
            "inst_hier_path": "packet_buffer/switch_ctrl",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "switch_ctrl",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "250000000",
                    "value_src": "user_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "top_level_xdma_0_0_axi_aclk",
                    "value_src": "default_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "inflow_q": {
                "direction": "O"
              },
              "has_data0": {
                "direction": "I"
              },
              "has_data1": {
                "direction": "I"
              },
              "inflow_done0": {
                "direction": "I"
              },
              "inflow_done1": {
                "direction": "I"
              }
            }
          },
          "channel_1": {
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "resetn": {
                "direction": "I"
              },
              "inflow_q": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "has_data": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "inflow_done": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "ila": {
                "vlnv": "xilinx.com:ip:system_ila:1.1",
                "xci_name": "top_level_system_ila_0_0",
                "xci_path": "ip/top_level_system_ila_0_0/top_level_system_ila_0_0.xci",
                "inst_hier_path": "packet_buffer/channel_1/ila",
                "parameters": {
                  "C_MON_TYPE": {
                    "value": "MIX"
                  },
                  "C_NUM_MONITOR_SLOTS": {
                    "value": "2"
                  },
                  "C_NUM_OF_PROBES": {
                    "value": "5"
                  },
                  "C_SLOT": {
                    "value": "1"
                  },
                  "C_SLOT_0_INTF_TYPE": {
                    "value": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "interface_ports": {
                  "SLOT_0_AXIS": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "SLOT_1_AXI": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                }
              },
              "bram": {
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "resetn": {
                    "direction": "I"
                  }
                },
                "components": {
                  "axi_bram_ctrl": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "xci_name": "top_level_axi_bram_ctrl_1",
                    "xci_path": "ip/top_level_axi_bram_ctrl_1/top_level_axi_bram_ctrl_1.xci",
                    "inst_hier_path": "packet_buffer/channel_1/bram/axi_bram_ctrl",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512"
                      },
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "blk_mem_gen": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "xci_name": "top_level_blk_mem_gen_1",
                    "xci_path": "ip/top_level_blk_mem_gen_1/top_level_blk_mem_gen_1.xci",
                    "inst_hier_path": "packet_buffer/channel_1/bram/blk_mem_gen"
                  }
                },
                "interface_nets": {
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen/BRAM_PORTA",
                      "axi_bram_ctrl/BRAM_PORTA"
                    ]
                  },
                  "stream_to_ram_0_M_AXI": {
                    "interface_ports": [
                      "S_AXI",
                      "axi_bram_ctrl/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "pcie_bridge_axi_aclk": {
                    "ports": [
                      "clk",
                      "axi_bram_ctrl/s_axi_aclk"
                    ]
                  },
                  "resetn_1": {
                    "ports": [
                      "resetn",
                      "axi_bram_ctrl/s_axi_aresetn"
                    ]
                  }
                }
              },
              "stream_to_ram": {
                "vlnv": "xilinx.com:module_ref:stream_to_ram:1.0",
                "xci_name": "top_level_stream_to_ram_0_1",
                "xci_path": "ip/top_level_stream_to_ram_0_1/top_level_stream_to_ram_0_1.xci",
                "inst_hier_path": "packet_buffer/channel_1/stream_to_ram",
                "parameters": {
                  "CHANNEL": {
                    "value": "1"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "stream_to_ram",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_IN_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_IN_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_IN_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "4",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "M_AXI_AWID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "M_AXI_ARID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "dbg_new_inflow": {
                    "direction": "O"
                  },
                  "dbg_full_blocks": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "dbg_cycles_in_partial_block": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_IN:M_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "inflow_q": {
                    "direction": "I"
                  },
                  "cycles_rcvd": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "has_data": {
                    "direction": "O"
                  },
                  "done": {
                    "direction": "O"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "S_AXI_1": {
                "interface_ports": [
                  "bram/S_AXI",
                  "stream_to_ram/M_AXI",
                  "ila/SLOT_1_AXI"
                ]
              },
              "axis_switch_axis_out1": {
                "interface_ports": [
                  "AXIS_IN",
                  "stream_to_ram/AXIS_IN",
                  "ila/SLOT_0_AXIS"
                ]
              }
            },
            "nets": {
              "pcie_bridge_axi_aclk": {
                "ports": [
                  "clk",
                  "ila/clk",
                  "bram/clk",
                  "stream_to_ram/clk"
                ]
              },
              "resetn_1": {
                "ports": [
                  "resetn",
                  "bram/resetn",
                  "stream_to_ram/resetn"
                ]
              },
              "stream_to_ram_1_cycles_rcvd": {
                "ports": [
                  "stream_to_ram/cycles_rcvd",
                  "ila/probe3"
                ]
              },
              "stream_to_ram_1_dbg_cycles_in_partial_block": {
                "ports": [
                  "stream_to_ram/dbg_cycles_in_partial_block",
                  "ila/probe4"
                ]
              },
              "stream_to_ram_1_done": {
                "ports": [
                  "stream_to_ram/done",
                  "inflow_done",
                  "ila/probe2"
                ]
              },
              "stream_to_ram_1_has_data": {
                "ports": [
                  "stream_to_ram/has_data",
                  "has_data",
                  "ila/probe1"
                ]
              },
              "switch_ctrl_0_inflow_q": {
                "ports": [
                  "inflow_q",
                  "ila/probe0",
                  "stream_to_ram/inflow_q"
                ]
              }
            }
          },
          "channel_0": {
            "interface_ports": {
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "resetn": {
                "direction": "I"
              },
              "inflow_q": {
                "direction": "I",
                "left": "0",
                "right": "0"
              },
              "has_data": {
                "direction": "O",
                "left": "0",
                "right": "0"
              },
              "inflow_done": {
                "direction": "O",
                "left": "0",
                "right": "0"
              }
            },
            "components": {
              "ila": {
                "vlnv": "xilinx.com:ip:system_ila:1.1",
                "xci_name": "top_level_system_ila_1",
                "xci_path": "ip/top_level_system_ila_1/top_level_system_ila_1.xci",
                "inst_hier_path": "packet_buffer/channel_0/ila",
                "parameters": {
                  "C_MON_TYPE": {
                    "value": "MIX"
                  },
                  "C_NUM_MONITOR_SLOTS": {
                    "value": "2"
                  },
                  "C_NUM_OF_PROBES": {
                    "value": "5"
                  },
                  "C_SLOT": {
                    "value": "1"
                  },
                  "C_SLOT_0_INTF_TYPE": {
                    "value": "xilinx.com:interface:axis_rtl:1.0"
                  }
                },
                "interface_ports": {
                  "SLOT_0_AXIS": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0"
                  },
                  "SLOT_1_AXI": {
                    "mode": "Monitor",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                }
              },
              "bram": {
                "interface_ports": {
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "resetn": {
                    "direction": "I"
                  }
                },
                "components": {
                  "axi_bram_ctrl": {
                    "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
                    "xci_name": "top_level_axi_bram_ctrl_0_0",
                    "xci_path": "ip/top_level_axi_bram_ctrl_0_0/top_level_axi_bram_ctrl_0_0.xci",
                    "inst_hier_path": "packet_buffer/channel_0/bram/axi_bram_ctrl",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512"
                      },
                      "SINGLE_PORT_BRAM": {
                        "value": "1"
                      }
                    }
                  },
                  "blk_mem_gen": {
                    "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                    "xci_name": "top_level_blk_mem_gen_0_0",
                    "xci_path": "ip/top_level_blk_mem_gen_0_0/top_level_blk_mem_gen_0_0.xci",
                    "inst_hier_path": "packet_buffer/channel_0/bram/blk_mem_gen"
                  }
                },
                "interface_nets": {
                  "axi_bram_ctrl_0_BRAM_PORTA": {
                    "interface_ports": [
                      "blk_mem_gen/BRAM_PORTA",
                      "axi_bram_ctrl/BRAM_PORTA"
                    ]
                  },
                  "stream_to_ram_0_M_AXI": {
                    "interface_ports": [
                      "S_AXI",
                      "axi_bram_ctrl/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "pcie_bridge_axi_aclk": {
                    "ports": [
                      "clk",
                      "axi_bram_ctrl/s_axi_aclk"
                    ]
                  },
                  "resetn_1": {
                    "ports": [
                      "resetn",
                      "axi_bram_ctrl/s_axi_aresetn"
                    ]
                  }
                }
              },
              "stream_to_ram": {
                "vlnv": "xilinx.com:module_ref:stream_to_ram:1.0",
                "xci_name": "top_level_stream_to_ram_0_0",
                "xci_path": "ip/top_level_stream_to_ram_0_0/top_level_stream_to_ram_0_0.xci",
                "inst_hier_path": "packet_buffer/channel_0/stream_to_ram",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "stream_to_ram",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_IN_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_IN_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_IN_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "parameters": {
                      "DATA_WIDTH": {
                        "value": "512",
                        "value_src": "auto"
                      },
                      "PROTOCOL": {
                        "value": "AXI4",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "ID_WIDTH": {
                        "value": "4",
                        "value_src": "constant"
                      },
                      "ADDR_WIDTH": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "AWUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "ARUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "WUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "RUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "BUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "READ_WRITE_MODE": {
                        "value": "READ_WRITE",
                        "value_src": "constant"
                      },
                      "HAS_BURST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_LOCK": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_PROT": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_CACHE": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_QOS": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_REGION": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_WSTRB": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_BRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_RRESP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "SUPPORTS_NARROW_BURST": {
                        "value": "1",
                        "value_src": "auto"
                      },
                      "NUM_READ_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "NUM_WRITE_OUTSTANDING": {
                        "value": "2",
                        "value_src": "auto"
                      },
                      "MAX_BURST_LENGTH": {
                        "value": "256",
                        "value_src": "auto"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    },
                    "address_space_ref": "M_AXI",
                    "base_address": {
                      "minimum": "0x00000000",
                      "maximum": "0xFFFFFFFFFFFFFFFF",
                      "width": "64"
                    },
                    "port_maps": {
                      "AWID": {
                        "physical_name": "M_AXI_AWID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWADDR": {
                        "physical_name": "M_AXI_AWADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "AWLEN": {
                        "physical_name": "M_AXI_AWLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "AWSIZE": {
                        "physical_name": "M_AXI_AWSIZE",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWBURST": {
                        "physical_name": "M_AXI_AWBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "AWLOCK": {
                        "physical_name": "M_AXI_AWLOCK",
                        "direction": "O"
                      },
                      "AWCACHE": {
                        "physical_name": "M_AXI_AWCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWPROT": {
                        "physical_name": "M_AXI_AWPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "AWQOS": {
                        "physical_name": "M_AXI_AWQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "AWVALID": {
                        "physical_name": "M_AXI_AWVALID",
                        "direction": "O"
                      },
                      "AWREADY": {
                        "physical_name": "M_AXI_AWREADY",
                        "direction": "I"
                      },
                      "WDATA": {
                        "physical_name": "M_AXI_WDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "WSTRB": {
                        "physical_name": "M_AXI_WSTRB",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "WLAST": {
                        "physical_name": "M_AXI_WLAST",
                        "direction": "O"
                      },
                      "WVALID": {
                        "physical_name": "M_AXI_WVALID",
                        "direction": "O"
                      },
                      "WREADY": {
                        "physical_name": "M_AXI_WREADY",
                        "direction": "I"
                      },
                      "BRESP": {
                        "physical_name": "M_AXI_BRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "BVALID": {
                        "physical_name": "M_AXI_BVALID",
                        "direction": "I"
                      },
                      "BREADY": {
                        "physical_name": "M_AXI_BREADY",
                        "direction": "O"
                      },
                      "ARID": {
                        "physical_name": "M_AXI_ARID",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARADDR": {
                        "physical_name": "M_AXI_ARADDR",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "ARLEN": {
                        "physical_name": "M_AXI_ARLEN",
                        "direction": "O",
                        "left": "7",
                        "right": "0"
                      },
                      "ARBURST": {
                        "physical_name": "M_AXI_ARBURST",
                        "direction": "O",
                        "left": "1",
                        "right": "0"
                      },
                      "ARLOCK": {
                        "physical_name": "M_AXI_ARLOCK",
                        "direction": "O"
                      },
                      "ARCACHE": {
                        "physical_name": "M_AXI_ARCACHE",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARPROT": {
                        "physical_name": "M_AXI_ARPROT",
                        "direction": "O",
                        "left": "2",
                        "right": "0"
                      },
                      "ARQOS": {
                        "physical_name": "M_AXI_ARQOS",
                        "direction": "O",
                        "left": "3",
                        "right": "0"
                      },
                      "ARVALID": {
                        "physical_name": "M_AXI_ARVALID",
                        "direction": "O"
                      },
                      "ARREADY": {
                        "physical_name": "M_AXI_ARREADY",
                        "direction": "I"
                      },
                      "RDATA": {
                        "physical_name": "M_AXI_RDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "RRESP": {
                        "physical_name": "M_AXI_RRESP",
                        "direction": "I",
                        "left": "1",
                        "right": "0"
                      },
                      "RLAST": {
                        "physical_name": "M_AXI_RLAST",
                        "direction": "I"
                      },
                      "RVALID": {
                        "physical_name": "M_AXI_RVALID",
                        "direction": "I"
                      },
                      "RREADY": {
                        "physical_name": "M_AXI_RREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "dbg_new_inflow": {
                    "direction": "O"
                  },
                  "dbg_full_blocks": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "dbg_cycles_in_partial_block": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_IN:M_AXI",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "250000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "top_level_xdma_0_0_axi_aclk",
                        "value_src": "default_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "inflow_q": {
                    "direction": "I"
                  },
                  "cycles_rcvd": {
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "has_data": {
                    "direction": "O"
                  },
                  "done": {
                    "direction": "O"
                  }
                },
                "addressing": {
                  "address_spaces": {
                    "M_AXI": {
                      "range": "16E",
                      "width": "64"
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "axis_switch_axis_out0": {
                "interface_ports": [
                  "AXIS_IN",
                  "stream_to_ram/AXIS_IN",
                  "ila/SLOT_0_AXIS"
                ]
              },
              "stream_to_ram_0_M_AXI": {
                "interface_ports": [
                  "bram/S_AXI",
                  "stream_to_ram/M_AXI",
                  "ila/SLOT_1_AXI"
                ]
              }
            },
            "nets": {
              "pcie_bridge_axi_aclk": {
                "ports": [
                  "clk",
                  "bram/clk",
                  "ila/clk",
                  "stream_to_ram/clk"
                ]
              },
              "resetn_1": {
                "ports": [
                  "resetn",
                  "bram/resetn",
                  "stream_to_ram/resetn"
                ]
              },
              "stream_to_ram_0_cycles_rcvd": {
                "ports": [
                  "stream_to_ram/cycles_rcvd",
                  "ila/probe3"
                ]
              },
              "stream_to_ram_0_dbg_cycles_in_partial_block": {
                "ports": [
                  "stream_to_ram/dbg_cycles_in_partial_block",
                  "ila/probe4"
                ]
              },
              "stream_to_ram_0_done": {
                "ports": [
                  "stream_to_ram/done",
                  "inflow_done",
                  "ila/probe2"
                ]
              },
              "stream_to_ram_0_has_data": {
                "ports": [
                  "stream_to_ram/has_data",
                  "has_data",
                  "ila/probe1"
                ]
              },
              "switch_ctrl_0_inflow_q": {
                "ports": [
                  "inflow_q",
                  "ila/probe0",
                  "stream_to_ram/inflow_q"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axis_switch_axis_out0": {
            "interface_ports": [
              "channel_0/AXIS_IN",
              "axis_switch/axis_out0"
            ]
          },
          "axis_switch_axis_out1": {
            "interface_ports": [
              "channel_1/AXIS_IN",
              "axis_switch/axis_out1"
            ]
          },
          "data_gen_axis": {
            "interface_ports": [
              "axis_in",
              "axis_switch/axis_in"
            ]
          }
        },
        "nets": {
          "pcie_bridge_axi_aclk": {
            "ports": [
              "clk",
              "axis_switch/clk",
              "switch_ctrl/clk",
              "channel_1/clk",
              "channel_0/clk"
            ]
          },
          "resetn_1": {
            "ports": [
              "resetn",
              "switch_ctrl/resetn",
              "channel_1/resetn",
              "channel_0/resetn"
            ]
          },
          "stream_to_ram_0_done": {
            "ports": [
              "channel_0/inflow_done",
              "switch_ctrl/inflow_done0"
            ]
          },
          "stream_to_ram_0_has_data": {
            "ports": [
              "channel_0/has_data",
              "switch_ctrl/has_data0"
            ]
          },
          "stream_to_ram_1_done": {
            "ports": [
              "channel_1/inflow_done",
              "switch_ctrl/inflow_done1"
            ]
          },
          "stream_to_ram_1_has_data": {
            "ports": [
              "channel_1/has_data",
              "switch_ctrl/has_data1"
            ]
          },
          "switch_ctrl_0_inflow_q": {
            "ports": [
              "switch_ctrl/inflow_q",
              "axis_switch/port_select",
              "channel_1/inflow_q",
              "channel_0/inflow_q"
            ]
          }
        }
      },
      "data_gen": {
        "vlnv": "xilinx.com:module_ref:data_gen:1.0",
        "xci_name": "top_level_data_gen_0_0",
        "xci_path": "ip/top_level_data_gen_0_0/top_level_data_gen_0_0.xci",
        "inst_hier_path": "data_gen",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_gen",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "64",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_tdata",
                "direction": "O",
                "left": "511",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "top_level_xdma_0_0_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start": {
            "direction": "I"
          },
          "max_cycles": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "pcie_refclk",
          "pcie_bridge/pcie_refclk"
        ]
      },
      "data_gen_axis": {
        "interface_ports": [
          "packet_buffer/axis_in",
          "data_gen/axis"
        ]
      },
      "pcie_bridge_M_AXI_B": {
        "interface_ports": [
          "pcie_bridge/M_AXI_B",
          "system_interconnect/S00_AXI"
        ]
      },
      "pcie_bridge_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "pcie_bridge/pcie_mgt_0"
        ]
      },
      "system_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_revision/S_AXI",
          "system_interconnect/M00_AXI"
        ]
      },
      "system_interconnect_M01_AXI": {
        "interface_ports": [
          "system_interconnect/M01_AXI",
          "control/S_AXI"
        ]
      }
    },
    "nets": {
      "control_cycle_count": {
        "ports": [
          "control/cycle_count",
          "data_gen/max_cycles"
        ]
      },
      "control_start": {
        "ports": [
          "control/start",
          "data_gen/start"
        ]
      },
      "pcie_bridge_axi_aclk": {
        "ports": [
          "pcie_bridge/axi_aclk",
          "system_interconnect/aclk",
          "axi_revision/AXI_ACLK",
          "control/clk",
          "packet_buffer/clk",
          "data_gen/clk"
        ]
      },
      "pcie_bridge_axi_aresetn": {
        "ports": [
          "pcie_bridge/axi_aresetn",
          "system_interconnect/aresetn",
          "axi_revision/AXI_ARESETN",
          "control/resetn",
          "packet_buffer/resetn",
          "data_gen/resetn"
        ]
      }
    },
    "addressing": {
      "/pcie_bridge/pcie_bridge": {
        "address_spaces": {
          "M_AXI_B": {
            "segments": {
              "SEG_axi_revision_reg0": {
                "address_block": "/axi_revision/S_AXI/reg0",
                "offset": "0x0000000000000000",
                "range": "256"
              },
              "SEG_control_0_reg0": {
                "address_block": "/control/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "256"
              }
            }
          }
        }
      },
      "/packet_buffer/channel_1/stream_to_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_Mem0": {
                "address_block": "/packet_buffer/channel_1/bram/axi_bram_ctrl/S_AXI/Mem0",
                "offset": "0x0000000020000000",
                "range": "16K"
              }
            }
          }
        }
      },
      "/packet_buffer/channel_0/stream_to_ram": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_Mem0": {
                "address_block": "/packet_buffer/channel_0/bram/axi_bram_ctrl/S_AXI/Mem0",
                "offset": "0x0000000010000000",
                "range": "16K"
              }
            }
          }
        }
      }
    }
  }
}