
D:\cortex\gateway\misc.o:     file format elf32-littlearm
D:\cortex\gateway\misc.o

Disassembly of section .text.SysTick_CLKSourceConfig:

00000000 <SysTick_CLKSourceConfig>:
SysTick_CLKSourceConfig():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f110 0f05 	cmn.w	r0, #5	; 0x5
   8:	bf14      	ite	ne
   a:	2000      	movne	r0, #0
   c:	2001      	moveq	r0, #1
   e:	2c04      	cmp	r4, #4
  10:	bf08      	it	eq
  12:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  16:	f7ff fffe 	bl	0 <assert_param>
  1a:	2c04      	cmp	r4, #4
  1c:	bf01      	itttt	eq
  1e:	f24e 0210 	movweq	r2, #57360	; 0xe010
  22:	f2ce 0200 	movteq	r2, #57344	; 0xe000
  26:	6813      	ldreq	r3, [r2, #0]
  28:	f043 0304 	orreq.w	r3, r3, #4	; 0x4
  2c:	bf0f      	iteee	eq
  2e:	6013      	streq	r3, [r2, #0]
  30:	f24e 0210 	movwne	r2, #57360	; 0xe010
  34:	f2ce 0200 	movtne	r2, #57344	; 0xe000
  38:	6813      	ldrne	r3, [r2, #0]
  3a:	bf1c      	itt	ne
  3c:	f023 0304 	bicne.w	r3, r3, #4	; 0x4
  40:	6013      	strne	r3, [r2, #0]
  42:	bd10      	pop	{r4, pc}
Disassembly of section .text.NVIC_SystemLPConfig:

00000000 <NVIC_SystemLPConfig>:
NVIC_SystemLPConfig():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4604      	mov	r4, r0
   4:	460d      	mov	r5, r1
   6:	2804      	cmp	r0, #4
   8:	bf14      	ite	ne
   a:	2300      	movne	r3, #0
   c:	2301      	moveq	r3, #1
   e:	2810      	cmp	r0, #16
  10:	bf08      	it	eq
  12:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  16:	b113      	cbz	r3, 1e <NVIC_SystemLPConfig+0x1e>
  18:	f04f 0001 	mov.w	r0, #1	; 0x1
  1c:	e003      	b.n	26 <NVIC_SystemLPConfig+0x26>
  1e:	2802      	cmp	r0, #2
  20:	bf14      	ite	ne
  22:	2000      	movne	r0, #0
  24:	2001      	moveq	r0, #1
  26:	f7ff fffe 	bl	0 <assert_param>
  2a:	2d01      	cmp	r5, #1
  2c:	bf8c      	ite	hi
  2e:	2000      	movhi	r0, #0
  30:	2001      	movls	r0, #1
  32:	f7ff fffe 	bl	0 <assert_param>
  36:	b145      	cbz	r5, 4a <assert_param+0x4a>
  38:	f64e 5200 	movw	r2, #60672	; 0xed00
  3c:	f2ce 0200 	movt	r2, #57344	; 0xe000
  40:	6913      	ldr	r3, [r2, #16]
  42:	ea44 0303 	orr.w	r3, r4, r3
  46:	6113      	str	r3, [r2, #16]
  48:	e009      	b.n	5e <assert_param+0x5e>
  4a:	f64e 5300 	movw	r3, #60672	; 0xed00
  4e:	f2ce 0300 	movt	r3, #57344	; 0xe000
  52:	6919      	ldr	r1, [r3, #16]
  54:	ea6f 0204 	mvn.w	r2, r4
  58:	ea02 0201 	and.w	r2, r2, r1
  5c:	611a      	str	r2, [r3, #16]
  5e:	bd70      	pop	{r4, r5, r6, pc}
Disassembly of section .text.NVIC_SetVectorTable:

00000000 <NVIC_SetVectorTable>:
NVIC_SetVectorTable():
   0:	b570      	push	{r4, r5, r6, lr}
   2:	4605      	mov	r5, r0
   4:	460c      	mov	r4, r1
   6:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
   a:	bf14      	ite	ne
   c:	2000      	movne	r0, #0
   e:	2001      	moveq	r0, #1
  10:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
  14:	bf08      	it	eq
  16:	f040 0001 	orreq.w	r0, r0, #1	; 0x1
  1a:	f7ff fffe 	bl	0 <assert_param>
  1e:	f64f 70fe 	movw	r0, #65534	; 0xfffe
  22:	f2c0 0007 	movt	r0, #7	; 0x7
  26:	4284      	cmp	r4, r0
  28:	bf8c      	ite	hi
  2a:	2000      	movhi	r0, #0
  2c:	2001      	movls	r0, #1
  2e:	f7ff fffe 	bl	0 <assert_param>
  32:	f64f 7380 	movw	r3, #65408	; 0xff80
  36:	f6c1 73ff 	movt	r3, #8191	; 0x1fff
  3a:	ea04 0403 	and.w	r4, r4, r3
  3e:	ea44 0405 	orr.w	r4, r4, r5
  42:	f64e 5300 	movw	r3, #60672	; 0xed00
  46:	f2ce 0300 	movt	r3, #57344	; 0xe000
  4a:	609c      	str	r4, [r3, #8]
  4c:	bd70      	pop	{r4, r5, r6, pc}
  4e:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.NVIC_Init:

00000000 <NVIC_Init>:
NVIC_Init():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	78c0      	ldrb	r0, [r0, #3]
   6:	2801      	cmp	r0, #1
   8:	bf8c      	ite	hi
   a:	2000      	movhi	r0, #0
   c:	2001      	movls	r0, #1
   e:	f7ff fffe 	bl	0 <assert_param>
  12:	7860      	ldrb	r0, [r4, #1]
  14:	280f      	cmp	r0, #15
  16:	bf8c      	ite	hi
  18:	2000      	movhi	r0, #0
  1a:	2001      	movls	r0, #1
  1c:	f7ff fffe 	bl	0 <assert_param>
  20:	78a0      	ldrb	r0, [r4, #2]
  22:	280f      	cmp	r0, #15
  24:	bf8c      	ite	hi
  26:	2000      	movhi	r0, #0
  28:	2001      	movls	r0, #1
  2a:	f7ff fffe 	bl	0 <assert_param>
  2e:	78e3      	ldrb	r3, [r4, #3]
  30:	b37b      	cbz	r3, 92 <assert_param+0x92>
  32:	f64e 5300 	movw	r3, #60672	; 0xed00
  36:	f2ce 0300 	movt	r3, #57344	; 0xe000
  3a:	68db      	ldr	r3, [r3, #12]
  3c:	ea6f 0303 	mvn.w	r3, r3
  40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  44:	ea4f 2313 	mov.w	r3, r3, lsr #8
  48:	f1c3 0204 	rsb	r2, r3, #4	; 0x4
  4c:	7861      	ldrb	r1, [r4, #1]
  4e:	fa01 f102 	lsl.w	r1, r1, r2
  52:	f04f 020f 	mov.w	r2, #15	; 0xf
  56:	fa22 f203 	lsr.w	r2, r2, r3
  5a:	78a3      	ldrb	r3, [r4, #2]
  5c:	ea02 0203 	and.w	r2, r2, r3
  60:	ea42 0201 	orr.w	r2, r2, r1
  64:	7820      	ldrb	r0, [r4, #0]
  66:	ea4f 1202 	mov.w	r2, r2, lsl #4
  6a:	b2d2      	uxtb	r2, r2
  6c:	f24e 1100 	movw	r1, #57600	; 0xe100
  70:	f2ce 0100 	movt	r1, #57344	; 0xe000
  74:	eb01 0300 	add.w	r3, r1, r0
  78:	f883 2300 	strb.w	r2, [r3, #768]
  7c:	ea4f 1250 	mov.w	r2, r0, lsr #5
  80:	f000 001f 	and.w	r0, r0, #31	; 0x1f
  84:	f04f 0301 	mov.w	r3, #1	; 0x1
  88:	fa03 f300 	lsl.w	r3, r3, r0
  8c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  90:	e010      	b.n	b4 <assert_param+0xb4>
  92:	7823      	ldrb	r3, [r4, #0]
  94:	ea4f 1153 	mov.w	r1, r3, lsr #5
  98:	f003 031f 	and.w	r3, r3, #31	; 0x1f
  9c:	f04f 0201 	mov.w	r2, #1	; 0x1
  a0:	fa02 f203 	lsl.w	r2, r2, r3
  a4:	f24e 1300 	movw	r3, #57600	; 0xe100
  a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
  ac:	f101 0120 	add.w	r1, r1, #32	; 0x20
  b0:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
  b4:	bd10      	pop	{r4, pc}
  b6:	46c0      	nop			(mov r8, r8)
Disassembly of section .text.NVIC_PriorityGroupConfig:

00000000 <NVIC_PriorityGroupConfig>:
NVIC_PriorityGroupConfig():
   0:	b510      	push	{r4, lr}
   2:	4604      	mov	r4, r0
   4:	f5b0 6fc0 	cmp.w	r0, #1536	; 0x600
   8:	bf14      	ite	ne
   a:	2300      	movne	r3, #0
   c:	2301      	moveq	r3, #1
   e:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
  12:	bf08      	it	eq
  14:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  18:	b983      	cbnz	r3, 3c <NVIC_PriorityGroupConfig+0x3c>
  1a:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
  1e:	bf14      	ite	ne
  20:	2300      	movne	r3, #0
  22:	2301      	moveq	r3, #1
  24:	f5b0 6fa0 	cmp.w	r0, #1280	; 0x500
  28:	bf08      	it	eq
  2a:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
  2e:	b92b      	cbnz	r3, 3c <NVIC_PriorityGroupConfig+0x3c>
  30:	f5b0 7f40 	cmp.w	r0, #768	; 0x300
  34:	bf14      	ite	ne
  36:	2000      	movne	r0, #0
  38:	2001      	moveq	r0, #1
  3a:	e001      	b.n	40 <NVIC_PriorityGroupConfig+0x40>
  3c:	f04f 0001 	mov.w	r0, #1	; 0x1
  40:	f7ff fffe 	bl	0 <assert_param>
  44:	f240 0200 	movw	r2, #0	; 0x0
  48:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
  4c:	ea44 0202 	orr.w	r2, r4, r2
  50:	f64e 5300 	movw	r3, #60672	; 0xed00
  54:	f2ce 0300 	movt	r3, #57344	; 0xe000
  58:	60da      	str	r2, [r3, #12]
  5a:	bd10      	pop	{r4, pc}
