# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 16
attribute \src "dut.sv:1.1-5.10"
attribute \top 1
module \latchn
  attribute \src "dut.sv:1.23-1.24"
  wire input 1 \d
  attribute \src "dut.sv:1.26-1.29"
  wire input 2 \clk
  attribute \src "dut.sv:1.31-1.33"
  wire input 3 \en
  attribute \src "dut.sv:1.46-1.47"
  wire output 4 \q
  attribute \src "dut.sv:2.2-4.11"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$15
    parameter \EN_POLARITY 0
    parameter \WIDTH 1
    connect \EN \en
    connect \D \d
    connect \Q \q
  end
end
