;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #72, @700
	SPL 0, <402
	SUB 3, 20
	SPL 0, <402
	MOV -7, <-20
	SUB @127, 106
	MOV -1, <-20
	SUB -207, <-120
	DJN 0, 900
	SUB @-127, 100
	JMP @12, #200
	SUB -12, @10
	SUB @3, 0
	SUB #0, -31
	SUB -10, 0
	SUB #72, @700
	SUB 30, 206
	SUB 12, @10
	SUB 12, @10
	SLT <300, 90
	SUB #0, -40
	JMN 0, <402
	SUB -12, @10
	MOV -7, <-20
	CMP -207, <-120
	CMP 300, 90
	SUB #0, -31
	SUB -12, @10
	SUB -12, @10
	SLT <300, 90
	MOV -7, <-20
	SUB 3, 20
	SPL 0, <402
	SPL 3, <902
	ADD #3, 0
	ADD 3, 10
	ADD 3, 10
	SPL 0, <402
	SPL 330, 90
	SPL 0, <310
	SPL 0, <310
	SPL 0, <310
	SPL 0, <402
	SPL 0, <310
	ADD 270, 60
	CMP -207, <-120
