// Seed: 1744865866
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1
);
  logic id_2, id_3;
  type_5(
      1, 1, id_2
  );
  assign id_3 = id_0;
endmodule
