Analysis & Synthesis report for cu_reg
Thu Apr 14 07:28:15 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: buff:membusbuf
 10. Parameter Settings for User Entity Instance: buff:busmembuf
 11. Parameter Settings for User Entity Instance: buff:acbuff
 12. Parameter Settings for User Entity Instance: buff:rbuff
 13. Parameter Settings for User Entity Instance: buff:pcbuf
 14. Parameter Settings for User Entity Instance: buff:drhbuf
 15. Parameter Settings for User Entity Instance: buff:drlbuf
 16. Parameter Settings for User Entity Instance: buff:trbuf
 17. Port Connectivity Checks: "instreg:ireg"
 18. Port Connectivity Checks: "progcount:ar"
 19. Port Connectivity Checks: "top_model:cu|one_bit_decoder:m3_ops"
 20. Port Connectivity Checks: "top_model:cu|three_bit_decoder:m2_ops"
 21. Port Connectivity Checks: "top_model:cu|three_bit_decoder:m1_ops"
 22. Port Connectivity Checks: "top_model:cu|seg:HDigit"
 23. Port Connectivity Checks: "top_model:cu"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 14 07:28:15 2016            ;
; Quartus II 32-bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; cu_reg                                           ;
; Top-level Entity Name              ; cu_reg                                           ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 0                                                ;
;     Total combinational functions  ; 0                                                ;
;     Dedicated logic registers      ; 0                                                ;
; Total registers                    ; 0                                                ;
; Total pins                         ; 1                                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; cu_reg             ; cu_reg             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; RAM.vhd                          ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/RAM.vhd               ;         ;
; buff.vhd                         ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/buff.vhd              ;         ;
; progcount.vhd                    ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/progcount.vhd         ;         ;
; Zreg.vhd                         ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/Zreg.vhd              ;         ;
; top_model.vhd                    ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/top_model.vhd         ;         ;
; three_bit_decoder.vhd            ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/three_bit_decoder.vhd ;         ;
; seg.vhd                          ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/seg.vhd               ;         ;
; rom.vhd                          ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/rom.vhd               ;         ;
; one_bit_decoder.vhd              ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/one_bit_decoder.vhd   ;         ;
; microsequencer.vhd               ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/microsequencer.vhd    ;         ;
; instreg.vhd                      ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/instreg.vhd           ;         ;
; cu_reg.vhd                       ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/cu_reg.vhd            ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; C:/Users/nggmlgm/Documents/Academic/College/Y3/VHDL/CU_REG/alu.vhd               ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |cu_reg                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |cu_reg             ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buff:membusbuf ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: buff:busmembuf ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: buff:acbuff ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_width     ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: buff:rbuff ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; data_width     ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: buff:pcbuf ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; data_width     ; 16    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: buff:drhbuf ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_width     ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: buff:drlbuf ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; data_width     ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: buff:trbuf ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; data_width     ; 8     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instreg:ireg"                                                                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; otp[7..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "progcount:ar"                                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; output[15..7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_model:cu|one_bit_decoder:m3_ops"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_model:cu|three_bit_decoder:m2_ops"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_model:cu|three_bit_decoder:m1_ops"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; o0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "top_model:cu|seg:HDigit" ;
+---------------+-------+----------+------------------+
; Port          ; Type  ; Severity ; Details          ;
+---------------+-------+----------+------------------+
; inumber[3..2] ; Input ; Info     ; Stuck at GND     ;
+---------------+-------+----------+------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_model:cu"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; error      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; curr_add_h ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; curr_add_l ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; curr_alu_s ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Apr 14 07:28:08 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cu_reg -c cu_reg
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: romcpu-rtl
    Info (12023): Found entity 1: romcpu
Info (12021): Found 2 design units, including 1 entities, in source file buff.vhd
    Info (12022): Found design unit 1: buff-behav
    Info (12023): Found entity 1: buff
Info (12021): Found 2 design units, including 1 entities, in source file progcount.vhd
    Info (12022): Found design unit 1: progcount-beh
    Info (12023): Found entity 1: progcount
Info (12021): Found 2 design units, including 1 entities, in source file zreg.vhd
    Info (12022): Found design unit 1: zreg-datareg
    Info (12023): Found entity 1: zreg
Info (12021): Found 2 design units, including 1 entities, in source file top_model.vhd
    Info (12022): Found design unit 1: top_model-structure
    Info (12023): Found entity 1: top_model
Info (12021): Found 2 design units, including 1 entities, in source file three_bit_decoder.vhd
    Info (12022): Found design unit 1: three_bit_decoder-behave
    Info (12023): Found entity 1: three_bit_decoder
Info (12021): Found 2 design units, including 1 entities, in source file tempreg.vhd
    Info (12022): Found design unit 1: tempreg-tempreg
    Info (12023): Found entity 1: tempreg
Info (12021): Found 2 design units, including 1 entities, in source file seg.vhd
    Info (12022): Found design unit 1: seg-behave
    Info (12023): Found entity 1: seg
Info (12021): Found 2 design units, including 1 entities, in source file rreg.vhd
    Info (12022): Found design unit 1: rreg-rreg
    Info (12023): Found entity 1: rreg
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-struct
    Info (12023): Found entity 1: rom
Info (12021): Found 2 design units, including 1 entities, in source file one_bit_decoder.vhd
    Info (12022): Found design unit 1: one_bit_decoder-behave
    Info (12023): Found entity 1: one_bit_decoder
Info (12021): Found 2 design units, including 1 entities, in source file microsequencer.vhd
    Info (12022): Found design unit 1: microsequencer-behavioural
    Info (12023): Found entity 1: microsequencer
Info (12021): Found 2 design units, including 1 entities, in source file instreg.vhd
    Info (12022): Found design unit 1: instreg-instreg
    Info (12023): Found entity 1: instreg
Info (12021): Found 2 design units, including 1 entities, in source file four_bit_decoder.vhd
    Info (12022): Found design unit 1: four_bit_decoder-behave
    Info (12023): Found entity 1: four_bit_decoder
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-behave
    Info (12023): Found entity 1: decoder
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-behav
    Info (12023): Found entity 1: counter
Info (12021): Found 2 design units, including 1 entities, in source file addreg.vhd
    Info (12022): Found design unit 1: addreg-addreg
    Info (12023): Found entity 1: addreg
Info (12021): Found 2 design units, including 1 entities, in source file cu_reg.vhd
    Info (12022): Found design unit 1: cu_reg-struct
    Info (12023): Found entity 1: cu_reg
Info (12021): Found 2 design units, including 1 entities, in source file testram.vhd
    Info (12022): Found design unit 1: testram-rtl
    Info (12023): Found entity 1: testram
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-Behavior
    Info (12023): Found entity 1: ALU
Info (12127): Elaborating entity "cu_reg" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at cu_reg.vhd(99): object "alu_dum" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cu_reg.vhd(99): object "w1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cu_reg.vhd(99): object "w2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at cu_reg.vhd(111): object "error" assigned a value but never read
Info (12128): Elaborating entity "top_model" for hierarchy "top_model:cu"
Warning (10036): Verilog HDL or VHDL warning at top_model.vhd(40): object "nop1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top_model.vhd(40): object "nop2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at top_model.vhd(40): object "nop3" assigned a value but never read
Info (12128): Elaborating entity "seg" for hierarchy "top_model:cu|seg:HDigit"
Info (12128): Elaborating entity "three_bit_decoder" for hierarchy "top_model:cu|three_bit_decoder:m1_ops"
Info (12128): Elaborating entity "one_bit_decoder" for hierarchy "top_model:cu|one_bit_decoder:m3_ops"
Info (12128): Elaborating entity "microsequencer" for hierarchy "top_model:cu|microsequencer:mseq"
Info (12128): Elaborating entity "rom" for hierarchy "top_model:cu|microsequencer:mseq|rom:microcode"
Info (12128): Elaborating entity "progcount" for hierarchy "progcount:pc"
Info (12128): Elaborating entity "instreg" for hierarchy "instreg:dr"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ben_alu"
Info (12128): Elaborating entity "zreg" for hierarchy "zreg:john_z"
Info (12128): Elaborating entity "romcpu" for hierarchy "romcpu:ram"
Info (12128): Elaborating entity "buff" for hierarchy "buff:membusbuf"
Info (12128): Elaborating entity "buff" for hierarchy "buff:pcbuf"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 352 megabytes
    Info: Processing ended: Thu Apr 14 07:28:15 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


