<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Optimizer Toolkit Core: ivbep_unc_m.hh Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../icon_smaller.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Optimizer Toolkit Core
   </div>
   <div id="projectbrief">Performance Ecosystem for Performance Pioneers</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="../../dir_aebb8dcc11953d78e620bbef0b9e2183.html">core</a></li><li class="navelem"><a class="el" href="../../dir_7c280a12b67dadfa54933f05072061a6.html">events</a></li><li class="navelem"><a class="el" href="../../dir_99470ca5a260450ccff98c118f8595ec.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">ivbep_unc_m.hh</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#pragma once</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor">#include &lt;intel_priv.hh&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="keyword">namespace </span>optkit::intel::ivbep_unc_m{</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;    <span class="keyword">enum</span> ivbep_unc_m : uint64_t {</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;        VMSE_RETRY = 0xff, <span class="comment">// IMC Uncore clockticks (fixed counter)</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;        UNC_M_DCLOCKTICKS = 0x00, <span class="comment">// IMC Uncore clockticks (generic counters)</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;        UNC_M_ACT_COUNT = 0x1, <span class="comment">// DRAM Activate Count</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;        UNC_M_ACT_COUNT__MASK__IVBEP_UNC_M_ACT_COUNT__RD = 0x100, <span class="comment">// Activate due to read</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;        UNC_M_ACT_COUNT__MASK__IVBEP_UNC_M_ACT_COUNT__WR = 0x200, <span class="comment">// Activate due to write</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;        UNC_M_ACT_COUNT__MASK__IVBEP_UNC_M_ACT_COUNT__BYP = 0x800, <span class="comment">// Activate due to bypass</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;        UNC_M_CAS_COUNT = 0x4, <span class="comment">// DRAM RD_CAS and WR_CAS Commands.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;        UNC_M_CAS_COUNT__MASK__IVBEP_UNC_M_CAS_COUNT__ALL = 0xf00, <span class="comment">// Counts total number of DRAM CAS commands issued on this channel</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;        UNC_M_CAS_COUNT__MASK__IVBEP_UNC_M_CAS_COUNT__RD = 0x300, <span class="comment">// Counts all DRAM reads on this channel</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;        UNC_M_CAS_COUNT__MASK__IVBEP_UNC_M_CAS_COUNT__RD_REG = 0x100, <span class="comment">// Counts number of DRAM read CAS commands issued on this channel</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;        UNC_M_CAS_COUNT__MASK__IVBEP_UNC_M_CAS_COUNT__RD_UNDERFILL = 0x200, <span class="comment">// Counts number of underfill reads issued by the memory controller</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        UNC_M_CAS_COUNT__MASK__IVBEP_UNC_M_CAS_COUNT__WR = 0xc00, <span class="comment">// Counts number of DRAM write CAS commands on this channel</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;        UNC_M_CAS_COUNT__MASK__IVBEP_UNC_M_CAS_COUNT__WR_RMM = 0x800, <span class="comment">// Counts Number of opportunistic DRAM write CAS commands issued on this channel</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;        UNC_M_CAS_COUNT__MASK__IVBEP_UNC_M_CAS_COUNT__WR_WMM = 0x400, <span class="comment">// Counts number of DRAM write CAS commands issued on this channel while in Write-Major mode</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;        UNC_M_CAS_COUNT__MASK__IVBEP_UNC_M_CAS_COUNT__RD_RMM = 0x1000, <span class="comment">// Counts Number of opportunistic DRAM read CAS commands issued on this channel</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;        UNC_M_CAS_COUNT__MASK__IVBEP_UNC_M_CAS_COUNT__RD_WMM = 0x2000, <span class="comment">// Counts number of DRAM read CAS commands issued on this channel while in Write-Major mode</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;        UNC_M_DRAM_PRE_ALL = 0x6, <span class="comment">// DRAM Precharge All Commands</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        UNC_M_DRAM_REFRESH = 0x5, <span class="comment">// Number of DRAM Refreshes Issued</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;        UNC_M_DRAM_REFRESH__MASK__IVBEP_UNC_M_DRAM_REFRESH__HIGH = 0x400, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;        UNC_M_DRAM_REFRESH__MASK__IVBEP_UNC_M_DRAM_REFRESH__PANIC = 0x200, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;        UNC_M_ECC_CORRECTABLE_ERRORS = 0x9, <span class="comment">// ECC Correctable Errors</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        UNC_M_MAJOR_MODES = 0x7, <span class="comment">// Cycles in a Major Mode</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;        UNC_M_MAJOR_MODES__MASK__IVBEP_UNC_M_MAJOR_MODES__ISOCH = 0x800, <span class="comment">// Counts cycles in ISOCH Major mode</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;        UNC_M_MAJOR_MODES__MASK__IVBEP_UNC_M_MAJOR_MODES__PARTIAL = 0x400, <span class="comment">// Counts cycles in Partial Major mode</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        UNC_M_MAJOR_MODES__MASK__IVBEP_UNC_M_MAJOR_MODES__READ = 0x100, <span class="comment">// Counts cycles in Read Major mode</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;        UNC_M_MAJOR_MODES__MASK__IVBEP_UNC_M_MAJOR_MODES__WRITE = 0x200, <span class="comment">// Counts cycles in Write Major mode</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        UNC_M_POWER_CHANNEL_DLLOFF = 0x84, <span class="comment">// Channel DLLOFF Cycles</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        UNC_M_POWER_CHANNEL_PPD = 0x85, <span class="comment">// Channel PPD Cycles</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;        UNC_M_POWER_CKE_CYCLES = 0x83, <span class="comment">// CKE_ON_CYCLES by Rank</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        UNC_M_POWER_CKE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK0 = 0x100, <span class="comment">// Count cycles for rank 0</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        UNC_M_POWER_CKE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK1 = 0x200, <span class="comment">// Count cycles for rank 1</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        UNC_M_POWER_CKE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK2 = 0x400, <span class="comment">// Count cycles for rank 2</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        UNC_M_POWER_CKE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK3 = 0x800, <span class="comment">// Count cycles for rank 3</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;        UNC_M_POWER_CKE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK4 = 0x1000, <span class="comment">// Count cycles for rank 4</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;        UNC_M_POWER_CKE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK5 = 0x2000, <span class="comment">// Count cycles for rank 5</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;        UNC_M_POWER_CKE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK6 = 0x4000, <span class="comment">// Count cycles for rank 6</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;        UNC_M_POWER_CKE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK7 = 0x8000, <span class="comment">// Count cycles for rank 7</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        UNC_M_POWER_CRITICAL_THROTTLE_CYCLES = 0x86, <span class="comment">// Critical Throttle Cycles</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        UNC_M_POWER_SELF_REFRESH = 0x43, <span class="comment">// Clock-Enabled Self-Refresh</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        UNC_M_POWER_THROTTLE_CYCLES = 0x41, <span class="comment">// Throttle Cycles</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;        UNC_M_POWER_THROTTLE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK0 = 0x100, <span class="comment">// Count cycles for rank 0</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;        UNC_M_POWER_THROTTLE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK1 = 0x200, <span class="comment">// Count cycles for rank 1</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;        UNC_M_POWER_THROTTLE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK2 = 0x400, <span class="comment">// Count cycles for rank 2</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        UNC_M_POWER_THROTTLE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK3 = 0x800, <span class="comment">// Count cycles for rank 3</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        UNC_M_POWER_THROTTLE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK4 = 0x1000, <span class="comment">// Count cycles for rank 4</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        UNC_M_POWER_THROTTLE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK5 = 0x2000, <span class="comment">// Count cycles for rank 5</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;        UNC_M_POWER_THROTTLE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK6 = 0x4000, <span class="comment">// Count cycles for rank 6</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        UNC_M_POWER_THROTTLE_CYCLES__MASK__IVBEP_UNC_M_POWER_CKE_CYCLES__RANK7 = 0x8000, <span class="comment">// Count cycles for rank 7</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        UNC_M_PREEMPTION = 0x8, <span class="comment">// Read Preemption Count</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;        UNC_M_PREEMPTION__MASK__IVBEP_UNC_M_PREEMPTION__RD_PREEMPT_RD = 0x100, <span class="comment">// Counts read over read preemptions</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;        UNC_M_PREEMPTION__MASK__IVBEP_UNC_M_PREEMPTION__RD_PREEMPT_WR = 0x200, <span class="comment">// Counts read over write preemptions</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;        UNC_M_PRE_COUNT = 0x2, <span class="comment">// DRAM Precharge commands.</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        UNC_M_PRE_COUNT__MASK__IVBEP_UNC_M_PRE_COUNT__PAGE_CLOSE = 0x200, <span class="comment">// Counts number of DRAM precharge commands sent on this channel as a result of the page close counter expiring</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        UNC_M_PRE_COUNT__MASK__IVBEP_UNC_M_PRE_COUNT__PAGE_MISS = 0x100, <span class="comment">// Counts number of DRAM precharge commands sent on this channel as a result of page misses</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        UNC_M_PRE_COUNT__MASK__IVBEP_UNC_M_PRE_COUNT__RD = 0x400, <span class="comment">// Precharge due to read</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        UNC_M_PRE_COUNT__MASK__IVBEP_UNC_M_PRE_COUNT__WR = 0x800, <span class="comment">// Precharge due to write</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        UNC_M_PRE_COUNT__MASK__IVBEP_UNC_M_PRE_COUNT__BYP = 0x1000, <span class="comment">// Precharge due to bypass</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        UNC_M_RPQ_CYCLES_NE = 0x11, <span class="comment">// Read Pending Queue Not Empty</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        UNC_M_RPQ_INSERTS = 0x10, <span class="comment">// Read Pending Queue Allocations</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        UNC_M_WPQ_CYCLES_FULL = 0x22, <span class="comment">// Write Pending Queue Full Cycles</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;        UNC_M_WPQ_CYCLES_NE = 0x21, <span class="comment">// Write Pending Queue Not Empty</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        UNC_M_WPQ_INSERTS = 0x20, <span class="comment">// Write Pending Queue Allocations</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        UNC_M_WPQ_READ_HIT = 0x23, <span class="comment">// Write Pending Queue CAM Match</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;        UNC_M_WPQ_WRITE_HIT = 0x24, <span class="comment">// Write Pending Queue CAM Match</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        UNC_M_BYP_CMDS = 0xa1, <span class="comment">// Bypass command event</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;        UNC_M_BYP_CMDS__MASK__IVBEP_UNC_M_BYP_CMDS__ACT = 0x100, <span class="comment">// ACT command issued by 2 cycle bypass</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        UNC_M_BYP_CMDS__MASK__IVBEP_UNC_M_BYP_CMDS__CAS = 0x200, <span class="comment">// CAS command issued by 2 cycle bypass</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        UNC_M_BYP_CMDS__MASK__IVBEP_UNC_M_BYP_CMDS__PRE = 0x400, <span class="comment">// PRE command issued by 2 cycle bypass</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        UNC_M_RD_CAS_PRIO = 0xa0, <span class="comment">// Read CAS priority</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        UNC_M_RD_CAS_PRIO__MASK__IVBEP_UNC_M_RD_CAS_PRIO__LOW = 0x100, <span class="comment">// Read CAS issued with low priority</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        UNC_M_RD_CAS_PRIO__MASK__IVBEP_UNC_M_RD_CAS_PRIO__MED = 0x200, <span class="comment">// Read CAS issued with medium priority</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        UNC_M_RD_CAS_PRIO__MASK__IVBEP_UNC_M_RD_CAS_PRIO__HIGH = 0x400, <span class="comment">// Read CAS issued with high priority</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        UNC_M_RD_CAS_PRIO__MASK__IVBEP_UNC_M_RD_CAS_PRIO__PANIC = 0x800, <span class="comment">// Read CAS issued with panic non isoch priority (starved)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        UNC_M_RD_CAS_RANK0 = 0xb0, <span class="comment">// Read CAS access to Rank 0</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        UNC_M_RD_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        UNC_M_RD_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        UNC_M_RD_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        UNC_M_RD_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        UNC_M_RD_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        UNC_M_RD_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        UNC_M_RD_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        UNC_M_RD_CAS_RANK1 = 0xb1, <span class="comment">// Read CAS access to Rank 1</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        UNC_M_RD_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        UNC_M_RD_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        UNC_M_RD_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        UNC_M_RD_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        UNC_M_RD_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        UNC_M_RD_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        UNC_M_RD_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        UNC_M_RD_CAS_RANK2 = 0xb2, <span class="comment">// Read CAS access to Rank 2</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;        UNC_M_RD_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        UNC_M_RD_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        UNC_M_RD_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        UNC_M_RD_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        UNC_M_RD_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        UNC_M_RD_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        UNC_M_RD_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        UNC_M_RD_CAS_RANK3 = 0xb3, <span class="comment">// Read CAS access to Rank 3</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;        UNC_M_RD_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;        UNC_M_RD_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;        UNC_M_RD_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;        UNC_M_RD_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;        UNC_M_RD_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        UNC_M_RD_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        UNC_M_RD_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        UNC_M_RD_CAS_RANK4 = 0xb4, <span class="comment">// Read CAS access to Rank 4</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        UNC_M_RD_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        UNC_M_RD_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;        UNC_M_RD_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        UNC_M_RD_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;        UNC_M_RD_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        UNC_M_RD_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        UNC_M_RD_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        UNC_M_RD_CAS_RANK5 = 0xb5, <span class="comment">// Read CAS access to Rank 5</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        UNC_M_RD_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        UNC_M_RD_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        UNC_M_RD_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;        UNC_M_RD_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        UNC_M_RD_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        UNC_M_RD_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        UNC_M_RD_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        UNC_M_RD_CAS_RANK6 = 0xb6, <span class="comment">// Read CAS access to Rank 6</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        UNC_M_RD_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        UNC_M_RD_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        UNC_M_RD_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        UNC_M_RD_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        UNC_M_RD_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        UNC_M_RD_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        UNC_M_RD_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        UNC_M_RD_CAS_RANK7 = 0xb7, <span class="comment">// Read CAS access to Rank 7</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        UNC_M_RD_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;        UNC_M_RD_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        UNC_M_RD_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        UNC_M_RD_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        UNC_M_RD_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        UNC_M_RD_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;        UNC_M_RD_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        UNC_M_VMSE_MXB_WR_OCCUPANCY = 0x91, <span class="comment">// VMSE MXB write buffer occupancy</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;        UNC_M_VMSE_WR_PUSH = 0x90, <span class="comment">// VMSE WR push issued</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        UNC_M_VMSE_WR_PUSH__MASK__IVBEP_UNC_M_VMSE_WR_PUSH__BANK7 = 0x8000, <span class="comment">// Bank 7</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        UNC_M_WMM_TO_RMM = 0xc0, <span class="comment">// Transitions from WMM to RMM because of low threshold</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        UNC_M_WMM_TO_RMM__MASK__IVBEP_UNC_M_WMM_TO_RMM__RMM = 0x200, <span class="comment">// VMSE write push issued in RMM</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        UNC_M_WMM_TO_RMM__MASK__IVBEP_UNC_M_WMM_TO_RMM__STARVE = 0x200, <span class="comment">// TBD</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        UNC_M_WRONG_MM = 0xc1, <span class="comment">// Not getting the requested major mode</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;        UNC_M_WR_CAS_RANK0 = 0xb8, <span class="comment">// Write CAS access to Rank 0</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        UNC_M_WR_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        UNC_M_WR_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        UNC_M_WR_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        UNC_M_WR_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        UNC_M_WR_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        UNC_M_WR_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        UNC_M_WR_CAS_RANK0__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;        UNC_M_WR_CAS_RANK1 = 0xb9, <span class="comment">// Write CAS access to Rank 1</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        UNC_M_WR_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        UNC_M_WR_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        UNC_M_WR_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        UNC_M_WR_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        UNC_M_WR_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        UNC_M_WR_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        UNC_M_WR_CAS_RANK1__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        UNC_M_WR_CAS_RANK2 = 0xba, <span class="comment">// Write CAS access to Rank 2</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        UNC_M_WR_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        UNC_M_WR_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;        UNC_M_WR_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        UNC_M_WR_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        UNC_M_WR_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        UNC_M_WR_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        UNC_M_WR_CAS_RANK2__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        UNC_M_WR_CAS_RANK3 = 0xbb, <span class="comment">// Write CAS access to Rank 3</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;        UNC_M_WR_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        UNC_M_WR_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;        UNC_M_WR_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        UNC_M_WR_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        UNC_M_WR_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        UNC_M_WR_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;        UNC_M_WR_CAS_RANK3__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        UNC_M_WR_CAS_RANK4 = 0xbc, <span class="comment">// Write CAS access to Rank 4</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;        UNC_M_WR_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        UNC_M_WR_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;        UNC_M_WR_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        UNC_M_WR_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        UNC_M_WR_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        UNC_M_WR_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;        UNC_M_WR_CAS_RANK4__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        UNC_M_WR_CAS_RANK5 = 0xbd, <span class="comment">// Write CAS access to Rank 5</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        UNC_M_WR_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        UNC_M_WR_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;        UNC_M_WR_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        UNC_M_WR_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        UNC_M_WR_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        UNC_M_WR_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;        UNC_M_WR_CAS_RANK5__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;        UNC_M_WR_CAS_RANK6 = 0xbe, <span class="comment">// Write CAS access to Rank 6</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        UNC_M_WR_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        UNC_M_WR_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        UNC_M_WR_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        UNC_M_WR_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        UNC_M_WR_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        UNC_M_WR_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        UNC_M_WR_CAS_RANK6__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;        UNC_M_WR_CAS_RANK7 = 0xbf, <span class="comment">// Write CAS access to Rank 7</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;        UNC_M_WR_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK0 = 0x100, <span class="comment">// Bank 0</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        UNC_M_WR_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK1 = 0x200, <span class="comment">// Bank 1</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        UNC_M_WR_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK2 = 0x400, <span class="comment">// Bank 2</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        UNC_M_WR_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK3 = 0x800, <span class="comment">// Bank 3</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        UNC_M_WR_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK4 = 0x1000, <span class="comment">// Bank 4</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        UNC_M_WR_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK5 = 0x2000, <span class="comment">// Bank 5</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;        UNC_M_WR_CAS_RANK7__MASK__IVBEP_UNC_M_RD_CAS_RANK0__BANK6 = 0x4000, <span class="comment">// Bank 6</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;        </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    };</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;};</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword">namespace </span>ivbep_unc_m = optkit::intel::ivbep_unc_m;</div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
