\hypertarget{group___r_c_c_ex___c_l_k48___clock___source}{}\doxysection{RCCEx CLK48 Clock Source}
\label{group___r_c_c_ex___c_l_k48___clock___source}\index{RCCEx CLK48 Clock Source@{RCCEx CLK48 Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___c_l_k48___clock___source_gaf4cf9f569dde5acd749d49e19f64796a}{RCC\+\_\+\+CLK48\+SOURCE\+\_\+\+PLL}}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___c_l_k48___clock___source_ga3e0b8965f1c67887486e9201c0384cbc}{RCC\+\_\+\+CLK48\+SOURCE\+\_\+\+PLLSAIP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{RCC\+\_\+\+DCKCFGR2\+\_\+\+CK48\+MSEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___c_l_k48___clock___source_gaf4cf9f569dde5acd749d49e19f64796a}\label{group___r_c_c_ex___c_l_k48___clock___source_gaf4cf9f569dde5acd749d49e19f64796a}} 
\index{RCCEx CLK48 Clock Source@{RCCEx CLK48 Clock Source}!RCC\_CLK48SOURCE\_PLL@{RCC\_CLK48SOURCE\_PLL}}
\index{RCC\_CLK48SOURCE\_PLL@{RCC\_CLK48SOURCE\_PLL}!RCCEx CLK48 Clock Source@{RCCEx CLK48 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_CLK48SOURCE\_PLL}{RCC\_CLK48SOURCE\_PLL}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLK48\+SOURCE\+\_\+\+PLL~((uint32\+\_\+t)0x00000000U)}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00499}{499}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___r_c_c_ex___c_l_k48___clock___source_ga3e0b8965f1c67887486e9201c0384cbc}\label{group___r_c_c_ex___c_l_k48___clock___source_ga3e0b8965f1c67887486e9201c0384cbc}} 
\index{RCCEx CLK48 Clock Source@{RCCEx CLK48 Clock Source}!RCC\_CLK48SOURCE\_PLLSAIP@{RCC\_CLK48SOURCE\_PLLSAIP}}
\index{RCC\_CLK48SOURCE\_PLLSAIP@{RCC\_CLK48SOURCE\_PLLSAIP}!RCCEx CLK48 Clock Source@{RCCEx CLK48 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_CLK48SOURCE\_PLLSAIP}{RCC\_CLK48SOURCE\_PLLSAIP}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CLK48\+SOURCE\+\_\+\+PLLSAIP~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5180ea88ae4019f4978db8f39052989}{RCC\+\_\+\+DCKCFGR2\+\_\+\+CK48\+MSEL}}}



Definition at line \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source_l00500}{500}} of file \mbox{\hyperlink{stm32f7xx__hal__rcc__ex_8h_source}{stm32f7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}}.

