#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024cbd30b370 .scope module, "myAndTB" "myAndTB" 2 1;
 .timescale 0 0;
v0000024cbd346900_0 .var "input1", 0 0;
v0000024cbd3469a0_0 .var "input2", 0 0;
v0000024cbd306750_0 .net "op", 0 0, v0000024cbd346860_0;  1 drivers
S_0000024cbd346630 .scope module, "myAndTB" "myAnd" 2 4, 3 1 0, S_0000024cbd30b370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "op";
v0000024cbd30b500_0 .net "input1", 0 0, v0000024cbd346900_0;  1 drivers
v0000024cbd3467c0_0 .net "input2", 0 0, v0000024cbd3469a0_0;  1 drivers
v0000024cbd346860_0 .var "op", 0 0;
E_0000024cbd344fe0 .event anyedge, v0000024cbd3467c0_0, v0000024cbd30b500_0;
    .scope S_0000024cbd346630;
T_0 ;
    %wait E_0000024cbd344fe0;
    %load/vec4 v0000024cbd30b500_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024cbd3467c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024cbd346860_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024cbd346860_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024cbd30b370;
T_1 ;
    %vpi_call 2 6 "$monitor", v0000024cbd346900_0, v0000024cbd3469a0_0, v0000024cbd306750_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024cbd346900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024cbd3469a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 10 "$display", "Input1: %b, Input2: %b, Output: %b", v0000024cbd346900_0, v0000024cbd3469a0_0, v0000024cbd306750_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024cbd346900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024cbd3469a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 14 "$display", "Input1: %b, Input2: %b, Output: %b", v0000024cbd346900_0, v0000024cbd3469a0_0, v0000024cbd306750_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024cbd346900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024cbd3469a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 18 "$display", "Input1: %b, Input2: %b, Output: %b", v0000024cbd346900_0, v0000024cbd3469a0_0, v0000024cbd306750_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024cbd346900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024cbd3469a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 22 "$display", "Input1: %b, Input2: %b, Output: %b", v0000024cbd346900_0, v0000024cbd3469a0_0, v0000024cbd306750_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "myAndTB.sv";
    "myAndBehaviAndalModel.sv";
