\hypertarget{struct_p_w_m___type_def}{}\section{P\+W\+M\+\_\+\+Type\+Def Struct Reference}
\label{struct_p_w_m___type_def}\index{P\+W\+M\+\_\+\+Type\+Def@{P\+W\+M\+\_\+\+Type\+Def}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_p_w_m___type_def_ac9de390b24b0d2e907571cccb9d6d2b9}\label{struct_p_w_m___type_def_ac9de390b24b0d2e907571cccb9d6d2b9}} 
uint16\+\_\+t {\bfseries output\+Pin}
\item 
\mbox{\Hypertarget{struct_p_w_m___type_def_a078cbe468c9fd678c2f5bb96ba35f845}\label{struct_p_w_m___type_def_a078cbe468c9fd678c2f5bb96ba35f845}} 
G\+P\+I\+O\+\_\+\+Type\+Def $\ast$ {\bfseries output\+Pin\+Port}
\item 
\mbox{\Hypertarget{struct_p_w_m___type_def_a5f2d7e0e880def3262a850626e3df17d}\label{struct_p_w_m___type_def_a5f2d7e0e880def3262a850626e3df17d}} 
T\+I\+M\+\_\+\+Type\+Def $\ast$ {\bfseries timer}
\item 
\mbox{\Hypertarget{struct_p_w_m___type_def_a2ceeb6205773419966e920a22828f526}\label{struct_p_w_m___type_def_a2ceeb6205773419966e920a22828f526}} 
uint16\+\_\+t {\bfseries timer\+Channel}
\item 
\mbox{\Hypertarget{struct_p_w_m___type_def_a550f3d976917596f0228732fceab7490}\label{struct_p_w_m___type_def_a550f3d976917596f0228732fceab7490}} 
uint16\+\_\+t {\bfseries period\+Us}
\item 
\mbox{\Hypertarget{struct_p_w_m___type_def_a43833ca434f7e3c7d23ff9f780825da3}\label{struct_p_w_m___type_def_a43833ca434f7e3c7d23ff9f780825da3}} 
uint16\+\_\+t {\bfseries duty\+Cycle\+Percent}
\item 
\mbox{\Hypertarget{struct_p_w_m___type_def_af294e94ca5176720ef5e5cbedc95ca47}\label{struct_p_w_m___type_def_af294e94ca5176720ef5e5cbedc95ca47}} 
uint16\+\_\+t {\bfseries mode}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/P\+W\+M\+\_\+\+Output.\+h\end{DoxyCompactItemize}
