0.7
2020.2
Nov 18 2020
09:47:47
D:/ish/verilog/vivadoWS/20240522_RAM_Systemverilog_Verification/20240522_RAM_Systemverilog_Verification.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/ish/verilog/vivadoWS/20240522_RAM_Systemverilog_Verification/20240522_RAM_Systemverilog_Verification.srcs/sim_1/new/tb_ram.sv,1716364318,systemVerilog,,,,$unit_tb_ram_sv;ram_interface;tb_ram,,uvm,,,,,,
D:/ish/verilog/vivadoWS/20240522_RAM_Systemverilog_Verification/20240522_RAM_Systemverilog_Verification.srcs/sources_1/new/ram.v,1716361518,verilog,,,,ram,,uvm,,,,,,
