[5.3 Verilog 带参数例化 | 菜鸟教程](https://www.runoob.com/w3cnote/verilog-defparam.html)

[Verilog中$finish、$stop的使用与区别_孤独的单刀的博客-CSDN博客_$stop](https://blog.csdn.net/wuzhikaidetb/article/details/124782328)