evARAM32X2DL6L5Q_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devARAM32X2DL6L5Q_S : device CLMS
{

    parameter
    (
        config bit CP_INITA[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEA = "RAM",
        config string CP_FFAPP0_RS = "SET",
        config bit CP_FFAPP0_INIT = 1'b1,
        config string CP_FFAPP0MUX_SEL = "YX",
        config string CP_CR0PREMUX_SEL = "YX",
        config string CP_CR0POSTMUX_SEL = "CX",
        config string CP_RAM_LUTA_DIH = "LI",
        config string CP_RAM_LUTA_DIL = "LI",
        config string CP_MASK_LUT6A = "FALSE",
        config string CP_RS_MODE = "SYNC",
        config string CP_LRS_POL = "FALSE",
        config string CP_LRS_EN = "FALSE",
        config string CP_LCE_POL = "FALSE",
        config string CP_LCE_EN = "FALSE",
        config string CP_CLK_POL = "FALSE",
        config string CP_RSMUX_SEL = "LOCAL",
        config string CP_CEMUX_SEL = "LOCAL",
        config string CP_GRS_EN = "TRUE",
        config string CP_LATCH_EN = "FALSE",
        config string CP_WCK_SEL = "LOCAL",
        config string CP_RAM_MODE = "LRAM",
        config string CP_RAM32_EN = "TRUE"
    );
    port
    (
        input A0,
        input A1,
        input A2,
        input A3,
        input A4,
        input A5,
        input M0,
        input AD,
        output Y0,
        output CR0,

        input M1,
        input M2,

        input D0,
        input D1,
        input D2,
        input D3,
        input D4,
        input D5,
        input WE,
        input RS,
        input CE,
        input CLK,
        input NEXT_CLK,
        input RSCI,
        output RSCO,
        input CECI,
        output CECO
    );
}; // end of device devARAM32X2DL6L5Q_S


structure netlist of devARAM32X2DL6L5Q_S
{

    wire  ntA5      ;
    wire  ntA4      ;
    wire  ntA3      ;
    wire  ntA2      ;
    wire  ntA1      ;
    wire  ntA0      ;
    wire  ntM0      ;
    wire  ntAD      ;
    wire  ntL5A     ;
    wire  ntL6A     ;
    wire  ntQC0     ;
    wire  ntQD0_APP ;
    wire  ntQP0     ;
    wire  ntCR0   ;

    wire  ntM1      ;
    wire  ntM2      ;

    wire  ntD5      ;
    wire  ntD4      ;
    wire  ntD3      ;
    wire  ntD2      ;
    wire  ntD1      ;
    wire  ntD0      ;
    wire  ntWE      ;
    wire  ntRS      ;
    wire  ntCE      ;
    wire  ntCLK     ;
    wire  ntRSCI    ;
    wire  ntCECI    ;
    wire  ntNEXT_CLK;
    wire  ntCECO    ;
    wire  ntRSCO    ;
    wire ntWCLK;
    wire ntCLKR;
    wire ntCE_P;
    wire ntRS_P;
    ntA5        <= A5      ;
    ntA4        <= A4      ;
    ntA3        <= A3      ;
    ntA2        <= A2      ;
    ntA1        <= A1      ;
    ntA0        <= A0      ;
    ntM0        <= M0      ;
    ntAD        <= AD      ;
    Y0          <= ntL6A   ;
    CR0         <= ntCR0 ;
    ntM1        <= M1      ;
    ntM2        <= M2      ;
    ntD5        <= D5      ;
    ntD4        <= D4      ;
    ntD3        <= D3      ;
    ntD2        <= D2      ;
    ntD1        <= D1      ;
    ntD0        <= D0      ;
    ntWE        <= WE      ;
    ntRS        <= RS      ;
    ntCE        <= CE      ;
    ntCLK       <= CLK     ;
    ntNEXT_CLK  <= NEXT_CLK;

    ntRSCI      <= RSCI    ;
    RSCO        <= ntRSCO  ;
    ntCECI      <= CECI    ;
    CECO        <= ntCECO  ;

    device LUT6S FYA
       parameter map
       (
             CP_INIT         => CP_INITA       ,
             CP_MODE         => CP_MODEA       ,
             CP_MASK_LUT6    => CP_MASK_LUT6A  ,
             CP_RAM_LUT_DIL  => CP_RAM_LUTA_DIL,
             CP_RAM_LUT_DIH  => CP_RAM_LUTA_DIH,
             CP_M1_SEL       => 1'b0,
             CP_M2_SEL       => 1'b0,
             CP_RAM32_EN     => CP_RAM32_EN    ,
             CP_RAM_MODE     => CP_RAM_MODE
       )
       port map
       (
             A0      => ntA0                                 ,
             A1      => ntA1                                 ,
             A2      => ntA2                                 ,
             A3      => ntA3                                 ,
             A4      => ntA4                                 ,
             A5      => ntA5                                 ,
             WA      => {ntD5, ntD4, ntD3, ntD2, ntD1, ntD0} ,
             M1      => ntM1                                 ,
             M2      => ntM2                                 ,
             WCK     => ntWCLK                              ,
             WE      => ntWE                                 ,
             MX      => ntM0                               ,
             XD      => ntAD                               ,
             L5      => ntL5A                                ,
             L6      => ntL6A
       );
       device MUX2_P WCKMUX
       parameter map
       (
           SEL => CP_WCK_SEL
       )
       port map
       (
           DOUT  => ntWCLK    ,
           DI0   => ntNEXT_CLK,
           DI1   => ntCLKR
       );
      device CLK_POLMUX CLKPOLMUX
      parameter map
      (
           CP_CLK_POL   =>   CP_CLK_POL
      )
      port map
      (    Y            =>   ntCLKR,
           DIN1         =>   ntCLK,
           DIN0         =>   ntCLK
      );
      device LCE_POLMUX LCEPOLMUX
      parameter map
      (
          CP_LCE_EN    =>    CP_LCE_EN,
          CP_LCE_POL   =>    CP_LCE_POL
      )
      port map
      (
          Y           =>     ntCE_P,
          DIN2        =>     1'b1,
          DIN1        =>     ntCE,
          DIN0        =>     ntCE
      );
      device LRS_POLMUX LRSPOLMUX
      parameter map
      (
          CP_LRS_EN    =>    CP_LRS_EN,
          CP_LRS_POL   =>    CP_LRS_POL
      )
      port map
      (
          Y            =>    ntRS_P,
          DIN2         =>    1'b0,
          DIN1         =>    ntRS,
          DIN0         =>    ntRS
      );
      device  MUX2_P  CEMUX
      parameter map
      (
          SEL      =>     CP_CEMUX_SEL
      )
      port map
      (
          DOUT     =>     ntCECO,
          DI0      =>     ntCECI,
          DI1      =>     ntCE_P
      );
      device  MUX2_P  RSMUX
      parameter map
      (
          SEL      =>     CP_RSMUX_SEL
      )
      port map
      (
          DOUT     =>     ntRSCO,
          DI0      =>     ntRSCI,
          DI1      =>     ntRS_P
      );
    device CRPREMUX CR0PREMUX
    parameter map
    (
         CP_CRPREMUX_SEL     =>    CP_CR0PREMUX_SEL
    )
    port map
    (
         YX                  =>    ntL5A,
         Q                   =>    ntQC0
    );
    device FFAPPMUX FFAPP0MUX
    parameter map
    (
         CP_FFAPPMUX_SEL     =>    CP_FFAPP0MUX_SEL
    )
    port map
    (
         YX                  =>    ntL5A,
         Q                   =>    ntQD0_APP
    );
    device APPFF FFAPP0
    parameter map
    (
        CP_RS_MODE           =>    CP_RS_MODE,
        CP_GRS_EN            =>    CP_GRS_EN,
        CP_FFAPP_RS          =>    CP_FFAPP0_RS,
        CP_FFAPP_INIT        =>    CP_FFAPP0_INIT
    )
    port map
    (
        Q                    =>    ntQP0,
        D                    =>    ntQD0_APP,
        CE                   =>    ntCECO,
        CLK                  =>    ntCLKR,
        RS                   =>    ntRSCO

    );
   device CRPOSTMUX CR0POSTMUX
   parameter map
   (
           CP_CRPOSTMUX_SEL     =>    CP_CR0POSTMUX_SEL
   )
   port map
   (
           QPX                  =>    ntQP0,
           CX                   =>    ntQC0,
           Q                    =>    ntCR0
   );
}; // end of structure netlist of devARAM32X2DL6L5Q_S













