$date
	Thu Mar 17 00:24:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decode_logic $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " call_stack_enable $end
$var reg 2 # ex_mem_data_input_sel [1:0] $end
$var reg 1 $ frame_buffer_enable $end
$var reg 1 % halt $end
$var reg 1 & id_ex_data_input_sel $end
$var reg 1 ' illegal_opcode_exception $end
$var reg 1 ( main_memory_enable $end
$var reg 7 ) mem_ptr_ctl [6:0] $end
$var reg 4 * mem_wb_data_input_sel [3:0] $end
$var reg 1 + mem_wen $end
$var reg 1 , prog_mem_enable $end
$var reg 2 - reg_file_ren [1:0] $end
$var reg 2 . reg_file_wen [1:0] $end
$var reg 1 / return_in_pipeline $end
$var reg 2 0 sfr_wren [1:0] $end
$var reg 1 1 stall_fetch $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
01
b0 0
0/
b0 .
b0 -
0,
0+
b0 *
b0 )
0(
1'
0&
0%
0$
b0 #
0"
bz !
$end
#1
