#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14d607c00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14d60a6d0 .scope module, "sync_top" "sync_top" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "signal";
    .port_info 2 /OUTPUT 1 "signal_sync";
o0x150040010 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d607d70_0 .net "clk", 0 0, o0x150040010;  0 drivers
o0x150040040 .functor BUFZ 1, C4<z>; HiZ drive
v0x14d61a660_0 .net "signal", 0 0, o0x150040040;  0 drivers
v0x14d61a700_0 .net "signal_sync", 0 0, L_0x14d61a890;  1 drivers
v0x14d61a790_0 .var "sync", 1 0;
E_0x14d608740 .event posedge, v0x14d607d70_0;
L_0x14d61a890 .part v0x14d61a790_0, 1, 1;
    .scope S_0x14d60a6d0;
T_0 ;
    %wait E_0x14d608740;
    %load/vec4 v0x14d61a790_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x14d61a660_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x14d61a790_0, 0;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "sync_top.v";
