|lab4c
LEDR[0] <= My_Dlatch:inst2.Q
LEDR[1] <= My_Dlatch:inst2.QN
SW[0] => inst1.IN0
SW[0] => My_Dlatch:inst2.CLK
SW[1] => My_Dlatch:inst.D


|lab4c|My_Dlatch:inst2
Q <= inst3.DB_MAX_OUTPUT_PORT_TYPE
QN <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D => inst2.IN0
D => inst.IN1
CLK => inst1.IN1
CLK => inst.IN0


|lab4c|My_Dlatch:inst
Q <= inst3.DB_MAX_OUTPUT_PORT_TYPE
QN <= inst4.DB_MAX_OUTPUT_PORT_TYPE
D => inst2.IN0
D => inst.IN1
CLK => inst1.IN1
CLK => inst.IN0


