// Seed: 3384112293
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input tri id_2,
    input wire id_3,
    input wire id_4,
    input tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wire id_9,
    input wire id_10,
    input wire id_11,
    input wor id_12,
    input supply1 id_13,
    input tri id_14,
    input wand id_15,
    input wire id_16,
    input supply1 id_17,
    output tri id_18
);
  wire id_20;
  wire id_21;
  supply1 id_22, id_23, id_24, id_25, id_26, id_27, id_28 = id_28;
  wire id_29;
  assign id_26 = 1;
  wire id_30;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    output supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5
);
  assign id_2 = 1;
  assign id_2 = id_0;
  assign id_2 = {id_1, id_3};
  module_0(
      id_3,
      id_2,
      id_0,
      id_1,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_5,
      id_1,
      id_1,
      id_3,
      id_3,
      id_4,
      id_0,
      id_4,
      id_2
  );
endmodule
