$date
  Mon Jan 15 03:28:54 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module std_logic_textio $end
$upscope $end
$scope module tb_encoder_16to4 $end
$var reg 16 ! d_tb_in[15:0] $end
$var reg 4 " q_tb_out[3:0] $end
$scope module dut $end
$var reg 16 # d_in[15:0] $end
$var reg 4 $ q_out[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000001 !
b0000 "
b0000000000000001 #
b0000 $
#50000000
b0000000000000010 !
b0001 "
b0000000000000010 #
b0001 $
#100000000
b0000000000000100 !
b0010 "
b0000000000000100 #
b0010 $
#150000000
b0000000000001000 !
b0011 "
b0000000000001000 #
b0011 $
#200000000
b0000000000010000 !
b0100 "
b0000000000010000 #
b0100 $
#250000000
b0000000000100000 !
b0101 "
b0000000000100000 #
b0101 $
#300000000
b0000000001000000 !
b0110 "
b0000000001000000 #
b0110 $
#350000000
b0000000010000000 !
b0111 "
b0000000010000000 #
b0111 $
#400000000
b0000000100000000 !
b1000 "
b0000000100000000 #
b1000 $
#450000000
b0000001000000000 !
b1001 "
b0000001000000000 #
b1001 $
#500000000
b0000010000000000 !
b1010 "
b0000010000000000 #
b1010 $
#550000000
b0000100000000000 !
b1011 "
b0000100000000000 #
b1011 $
#600000000
b0001000000000000 !
b1100 "
b0001000000000000 #
b1100 $
#650000000
b0010000000000000 !
b1101 "
b0010000000000000 #
b1101 $
#700000000
b0100000000000000 !
b1110 "
b0100000000000000 #
b1110 $
#750000000
b1000000000000000 !
b1111 "
b1000000000000000 #
b1111 $
#800000000
