// Seed: 1880454288
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output uwire id_3,
    input wor id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    input wand id_9,
    output tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output tri id_13,
    output tri1 id_14,
    input wand id_15,
    input wand id_16,
    input uwire id_17,
    input wire id_18,
    input wand id_19,
    input tri0 id_20,
    input wand id_21,
    input tri1 id_22,
    input tri1 id_23,
    input tri0 id_24
    , id_40,
    input wand id_25,
    output uwire id_26,
    input supply1 id_27,
    input logic id_28,
    output wand id_29,
    input wor id_30,
    output supply0 id_31,
    output uwire id_32,
    input tri0 id_33,
    output wire id_34,
    output wire id_35,
    output tri id_36,
    input supply1 id_37,
    input supply0 id_38
);
  always @(posedge 1 or posedge 1'b0) begin
    if (id_37) begin
      $display(1);
    end else force id_34 = id_28;
  end
  supply0 id_41;
  id_42(
      .id_0(id_15), .id_1(1), .id_2(id_9 & 1), .id_3(id_21 - id_41)
  ); id_43(
      .id_0(id_10),
      .id_1(1),
      .id_2(id_24 < id_7 | 1),
      .id_3(1),
      .id_4(id_41),
      .id_5(1),
      .id_6(id_1),
      .id_7(1)
  ); module_0(
      id_41, id_41, id_40, id_41, id_40, id_40, id_40
  );
  assign id_29 = id_9;
  assign id_26 = (~1);
endmodule
