-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity tk2em_emalgo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    calo_0_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPt_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_0_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_1_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_2_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_3_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_4_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_5_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_6_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_7_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_8_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    calo_9_hwPtErr_V_re : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_0_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_1_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_2_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_3_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_4_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_5_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_6_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_7_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_8_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    sumtk_9_V_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of tk2em_emalgo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal r_V_1_fu_1912_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_reg_2032 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_1_fu_1918_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_1_reg_2039 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_2_fu_1924_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_2_reg_2046 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_3_fu_1930_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_3_reg_2053 : STD_LOGIC_VECTOR (31 downto 0);
    signal calo_1_hwPt_V_read_1_reg_2060 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal calo_0_hwPt_V_read_1_reg_2065 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_reg_2070 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_fu_286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_reg_2077 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_141_reg_2085 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_14_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_14_reg_2090 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_1_fu_306_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_1_reg_2097 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_144_reg_2105 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_4_fu_1936_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_4_reg_2110 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_5_fu_1942_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_5_reg_2117 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_6_fu_1948_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_6_reg_2124 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_7_fu_1954_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_7_reg_2131 : STD_LOGIC_VECTOR (31 downto 0);
    signal calo_5_hwPt_V_read_1_reg_2138 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal calo_4_hwPt_V_read_1_reg_2143 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_3_hwPt_V_read_1_reg_2148 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_2_hwPt_V_read_1_reg_2153 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_1960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_reg_2158 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_fu_1966_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_reg_2164 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_15_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_15_reg_2170 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_2_fu_348_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_2_reg_2177 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_147_reg_2185 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_16_fu_362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_16_reg_2190 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_3_fu_368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_3_reg_2197 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_150_reg_2205 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_17_fu_382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_17_reg_2210 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_4_fu_388_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_4_reg_2217 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_153_reg_2225 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_18_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_18_reg_2230 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_5_fu_408_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_5_reg_2237 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_156_reg_2245 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_1_8_fu_1972_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_8_reg_2250 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_9_fu_1978_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_9_reg_2257 : STD_LOGIC_VECTOR (31 downto 0);
    signal calo_9_hwPt_V_read_1_reg_2264 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal calo_8_hwPt_V_read_1_reg_2269 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_7_hwPt_V_read_1_reg_2274 : STD_LOGIC_VECTOR (15 downto 0);
    signal calo_6_hwPt_V_read_1_reg_2279 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_2284 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_reg_2290 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_1_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_1_reg_2296 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_1_fu_501_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_1_reg_2302 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_2_fu_1984_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_reg_2308 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_1990_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_reg_2314 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_1996_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_reg_2320 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_2002_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_reg_2326 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_19_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_19_reg_2332 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_6_fu_524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_6_reg_2339 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_159_reg_2347 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_20_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_20_reg_2352 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_7_fu_544_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_7_reg_2359 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_162_reg_2367 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_21_fu_558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_21_reg_2372 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_8_fu_564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_8_reg_2379 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_165_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_22_fu_578_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_22_reg_2392 : STD_LOGIC_VECTOR (0 downto 0);
    signal ptdiff_V_9_fu_584_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ptdiff_V_9_reg_2399 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_168_reg_2407 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_0_V_write_s_fu_650_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_0_V_write_s_reg_2412 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal isEM_0_write_assign_fu_679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_0_write_assign_reg_2417 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_1_V_write_s_fu_737_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_1_V_write_s_reg_2422 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_1_write_assign_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_1_write_assign_reg_2427 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_2_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_2_reg_2432 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_2_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_2_reg_2438 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_3_fu_833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_3_reg_2444 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_3_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_3_reg_2450 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_4_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_4_reg_2456 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_4_fu_881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_4_reg_2462 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_5_fu_909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_5_reg_2468 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_5_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_5_reg_2474 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_6_fu_2008_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_reg_2480 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_6_fu_940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of sigma2Hi_6_fu_940_p2 : signal is "no";
    signal sigma2Hi_6_reg_2486 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_2014_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_reg_2491 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_7_fu_961_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_7_fu_961_p2 : signal is "no";
    signal sigma2Hi_7_reg_2497 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_2020_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_reg_2502 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_8_fu_982_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_8_fu_982_p2 : signal is "no";
    signal sigma2Hi_8_reg_2508 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_2026_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_reg_2513 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_9_fu_1003_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_9_fu_1003_p2 : signal is "no";
    signal sigma2Hi_9_reg_2519 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_calo_0_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_1_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_2_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_3_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_4_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_5_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_6_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_7_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_8_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_9_hwPt_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_4_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_5_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_6_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_7_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_8_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_calo_9_hwPtErr_V_re : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_0_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_1_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_2_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_3_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_4_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_5_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_6_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_7_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_8_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_port_reg_sumtk_9_V_read : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_1_fu_435_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_2_fu_444_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_fu_448_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_fu_448_p2 : signal is "no";
    signal tmp_140_fu_430_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_473_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_1_fu_482_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_1_fu_486_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_1_fu_486_p2 : signal is "no";
    signal tmp_143_fu_468_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_1_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_598_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge_fu_616_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp120_demorgan_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp1_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge_cast_fu_624_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp_fu_628_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_not_demorgan_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_not_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp3_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp2_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_1_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_1_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_142_fu_685_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge1_fu_703_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp123_demorgan_fu_721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_1_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp4_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp2_fu_731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge1_cast_fu_711_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp1_fu_715_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_1_not_demorg_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_1_not_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_777_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_2_fu_786_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_2_fu_790_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_2_fu_790_p2 : signal is "no";
    signal tmp_146_fu_772_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_2_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_815_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_3_fu_824_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_3_fu_828_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_3_fu_828_p2 : signal is "no";
    signal tmp_149_fu_810_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_3_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_853_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_4_fu_862_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_4_fu_866_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_4_fu_866_p2 : signal is "no";
    signal tmp_152_fu_848_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_4_fu_876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_891_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_5_fu_900_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sigma2Hi_5_fu_904_p2 : STD_LOGIC_VECTOR (31 downto 0);
    attribute use_dsp48 of sigma2Hi_5_fu_904_p2 : signal is "no";
    signal tmp_155_fu_886_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_5_fu_914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_927_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_6_fu_936_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_fu_948_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_7_fu_957_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_fu_969_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_8_fu_978_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_990_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_15_9_fu_999_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_16_2_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_2_fu_1021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_145_fu_1008_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge2_fu_1026_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp126_demorgan_fu_1044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_1048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge2_cast_fu_1034_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp3_fu_1038_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_2_not_demorg_fu_1068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_2_not_fu_1073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_16_3_fu_1098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_3_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_fu_1095_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge3_fu_1113_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_3_not_demorg_fu_1125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_3_not_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_1141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp131_demorgan_fu_1158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_3_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge3_cast_fu_1121_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp6_fu_1152_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_4_fu_1185_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_4_fu_1195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_151_fu_1182_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge4_fu_1200_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_4_not_demorg_fu_1212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_not_fu_1217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_1228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_1223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp134_demorgan_fu_1245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_4_fu_1190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_1249_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1255_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge4_cast_fu_1208_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp8_fu_1239_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_5_fu_1272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_5_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_154_fu_1269_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge5_fu_1287_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_5_not_demorg_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_5_not_fu_1304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp17_fu_1315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_1310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp137_demorgan_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_5_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp18_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge5_cast_fu_1295_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp10_fu_1326_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_6_fu_1364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_6_fu_1369_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_158_fu_1359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_6_fu_1379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_6_fu_1389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_157_fu_1356_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge6_fu_1394_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_6_not_demorg_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_6_not_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_6_fu_1384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp20_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp19_fu_1418_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp140_demorgan_fu_1441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_6_fu_1373_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp21_fu_1446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_1452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge6_cast_fu_1402_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp12_fu_1435_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_7_fu_1474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_7_fu_1479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_161_fu_1469_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_7_fu_1489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_7_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_160_fu_1466_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge7_fu_1504_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_7_not_demorg_fu_1516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_7_not_fu_1522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_7_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_1533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp22_fu_1528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp143_demorgan_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_7_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp24_fu_1556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp15_fu_1562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge7_cast_fu_1512_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp14_fu_1545_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_8_fu_1584_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_8_fu_1589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_fu_1579_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_8_fu_1599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_8_fu_1609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_163_fu_1576_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge8_fu_1614_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_8_not_demorg_fu_1626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_8_not_fu_1632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_8_fu_1604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp26_fu_1643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_fu_1638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp146_demorgan_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_8_fu_1593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp27_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp17_fu_1672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge8_cast_fu_1622_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp16_fu_1655_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_16_9_fu_1694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_9_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_fu_1689_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_9_fu_1709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_9_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_fu_1686_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal storemerge9_fu_1724_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal or_cond_9_not_demorg_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_9_not_fu_1742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_9_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp29_fu_1753_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp28_fu_1748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp149_demorgan_fu_1771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_9_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp30_fu_1776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal storemerge9_cast_fu_1732_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp18_fu_1765_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal isEM_2_write_assign_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_3_write_assign_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_4_write_assign_fu_1233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_5_write_assign_fu_1320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_6_write_assign_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_7_write_assign_fu_1539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_8_write_assign_fu_1649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal isEM_9_write_assign_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal photonPt_2_V_write_s_fu_1060_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_3_V_write_s_fu_1174_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_4_V_write_s_fu_1261_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_5_V_write_s_fu_1348_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_6_V_write_s_fu_1458_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_7_V_write_s_fu_1568_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_8_V_write_s_fu_1678_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal photonPt_9_V_write_s_fu_1788_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1912_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_fu_264_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_fu_1912_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_1_fu_1918_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_1_fu_268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_1_fu_1918_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_2_fu_1924_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_2_fu_272_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_2_fu_1924_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_3_fu_1930_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_3_fu_276_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_3_fu_1930_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_4_fu_1936_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_4_fu_320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_4_fu_1936_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_5_fu_1942_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_5_fu_324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_5_fu_1942_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_6_fu_1948_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_6_fu_328_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_6_fu_1948_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_7_fu_1954_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_7_fu_332_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_7_fu_1954_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_1960_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_fu_336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_fu_1960_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_s_fu_1966_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_s_fu_339_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_s_fu_1966_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_8_fu_1972_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_8_fu_422_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_8_fu_1972_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_9_fu_1978_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_1_9_fu_426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_9_fu_1978_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_fu_1984_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_2_fu_506_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_fu_1984_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_3_fu_1990_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_3_fu_509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_fu_1990_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_fu_1996_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_4_fu_512_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_fu_1996_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_5_fu_2002_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_5_fu_515_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_fu_2002_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_6_fu_2008_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_6_fu_924_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_fu_2008_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_7_fu_2014_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_7_fu_945_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_fu_2014_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_fu_2020_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_8_fu_966_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_8_fu_2020_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_9_fu_2026_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal lhs_V_9_fu_987_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_9_fu_2026_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component mp7wrapped_pfalgofYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mp7wrapped_pfalgofYi_U504 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_fu_1912_p0,
        din1 => r_V_1_fu_1912_p1,
        dout => r_V_1_fu_1912_p2);

    mp7wrapped_pfalgofYi_U505 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_1_fu_1918_p0,
        din1 => r_V_1_1_fu_1918_p1,
        dout => r_V_1_1_fu_1918_p2);

    mp7wrapped_pfalgofYi_U506 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_2_fu_1924_p0,
        din1 => r_V_1_2_fu_1924_p1,
        dout => r_V_1_2_fu_1924_p2);

    mp7wrapped_pfalgofYi_U507 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_3_fu_1930_p0,
        din1 => r_V_1_3_fu_1930_p1,
        dout => r_V_1_3_fu_1930_p2);

    mp7wrapped_pfalgofYi_U508 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_4_fu_1936_p0,
        din1 => r_V_1_4_fu_1936_p1,
        dout => r_V_1_4_fu_1936_p2);

    mp7wrapped_pfalgofYi_U509 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_5_fu_1942_p0,
        din1 => r_V_1_5_fu_1942_p1,
        dout => r_V_1_5_fu_1942_p2);

    mp7wrapped_pfalgofYi_U510 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_6_fu_1948_p0,
        din1 => r_V_1_6_fu_1948_p1,
        dout => r_V_1_6_fu_1948_p2);

    mp7wrapped_pfalgofYi_U511 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_7_fu_1954_p0,
        din1 => r_V_1_7_fu_1954_p1,
        dout => r_V_1_7_fu_1954_p2);

    mp7wrapped_pfalgofYi_U512 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_fu_1960_p0,
        din1 => r_V_fu_1960_p1,
        dout => r_V_fu_1960_p2);

    mp7wrapped_pfalgofYi_U513 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_s_fu_1966_p0,
        din1 => r_V_s_fu_1966_p1,
        dout => r_V_s_fu_1966_p2);

    mp7wrapped_pfalgofYi_U514 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_8_fu_1972_p0,
        din1 => r_V_1_8_fu_1972_p1,
        dout => r_V_1_8_fu_1972_p2);

    mp7wrapped_pfalgofYi_U515 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_1_9_fu_1978_p0,
        din1 => r_V_1_9_fu_1978_p1,
        dout => r_V_1_9_fu_1978_p2);

    mp7wrapped_pfalgofYi_U516 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_2_fu_1984_p0,
        din1 => r_V_2_fu_1984_p1,
        dout => r_V_2_fu_1984_p2);

    mp7wrapped_pfalgofYi_U517 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_3_fu_1990_p0,
        din1 => r_V_3_fu_1990_p1,
        dout => r_V_3_fu_1990_p2);

    mp7wrapped_pfalgofYi_U518 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_4_fu_1996_p0,
        din1 => r_V_4_fu_1996_p1,
        dout => r_V_4_fu_1996_p2);

    mp7wrapped_pfalgofYi_U519 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_5_fu_2002_p0,
        din1 => r_V_5_fu_2002_p1,
        dout => r_V_5_fu_2002_p2);

    mp7wrapped_pfalgofYi_U520 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_6_fu_2008_p0,
        din1 => r_V_6_fu_2008_p1,
        dout => r_V_6_fu_2008_p2);

    mp7wrapped_pfalgofYi_U521 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_7_fu_2014_p0,
        din1 => r_V_7_fu_2014_p1,
        dout => r_V_7_fu_2014_p2);

    mp7wrapped_pfalgofYi_U522 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_8_fu_2020_p0,
        din1 => r_V_8_fu_2020_p1,
        dout => r_V_8_fu_2020_p2);

    mp7wrapped_pfalgofYi_U523 : component mp7wrapped_pfalgofYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => r_V_9_fu_2026_p0,
        din1 => r_V_9_fu_2026_p1,
        dout => r_V_9_fu_2026_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                ap_port_reg_calo_0_hwPt_V_read <= calo_0_hwPt_V_read;
                ap_port_reg_calo_1_hwPt_V_read <= calo_1_hwPt_V_read;
                ap_port_reg_calo_2_hwPt_V_read <= calo_2_hwPt_V_read;
                ap_port_reg_calo_3_hwPt_V_read <= calo_3_hwPt_V_read;
                ap_port_reg_calo_4_hwPtErr_V_re <= calo_4_hwPtErr_V_re;
                ap_port_reg_calo_4_hwPt_V_read <= calo_4_hwPt_V_read;
                ap_port_reg_calo_5_hwPtErr_V_re <= calo_5_hwPtErr_V_re;
                ap_port_reg_calo_5_hwPt_V_read <= calo_5_hwPt_V_read;
                ap_port_reg_calo_6_hwPtErr_V_re <= calo_6_hwPtErr_V_re;
                ap_port_reg_calo_6_hwPt_V_read <= calo_6_hwPt_V_read;
                ap_port_reg_calo_7_hwPtErr_V_re <= calo_7_hwPtErr_V_re;
                ap_port_reg_calo_7_hwPt_V_read <= calo_7_hwPt_V_read;
                ap_port_reg_calo_8_hwPtErr_V_re <= calo_8_hwPtErr_V_re;
                ap_port_reg_calo_8_hwPt_V_read <= calo_8_hwPt_V_read;
                ap_port_reg_calo_9_hwPtErr_V_re <= calo_9_hwPtErr_V_re;
                ap_port_reg_calo_9_hwPt_V_read <= calo_9_hwPt_V_read;
                ap_port_reg_sumtk_0_V_read <= sumtk_0_V_read;
                ap_port_reg_sumtk_1_V_read <= sumtk_1_V_read;
                ap_port_reg_sumtk_2_V_read <= sumtk_2_V_read;
                ap_port_reg_sumtk_3_V_read <= sumtk_3_V_read;
                ap_port_reg_sumtk_4_V_read <= sumtk_4_V_read;
                ap_port_reg_sumtk_5_V_read <= sumtk_5_V_read;
                ap_port_reg_sumtk_6_V_read <= sumtk_6_V_read;
                ap_port_reg_sumtk_7_V_read <= sumtk_7_V_read;
                ap_port_reg_sumtk_8_V_read <= sumtk_8_V_read;
                ap_port_reg_sumtk_9_V_read <= sumtk_9_V_read;
                r_V_1_1_reg_2039 <= r_V_1_1_fu_1918_p2;
                r_V_1_2_reg_2046 <= r_V_1_2_fu_1924_p2;
                r_V_1_3_reg_2053 <= r_V_1_3_fu_1930_p2;
                r_V_1_reg_2032 <= r_V_1_fu_1912_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                calo_0_hwPt_V_read_1_reg_2065 <= ap_port_reg_calo_0_hwPt_V_read;
                calo_1_hwPt_V_read_1_reg_2060 <= ap_port_reg_calo_1_hwPt_V_read;
                ptdiff_V_1_reg_2097 <= ptdiff_V_1_fu_306_p2;
                ptdiff_V_reg_2077 <= ptdiff_V_fu_286_p2;
                r_V_1_4_reg_2110 <= r_V_1_4_fu_1936_p2;
                r_V_1_5_reg_2117 <= r_V_1_5_fu_1942_p2;
                r_V_1_6_reg_2124 <= r_V_1_6_fu_1948_p2;
                r_V_1_7_reg_2131 <= r_V_1_7_fu_1954_p2;
                tmp_141_reg_2085 <= ptdiff_V_fu_286_p2(15 downto 15);
                tmp_144_reg_2105 <= ptdiff_V_1_fu_306_p2(15 downto 15);
                tmp_1_14_reg_2090 <= tmp_1_14_fu_300_p2;
                tmp_s_reg_2070 <= tmp_s_fu_280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                calo_2_hwPt_V_read_1_reg_2153 <= ap_port_reg_calo_2_hwPt_V_read;
                calo_3_hwPt_V_read_1_reg_2148 <= ap_port_reg_calo_3_hwPt_V_read;
                calo_4_hwPt_V_read_1_reg_2143 <= ap_port_reg_calo_4_hwPt_V_read;
                calo_5_hwPt_V_read_1_reg_2138 <= ap_port_reg_calo_5_hwPt_V_read;
                ptdiff_V_2_reg_2177 <= ptdiff_V_2_fu_348_p2;
                ptdiff_V_3_reg_2197 <= ptdiff_V_3_fu_368_p2;
                ptdiff_V_4_reg_2217 <= ptdiff_V_4_fu_388_p2;
                ptdiff_V_5_reg_2237 <= ptdiff_V_5_fu_408_p2;
                r_V_1_8_reg_2250 <= r_V_1_8_fu_1972_p2;
                r_V_1_9_reg_2257 <= r_V_1_9_fu_1978_p2;
                r_V_reg_2158 <= r_V_fu_1960_p2;
                r_V_s_reg_2164 <= r_V_s_fu_1966_p2;
                tmp_147_reg_2185 <= ptdiff_V_2_fu_348_p2(15 downto 15);
                tmp_150_reg_2205 <= ptdiff_V_3_fu_368_p2(15 downto 15);
                tmp_153_reg_2225 <= ptdiff_V_4_fu_388_p2(15 downto 15);
                tmp_156_reg_2245 <= ptdiff_V_5_fu_408_p2(15 downto 15);
                tmp_2_15_reg_2170 <= tmp_2_15_fu_342_p2;
                tmp_3_16_reg_2190 <= tmp_3_16_fu_362_p2;
                tmp_4_17_reg_2210 <= tmp_4_17_fu_382_p2;
                tmp_5_18_reg_2230 <= tmp_5_18_fu_402_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                calo_6_hwPt_V_read_1_reg_2279 <= ap_port_reg_calo_6_hwPt_V_read;
                calo_7_hwPt_V_read_1_reg_2274 <= ap_port_reg_calo_7_hwPt_V_read;
                calo_8_hwPt_V_read_1_reg_2269 <= ap_port_reg_calo_8_hwPt_V_read;
                calo_9_hwPt_V_read_1_reg_2264 <= ap_port_reg_calo_9_hwPt_V_read;
                or_cond1_1_reg_2302 <= or_cond1_1_fu_501_p2;
                or_cond1_reg_2290 <= or_cond1_fu_463_p2;
                ptdiff_V_6_reg_2339 <= ptdiff_V_6_fu_524_p2;
                ptdiff_V_7_reg_2359 <= ptdiff_V_7_fu_544_p2;
                ptdiff_V_8_reg_2379 <= ptdiff_V_8_fu_564_p2;
                ptdiff_V_9_reg_2399 <= ptdiff_V_9_fu_584_p2;
                r_V_2_reg_2308 <= r_V_2_fu_1984_p2;
                r_V_3_reg_2314 <= r_V_3_fu_1990_p2;
                r_V_4_reg_2320 <= r_V_4_fu_1996_p2;
                r_V_5_reg_2326 <= r_V_5_fu_2002_p2;
                tmp_159_reg_2347 <= ptdiff_V_6_fu_524_p2(15 downto 15);
                tmp_162_reg_2367 <= ptdiff_V_7_fu_544_p2(15 downto 15);
                tmp_165_reg_2387 <= ptdiff_V_8_fu_564_p2(15 downto 15);
                tmp_168_reg_2407 <= ptdiff_V_9_fu_584_p2(15 downto 15);
                tmp_17_1_reg_2296 <= tmp_17_1_fu_491_p2;
                tmp_6_19_reg_2332 <= tmp_6_19_fu_518_p2;
                tmp_6_reg_2284 <= tmp_6_fu_453_p2;
                tmp_7_20_reg_2352 <= tmp_7_20_fu_538_p2;
                tmp_8_21_reg_2372 <= tmp_8_21_fu_558_p2;
                tmp_9_22_reg_2392 <= tmp_9_22_fu_578_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                isEM_0_write_assign_reg_2417 <= isEM_0_write_assign_fu_679_p2;
                isEM_1_write_assign_reg_2427 <= isEM_1_write_assign_fu_766_p2;
                or_cond1_2_reg_2438 <= or_cond1_2_fu_805_p2;
                or_cond1_3_reg_2450 <= or_cond1_3_fu_843_p2;
                or_cond1_4_reg_2462 <= or_cond1_4_fu_881_p2;
                or_cond1_5_reg_2474 <= or_cond1_5_fu_919_p2;
                photonPt_0_V_write_s_reg_2412 <= photonPt_0_V_write_s_fu_650_p3;
                photonPt_1_V_write_s_reg_2422 <= photonPt_1_V_write_s_fu_737_p3;
                r_V_6_reg_2480 <= r_V_6_fu_2008_p2;
                r_V_7_reg_2491 <= r_V_7_fu_2014_p2;
                r_V_8_reg_2502 <= r_V_8_fu_2020_p2;
                r_V_9_reg_2513 <= r_V_9_fu_2026_p2;
                sigma2Hi_6_reg_2486 <= sigma2Hi_6_fu_940_p2;
                sigma2Hi_7_reg_2497 <= sigma2Hi_7_fu_961_p2;
                sigma2Hi_8_reg_2508 <= sigma2Hi_8_fu_982_p2;
                sigma2Hi_9_reg_2519 <= sigma2Hi_9_fu_1003_p2;
                tmp_17_2_reg_2432 <= tmp_17_2_fu_795_p2;
                tmp_17_3_reg_2444 <= tmp_17_3_fu_833_p2;
                tmp_17_4_reg_2456 <= tmp_17_4_fu_871_p2;
                tmp_17_5_reg_2468 <= tmp_17_5_fu_909_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= isEM_0_write_assign_reg_2417;
    ap_return_1 <= isEM_1_write_assign_reg_2427;
    ap_return_10 <= photonPt_0_V_write_s_reg_2412;
    ap_return_11 <= photonPt_1_V_write_s_reg_2422;
    ap_return_12 <= photonPt_2_V_write_s_fu_1060_p3;
    ap_return_13 <= photonPt_3_V_write_s_fu_1174_p3;
    ap_return_14 <= photonPt_4_V_write_s_fu_1261_p3;
    ap_return_15 <= photonPt_5_V_write_s_fu_1348_p3;
    ap_return_16 <= photonPt_6_V_write_s_fu_1458_p3;
    ap_return_17 <= photonPt_7_V_write_s_fu_1568_p3;
    ap_return_18 <= photonPt_8_V_write_s_fu_1678_p3;
    ap_return_19 <= photonPt_9_V_write_s_fu_1788_p3;
    ap_return_2 <= isEM_2_write_assign_fu_1089_p2;
    ap_return_3 <= isEM_3_write_assign_fu_1146_p2;
    ap_return_4 <= isEM_4_write_assign_fu_1233_p2;
    ap_return_5 <= isEM_5_write_assign_fu_1320_p2;
    ap_return_6 <= isEM_6_write_assign_fu_1429_p2;
    ap_return_7 <= isEM_7_write_assign_fu_1539_p2;
    ap_return_8 <= isEM_8_write_assign_fu_1649_p2;
    ap_return_9 <= isEM_9_write_assign_fu_1759_p2;
    isEM_0_write_assign_fu_679_p2 <= (tmp3_fu_674_p2 or tmp2_fu_669_p2);
    isEM_1_write_assign_fu_766_p2 <= (tmp6_fu_761_p2 or tmp5_fu_756_p2);
    isEM_2_write_assign_fu_1089_p2 <= (tmp9_fu_1084_p2 or tmp8_fu_1079_p2);
    isEM_3_write_assign_fu_1146_p2 <= (tmp11_fu_1141_p2 or tmp10_fu_1136_p2);
    isEM_4_write_assign_fu_1233_p2 <= (tmp14_fu_1228_p2 or tmp13_fu_1223_p2);
    isEM_5_write_assign_fu_1320_p2 <= (tmp17_fu_1315_p2 or tmp16_fu_1310_p2);
    isEM_6_write_assign_fu_1429_p2 <= (tmp20_fu_1423_p2 or tmp19_fu_1418_p2);
    isEM_7_write_assign_fu_1539_p2 <= (tmp23_fu_1533_p2 or tmp22_fu_1528_p2);
    isEM_8_write_assign_fu_1649_p2 <= (tmp26_fu_1643_p2 or tmp25_fu_1638_p2);
    isEM_9_write_assign_fu_1759_p2 <= (tmp29_fu_1753_p2 or tmp28_fu_1748_p2);
        lhs_V_1_1_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_1_hwPtErr_V_re),32));

        lhs_V_1_2_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_2_hwPtErr_V_re),32));

        lhs_V_1_3_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_3_hwPtErr_V_re),32));

        lhs_V_1_4_fu_320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_4_hwPtErr_V_re),32));

        lhs_V_1_5_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_5_hwPtErr_V_re),32));

        lhs_V_1_6_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_6_hwPtErr_V_re),32));

        lhs_V_1_7_fu_332_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_7_hwPtErr_V_re),32));

        lhs_V_1_8_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_8_hwPtErr_V_re),32));

        lhs_V_1_9_fu_426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_port_reg_calo_9_hwPtErr_V_re),32));

        lhs_V_1_fu_264_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(calo_0_hwPtErr_V_re),32));

        lhs_V_2_fu_506_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_2_reg_2177),32));

        lhs_V_3_fu_509_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_3_reg_2197),32));

        lhs_V_4_fu_512_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_4_reg_2217),32));

        lhs_V_5_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_5_reg_2237),32));

        lhs_V_6_fu_924_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_6_reg_2339),32));

        lhs_V_7_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_7_reg_2359),32));

        lhs_V_8_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_8_reg_2379),32));

        lhs_V_9_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_9_reg_2399),32));

        lhs_V_fu_336_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_reg_2077),32));

        lhs_V_s_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptdiff_V_1_reg_2097),32));

    or_cond1_1_fu_501_p2 <= (tmp_19_1_fu_496_p2 and tmp_144_reg_2105);
    or_cond1_2_fu_805_p2 <= (tmp_19_2_fu_800_p2 and tmp_147_reg_2185);
    or_cond1_3_fu_843_p2 <= (tmp_19_3_fu_838_p2 and tmp_150_reg_2205);
    or_cond1_4_fu_881_p2 <= (tmp_19_4_fu_876_p2 and tmp_153_reg_2225);
    or_cond1_5_fu_919_p2 <= (tmp_19_5_fu_914_p2 and tmp_156_reg_2245);
    or_cond1_6_fu_1384_p2 <= (tmp_19_6_fu_1379_p2 and tmp_159_reg_2347);
    or_cond1_7_fu_1494_p2 <= (tmp_19_7_fu_1489_p2 and tmp_162_reg_2367);
    or_cond1_8_fu_1604_p2 <= (tmp_19_8_fu_1599_p2 and tmp_165_reg_2387);
    or_cond1_9_fu_1714_p2 <= (tmp_19_9_fu_1709_p2 and tmp_168_reg_2407);
    or_cond1_fu_463_p2 <= (tmp_8_fu_458_p2 and tmp_141_reg_2085);
    or_cond_1_fu_693_p2 <= (tmp_17_1_reg_2296 or tmp_16_1_fu_688_p2);
    or_cond_1_not_demorg_fu_745_p2 <= (tmp_17_1_reg_2296 or tmp_16_1_fu_688_p2);
    or_cond_1_not_fu_750_p2 <= (or_cond_1_not_demorg_fu_745_p2 xor ap_const_lv1_1);
    or_cond_2_fu_1016_p2 <= (tmp_17_2_reg_2432 or tmp_16_2_fu_1011_p2);
    or_cond_2_not_demorg_fu_1068_p2 <= (tmp_17_2_reg_2432 or tmp_16_2_fu_1011_p2);
    or_cond_2_not_fu_1073_p2 <= (or_cond_2_not_demorg_fu_1068_p2 xor ap_const_lv1_1);
    or_cond_3_fu_1103_p2 <= (tmp_17_3_reg_2444 or tmp_16_3_fu_1098_p2);
    or_cond_3_not_demorg_fu_1125_p2 <= (tmp_17_3_reg_2444 or tmp_16_3_fu_1098_p2);
    or_cond_3_not_fu_1130_p2 <= (or_cond_3_not_demorg_fu_1125_p2 xor ap_const_lv1_1);
    or_cond_4_fu_1190_p2 <= (tmp_17_4_reg_2456 or tmp_16_4_fu_1185_p2);
    or_cond_4_not_demorg_fu_1212_p2 <= (tmp_17_4_reg_2456 or tmp_16_4_fu_1185_p2);
    or_cond_4_not_fu_1217_p2 <= (or_cond_4_not_demorg_fu_1212_p2 xor ap_const_lv1_1);
    or_cond_5_fu_1277_p2 <= (tmp_17_5_reg_2468 or tmp_16_5_fu_1272_p2);
    or_cond_5_not_demorg_fu_1299_p2 <= (tmp_17_5_reg_2468 or tmp_16_5_fu_1272_p2);
    or_cond_5_not_fu_1304_p2 <= (or_cond_5_not_demorg_fu_1299_p2 xor ap_const_lv1_1);
    or_cond_6_fu_1373_p2 <= (tmp_17_6_fu_1369_p2 or tmp_16_6_fu_1364_p2);
    or_cond_6_not_demorg_fu_1406_p2 <= (tmp_17_6_fu_1369_p2 or tmp_16_6_fu_1364_p2);
    or_cond_6_not_fu_1412_p2 <= (or_cond_6_not_demorg_fu_1406_p2 xor ap_const_lv1_1);
    or_cond_7_fu_1483_p2 <= (tmp_17_7_fu_1479_p2 or tmp_16_7_fu_1474_p2);
    or_cond_7_not_demorg_fu_1516_p2 <= (tmp_17_7_fu_1479_p2 or tmp_16_7_fu_1474_p2);
    or_cond_7_not_fu_1522_p2 <= (or_cond_7_not_demorg_fu_1516_p2 xor ap_const_lv1_1);
    or_cond_8_fu_1593_p2 <= (tmp_17_8_fu_1589_p2 or tmp_16_8_fu_1584_p2);
    or_cond_8_not_demorg_fu_1626_p2 <= (tmp_17_8_fu_1589_p2 or tmp_16_8_fu_1584_p2);
    or_cond_8_not_fu_1632_p2 <= (or_cond_8_not_demorg_fu_1626_p2 xor ap_const_lv1_1);
    or_cond_9_fu_1703_p2 <= (tmp_17_9_fu_1699_p2 or tmp_16_9_fu_1694_p2);
    or_cond_9_not_demorg_fu_1736_p2 <= (tmp_17_9_fu_1699_p2 or tmp_16_9_fu_1694_p2);
    or_cond_9_not_fu_1742_p2 <= (or_cond_9_not_demorg_fu_1736_p2 xor ap_const_lv1_1);
    or_cond_fu_606_p2 <= (tmp_6_reg_2284 or tmp_4_fu_601_p2);
    or_cond_not_demorgan_fu_658_p2 <= (tmp_6_reg_2284 or tmp_4_fu_601_p2);
    or_cond_not_fu_663_p2 <= (or_cond_not_demorgan_fu_658_p2 xor ap_const_lv1_1);
    photonPt_0_V_write_s_fu_650_p3 <= 
        storemerge_cast_fu_624_p1 when (sel_tmp4_fu_644_p2(0) = '1') else 
        sel_tmp_fu_628_p3;
    photonPt_1_V_write_s_fu_737_p3 <= 
        storemerge1_cast_fu_711_p1 when (sel_tmp2_fu_731_p2(0) = '1') else 
        sel_tmp1_fu_715_p3;
    photonPt_2_V_write_s_fu_1060_p3 <= 
        storemerge2_cast_fu_1034_p1 when (sel_tmp5_fu_1054_p2(0) = '1') else 
        sel_tmp3_fu_1038_p3;
    photonPt_3_V_write_s_fu_1174_p3 <= 
        storemerge3_cast_fu_1121_p1 when (sel_tmp7_fu_1168_p2(0) = '1') else 
        sel_tmp6_fu_1152_p3;
    photonPt_4_V_write_s_fu_1261_p3 <= 
        storemerge4_cast_fu_1208_p1 when (sel_tmp9_fu_1255_p2(0) = '1') else 
        sel_tmp8_fu_1239_p3;
    photonPt_5_V_write_s_fu_1348_p3 <= 
        storemerge5_cast_fu_1295_p1 when (sel_tmp11_fu_1342_p2(0) = '1') else 
        sel_tmp10_fu_1326_p3;
    photonPt_6_V_write_s_fu_1458_p3 <= 
        storemerge6_cast_fu_1402_p1 when (sel_tmp13_fu_1452_p2(0) = '1') else 
        sel_tmp12_fu_1435_p3;
    photonPt_7_V_write_s_fu_1568_p3 <= 
        storemerge7_cast_fu_1512_p1 when (sel_tmp15_fu_1562_p2(0) = '1') else 
        sel_tmp14_fu_1545_p3;
    photonPt_8_V_write_s_fu_1678_p3 <= 
        storemerge8_cast_fu_1622_p1 when (sel_tmp17_fu_1672_p2(0) = '1') else 
        sel_tmp16_fu_1655_p3;
    photonPt_9_V_write_s_fu_1788_p3 <= 
        storemerge9_cast_fu_1732_p1 when (sel_tmp19_fu_1782_p2(0) = '1') else 
        sel_tmp18_fu_1765_p3;
    ptdiff_V_1_fu_306_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_1_hwPt_V_read) - unsigned(ap_port_reg_sumtk_1_V_read));
    ptdiff_V_2_fu_348_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_2_hwPt_V_read) - unsigned(ap_port_reg_sumtk_2_V_read));
    ptdiff_V_3_fu_368_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_3_hwPt_V_read) - unsigned(ap_port_reg_sumtk_3_V_read));
    ptdiff_V_4_fu_388_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_4_hwPt_V_read) - unsigned(ap_port_reg_sumtk_4_V_read));
    ptdiff_V_5_fu_408_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_5_hwPt_V_read) - unsigned(ap_port_reg_sumtk_5_V_read));
    ptdiff_V_6_fu_524_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_6_hwPt_V_read) - unsigned(ap_port_reg_sumtk_6_V_read));
    ptdiff_V_7_fu_544_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_7_hwPt_V_read) - unsigned(ap_port_reg_sumtk_7_V_read));
    ptdiff_V_8_fu_564_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_8_hwPt_V_read) - unsigned(ap_port_reg_sumtk_8_V_read));
    ptdiff_V_9_fu_584_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_9_hwPt_V_read) - unsigned(ap_port_reg_sumtk_9_V_read));
    ptdiff_V_fu_286_p2 <= std_logic_vector(unsigned(ap_port_reg_calo_0_hwPt_V_read) - unsigned(ap_port_reg_sumtk_0_V_read));
    r_V_1_1_fu_1918_p0 <= lhs_V_1_1_fu_268_p1(16 - 1 downto 0);
    r_V_1_1_fu_1918_p1 <= lhs_V_1_1_fu_268_p1(16 - 1 downto 0);
    r_V_1_2_fu_1924_p0 <= lhs_V_1_2_fu_272_p1(16 - 1 downto 0);
    r_V_1_2_fu_1924_p1 <= lhs_V_1_2_fu_272_p1(16 - 1 downto 0);
    r_V_1_3_fu_1930_p0 <= lhs_V_1_3_fu_276_p1(16 - 1 downto 0);
    r_V_1_3_fu_1930_p1 <= lhs_V_1_3_fu_276_p1(16 - 1 downto 0);
    r_V_1_4_fu_1936_p0 <= lhs_V_1_4_fu_320_p1(16 - 1 downto 0);
    r_V_1_4_fu_1936_p1 <= lhs_V_1_4_fu_320_p1(16 - 1 downto 0);
    r_V_1_5_fu_1942_p0 <= lhs_V_1_5_fu_324_p1(16 - 1 downto 0);
    r_V_1_5_fu_1942_p1 <= lhs_V_1_5_fu_324_p1(16 - 1 downto 0);
    r_V_1_6_fu_1948_p0 <= lhs_V_1_6_fu_328_p1(16 - 1 downto 0);
    r_V_1_6_fu_1948_p1 <= lhs_V_1_6_fu_328_p1(16 - 1 downto 0);
    r_V_1_7_fu_1954_p0 <= lhs_V_1_7_fu_332_p1(16 - 1 downto 0);
    r_V_1_7_fu_1954_p1 <= lhs_V_1_7_fu_332_p1(16 - 1 downto 0);
    r_V_1_8_fu_1972_p0 <= lhs_V_1_8_fu_422_p1(16 - 1 downto 0);
    r_V_1_8_fu_1972_p1 <= lhs_V_1_8_fu_422_p1(16 - 1 downto 0);
    r_V_1_9_fu_1978_p0 <= lhs_V_1_9_fu_426_p1(16 - 1 downto 0);
    r_V_1_9_fu_1978_p1 <= lhs_V_1_9_fu_426_p1(16 - 1 downto 0);
    r_V_1_fu_1912_p0 <= lhs_V_1_fu_264_p1(16 - 1 downto 0);
    r_V_1_fu_1912_p1 <= lhs_V_1_fu_264_p1(16 - 1 downto 0);
    r_V_2_fu_1984_p0 <= lhs_V_2_fu_506_p1(16 - 1 downto 0);
    r_V_2_fu_1984_p1 <= lhs_V_2_fu_506_p1(16 - 1 downto 0);
    r_V_3_fu_1990_p0 <= lhs_V_3_fu_509_p1(16 - 1 downto 0);
    r_V_3_fu_1990_p1 <= lhs_V_3_fu_509_p1(16 - 1 downto 0);
    r_V_4_fu_1996_p0 <= lhs_V_4_fu_512_p1(16 - 1 downto 0);
    r_V_4_fu_1996_p1 <= lhs_V_4_fu_512_p1(16 - 1 downto 0);
    r_V_5_fu_2002_p0 <= lhs_V_5_fu_515_p1(16 - 1 downto 0);
    r_V_5_fu_2002_p1 <= lhs_V_5_fu_515_p1(16 - 1 downto 0);
    r_V_6_fu_2008_p0 <= lhs_V_6_fu_924_p1(16 - 1 downto 0);
    r_V_6_fu_2008_p1 <= lhs_V_6_fu_924_p1(16 - 1 downto 0);
    r_V_7_fu_2014_p0 <= lhs_V_7_fu_945_p1(16 - 1 downto 0);
    r_V_7_fu_2014_p1 <= lhs_V_7_fu_945_p1(16 - 1 downto 0);
    r_V_8_fu_2020_p0 <= lhs_V_8_fu_966_p1(16 - 1 downto 0);
    r_V_8_fu_2020_p1 <= lhs_V_8_fu_966_p1(16 - 1 downto 0);
    r_V_9_fu_2026_p0 <= lhs_V_9_fu_987_p1(16 - 1 downto 0);
    r_V_9_fu_2026_p1 <= lhs_V_9_fu_987_p1(16 - 1 downto 0);
    r_V_fu_1960_p0 <= lhs_V_fu_336_p1(16 - 1 downto 0);
    r_V_fu_1960_p1 <= lhs_V_fu_336_p1(16 - 1 downto 0);
    r_V_s_fu_1966_p0 <= lhs_V_s_fu_339_p1(16 - 1 downto 0);
    r_V_s_fu_1966_p1 <= lhs_V_s_fu_339_p1(16 - 1 downto 0);
    sel_tmp10_fu_1326_p3 <= 
        calo_5_hwPt_V_read_1_reg_2138 when (tmp_5_18_reg_2230(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp11_fu_1342_p2 <= (tmp18_fu_1336_p2 and or_cond_5_fu_1277_p2);
    sel_tmp12_fu_1435_p3 <= 
        calo_6_hwPt_V_read_1_reg_2279 when (tmp_6_19_reg_2332(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp13_fu_1452_p2 <= (tmp21_fu_1446_p2 and or_cond_6_fu_1373_p2);
    sel_tmp14_fu_1545_p3 <= 
        calo_7_hwPt_V_read_1_reg_2274 when (tmp_7_20_reg_2352(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp15_fu_1562_p2 <= (tmp24_fu_1556_p2 and or_cond_7_fu_1483_p2);
    sel_tmp16_fu_1655_p3 <= 
        calo_8_hwPt_V_read_1_reg_2269 when (tmp_8_21_reg_2372(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp17_fu_1672_p2 <= (tmp27_fu_1666_p2 and or_cond_8_fu_1593_p2);
    sel_tmp18_fu_1765_p3 <= 
        calo_9_hwPt_V_read_1_reg_2264 when (tmp_9_22_reg_2392(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp19_fu_1782_p2 <= (tmp30_fu_1776_p2 and or_cond_9_fu_1703_p2);
    sel_tmp1_fu_715_p3 <= 
        calo_1_hwPt_V_read_1_reg_2060 when (tmp_1_14_reg_2090(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp2_fu_731_p2 <= (tmp4_fu_725_p2 and or_cond_1_fu_693_p2);
    sel_tmp3_fu_1038_p3 <= 
        calo_2_hwPt_V_read_1_reg_2153 when (tmp_2_15_reg_2170(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp4_fu_644_p2 <= (tmp1_fu_638_p2 and or_cond_fu_606_p2);
    sel_tmp5_fu_1054_p2 <= (tmp7_fu_1048_p2 and or_cond_2_fu_1016_p2);
    sel_tmp6_fu_1152_p3 <= 
        calo_3_hwPt_V_read_1_reg_2148 when (tmp_3_16_reg_2190(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp7_fu_1168_p2 <= (tmp12_fu_1162_p2 and or_cond_3_fu_1103_p2);
    sel_tmp8_fu_1239_p3 <= 
        calo_4_hwPt_V_read_1_reg_2143 when (tmp_4_17_reg_2210(0) = '1') else 
        ap_const_lv16_0;
    sel_tmp9_fu_1255_p2 <= (tmp15_fu_1249_p2 and or_cond_4_fu_1190_p2);
    sel_tmp_fu_628_p3 <= 
        calo_0_hwPt_V_read_1_reg_2065 when (tmp_s_reg_2070(0) = '1') else 
        ap_const_lv16_0;
    sigma2Hi_1_fu_486_p2 <= std_logic_vector(signed(tmp_15_1_fu_482_p1) + signed(r_V_1_1_reg_2039));
    sigma2Hi_2_fu_790_p2 <= std_logic_vector(signed(tmp_15_2_fu_786_p1) + signed(r_V_1_2_reg_2046));
    sigma2Hi_3_fu_828_p2 <= std_logic_vector(signed(tmp_15_3_fu_824_p1) + signed(r_V_1_3_reg_2053));
    sigma2Hi_4_fu_866_p2 <= std_logic_vector(signed(tmp_15_4_fu_862_p1) + signed(r_V_1_4_reg_2110));
    sigma2Hi_5_fu_904_p2 <= std_logic_vector(signed(tmp_15_5_fu_900_p1) + signed(r_V_1_5_reg_2117));
    sigma2Hi_6_fu_940_p2 <= std_logic_vector(signed(tmp_15_6_fu_936_p1) + signed(r_V_1_6_reg_2124));
    sigma2Hi_7_fu_961_p2 <= std_logic_vector(signed(tmp_15_7_fu_957_p1) + signed(r_V_1_7_reg_2131));
    sigma2Hi_8_fu_982_p2 <= std_logic_vector(signed(tmp_15_8_fu_978_p1) + signed(r_V_1_8_reg_2250));
    sigma2Hi_9_fu_1003_p2 <= std_logic_vector(signed(tmp_15_9_fu_999_p1) + signed(r_V_1_9_reg_2257));
    sigma2Hi_fu_448_p2 <= std_logic_vector(signed(tmp_2_fu_444_p1) + signed(r_V_1_reg_2032));
    storemerge1_cast_fu_711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge1_fu_703_p3),16));
    storemerge1_fu_703_p3 <= 
        tmp_142_fu_685_p1 when (tmp_20_1_fu_698_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge2_cast_fu_1034_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge2_fu_1026_p3),16));
    storemerge2_fu_1026_p3 <= 
        tmp_145_fu_1008_p1 when (tmp_20_2_fu_1021_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge3_cast_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge3_fu_1113_p3),16));
    storemerge3_fu_1113_p3 <= 
        tmp_148_fu_1095_p1 when (tmp_20_3_fu_1108_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge4_cast_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge4_fu_1200_p3),16));
    storemerge4_fu_1200_p3 <= 
        tmp_151_fu_1182_p1 when (tmp_20_4_fu_1195_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge5_cast_fu_1295_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge5_fu_1287_p3),16));
    storemerge5_fu_1287_p3 <= 
        tmp_154_fu_1269_p1 when (tmp_20_5_fu_1282_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge6_cast_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge6_fu_1394_p3),16));
    storemerge6_fu_1394_p3 <= 
        tmp_157_fu_1356_p1 when (tmp_20_6_fu_1389_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge7_cast_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge7_fu_1504_p3),16));
    storemerge7_fu_1504_p3 <= 
        tmp_160_fu_1466_p1 when (tmp_20_7_fu_1499_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge8_cast_fu_1622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge8_fu_1614_p3),16));
    storemerge8_fu_1614_p3 <= 
        tmp_163_fu_1576_p1 when (tmp_20_8_fu_1609_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge9_cast_fu_1732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge9_fu_1724_p3),16));
    storemerge9_fu_1724_p3 <= 
        tmp_166_fu_1686_p1 when (tmp_20_9_fu_1719_p2(0) = '1') else 
        ap_const_lv15_0;
    storemerge_cast_fu_624_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(storemerge_fu_616_p3),16));
    storemerge_fu_616_p3 <= 
        tmp_fu_598_p1 when (tmp_10_fu_611_p2(0) = '1') else 
        ap_const_lv15_0;
    tmp10_fu_1136_p2 <= (tmp_3_16_reg_2190 or or_cond_3_not_fu_1130_p2);
    tmp11_fu_1141_p2 <= (tmp_20_3_fu_1108_p2 or or_cond1_3_reg_2450);
    tmp120_demorgan_fu_634_p2 <= (tmp_s_reg_2070 or or_cond1_reg_2290);
    tmp123_demorgan_fu_721_p2 <= (tmp_1_14_reg_2090 or or_cond1_1_reg_2302);
    tmp126_demorgan_fu_1044_p2 <= (tmp_2_15_reg_2170 or or_cond1_2_reg_2438);
    tmp12_fu_1162_p2 <= (tmp131_demorgan_fu_1158_p2 xor ap_const_lv1_1);
    tmp131_demorgan_fu_1158_p2 <= (tmp_3_16_reg_2190 or or_cond1_3_reg_2450);
    tmp134_demorgan_fu_1245_p2 <= (tmp_4_17_reg_2210 or or_cond1_4_reg_2462);
    tmp137_demorgan_fu_1332_p2 <= (tmp_5_18_reg_2230 or or_cond1_5_reg_2474);
    tmp13_fu_1223_p2 <= (tmp_4_17_reg_2210 or or_cond_4_not_fu_1217_p2);
    tmp140_demorgan_fu_1441_p2 <= (tmp_6_19_reg_2332 or or_cond1_6_fu_1384_p2);
    tmp143_demorgan_fu_1551_p2 <= (tmp_7_20_reg_2352 or or_cond1_7_fu_1494_p2);
    tmp146_demorgan_fu_1661_p2 <= (tmp_8_21_reg_2372 or or_cond1_8_fu_1604_p2);
    tmp149_demorgan_fu_1771_p2 <= (tmp_9_22_reg_2392 or or_cond1_9_fu_1714_p2);
    tmp14_fu_1228_p2 <= (tmp_20_4_fu_1195_p2 or or_cond1_4_reg_2462);
    tmp15_fu_1249_p2 <= (tmp134_demorgan_fu_1245_p2 xor ap_const_lv1_1);
    tmp16_fu_1310_p2 <= (tmp_5_18_reg_2230 or or_cond_5_not_fu_1304_p2);
    tmp17_fu_1315_p2 <= (tmp_20_5_fu_1282_p2 or or_cond1_5_reg_2474);
    tmp18_fu_1336_p2 <= (tmp137_demorgan_fu_1332_p2 xor ap_const_lv1_1);
    tmp19_fu_1418_p2 <= (tmp_6_19_reg_2332 or or_cond_6_not_fu_1412_p2);
    tmp1_fu_638_p2 <= (tmp120_demorgan_fu_634_p2 xor ap_const_lv1_1);
    tmp20_fu_1423_p2 <= (tmp_20_6_fu_1389_p2 or or_cond1_6_fu_1384_p2);
    tmp21_fu_1446_p2 <= (tmp140_demorgan_fu_1441_p2 xor ap_const_lv1_1);
    tmp22_fu_1528_p2 <= (tmp_7_20_reg_2352 or or_cond_7_not_fu_1522_p2);
    tmp23_fu_1533_p2 <= (tmp_20_7_fu_1499_p2 or or_cond1_7_fu_1494_p2);
    tmp24_fu_1556_p2 <= (tmp143_demorgan_fu_1551_p2 xor ap_const_lv1_1);
    tmp25_fu_1638_p2 <= (tmp_8_21_reg_2372 or or_cond_8_not_fu_1632_p2);
    tmp26_fu_1643_p2 <= (tmp_20_8_fu_1609_p2 or or_cond1_8_fu_1604_p2);
    tmp27_fu_1666_p2 <= (tmp146_demorgan_fu_1661_p2 xor ap_const_lv1_1);
    tmp28_fu_1748_p2 <= (tmp_9_22_reg_2392 or or_cond_9_not_fu_1742_p2);
    tmp29_fu_1753_p2 <= (tmp_20_9_fu_1719_p2 or or_cond1_9_fu_1714_p2);
    tmp2_fu_669_p2 <= (tmp_s_reg_2070 or or_cond_not_fu_663_p2);
    tmp30_fu_1776_p2 <= (tmp149_demorgan_fu_1771_p2 xor ap_const_lv1_1);
    tmp3_fu_674_p2 <= (tmp_10_fu_611_p2 or or_cond1_reg_2290);
    tmp4_fu_725_p2 <= (tmp123_demorgan_fu_721_p2 xor ap_const_lv1_1);
    tmp5_fu_756_p2 <= (tmp_1_14_reg_2090 or or_cond_1_not_fu_750_p2);
    tmp6_fu_761_p2 <= (tmp_20_1_fu_698_p2 or or_cond1_1_reg_2302);
    tmp7_fu_1048_p2 <= (tmp126_demorgan_fu_1044_p2 xor ap_const_lv1_1);
    tmp8_fu_1079_p2 <= (tmp_2_15_reg_2170 or or_cond_2_not_fu_1073_p2);
    tmp9_fu_1084_p2 <= (tmp_20_2_fu_1021_p2 or or_cond1_2_reg_2438);
    tmp_10_fu_611_p2 <= "1" when (signed(ptdiff_V_reg_2077) > signed(ap_const_lv16_0)) else "0";
    tmp_11_fu_891_p4 <= r_V_1_5_reg_2117(31 downto 1);
    tmp_12_fu_927_p4 <= r_V_1_6_reg_2124(31 downto 1);
    tmp_13_fu_948_p4 <= r_V_1_7_reg_2131(31 downto 1);
    tmp_140_fu_430_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_reg_2032),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_142_fu_685_p1 <= ptdiff_V_1_reg_2097(15 - 1 downto 0);
    tmp_143_fu_468_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_1_reg_2039),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_145_fu_1008_p1 <= ptdiff_V_2_reg_2177(15 - 1 downto 0);
    tmp_146_fu_772_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_2_reg_2046),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_148_fu_1095_p1 <= ptdiff_V_3_reg_2197(15 - 1 downto 0);
    tmp_149_fu_810_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_3_reg_2053),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_14_fu_969_p4 <= r_V_1_8_reg_2250(31 downto 1);
    tmp_151_fu_1182_p1 <= ptdiff_V_4_reg_2217(15 - 1 downto 0);
    tmp_152_fu_848_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_4_reg_2110),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_154_fu_1269_p1 <= ptdiff_V_5_reg_2237(15 - 1 downto 0);
    tmp_155_fu_886_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_5_reg_2117),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_157_fu_1356_p1 <= ptdiff_V_6_reg_2339(15 - 1 downto 0);
    tmp_158_fu_1359_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_6_reg_2124),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
        tmp_15_1_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_473_p4),32));

        tmp_15_2_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_5_fu_777_p4),32));

        tmp_15_3_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_815_p4),32));

        tmp_15_4_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_853_p4),32));

        tmp_15_5_fu_900_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_891_p4),32));

        tmp_15_6_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_12_fu_927_p4),32));

        tmp_15_7_fu_957_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_13_fu_948_p4),32));

        tmp_15_8_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_fu_969_p4),32));

        tmp_15_9_fu_999_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_fu_990_p4),32));

    tmp_15_fu_990_p4 <= r_V_1_9_reg_2257(31 downto 1);
    tmp_160_fu_1466_p1 <= ptdiff_V_7_reg_2359(15 - 1 downto 0);
    tmp_161_fu_1469_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_7_reg_2131),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_163_fu_1576_p1 <= ptdiff_V_8_reg_2379(15 - 1 downto 0);
    tmp_164_fu_1579_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_8_reg_2250),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_166_fu_1686_p1 <= ptdiff_V_9_reg_2399(15 - 1 downto 0);
    tmp_167_fu_1689_p2 <= std_logic_vector(shift_left(unsigned(r_V_1_9_reg_2257),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_16_1_fu_688_p2 <= "1" when (signed(ptdiff_V_1_reg_2097) < signed(ap_const_lv16_1)) else "0";
    tmp_16_2_fu_1011_p2 <= "1" when (signed(ptdiff_V_2_reg_2177) < signed(ap_const_lv16_1)) else "0";
    tmp_16_3_fu_1098_p2 <= "1" when (signed(ptdiff_V_3_reg_2197) < signed(ap_const_lv16_1)) else "0";
    tmp_16_4_fu_1185_p2 <= "1" when (signed(ptdiff_V_4_reg_2217) < signed(ap_const_lv16_1)) else "0";
    tmp_16_5_fu_1272_p2 <= "1" when (signed(ptdiff_V_5_reg_2237) < signed(ap_const_lv16_1)) else "0";
    tmp_16_6_fu_1364_p2 <= "1" when (signed(ptdiff_V_6_reg_2339) < signed(ap_const_lv16_1)) else "0";
    tmp_16_7_fu_1474_p2 <= "1" when (signed(ptdiff_V_7_reg_2359) < signed(ap_const_lv16_1)) else "0";
    tmp_16_8_fu_1584_p2 <= "1" when (signed(ptdiff_V_8_reg_2379) < signed(ap_const_lv16_1)) else "0";
    tmp_16_9_fu_1694_p2 <= "1" when (signed(ptdiff_V_9_reg_2399) < signed(ap_const_lv16_1)) else "0";
    tmp_17_1_fu_491_p2 <= "1" when (signed(r_V_s_reg_2164) > signed(sigma2Hi_1_fu_486_p2)) else "0";
    tmp_17_2_fu_795_p2 <= "1" when (signed(r_V_2_reg_2308) > signed(sigma2Hi_2_fu_790_p2)) else "0";
    tmp_17_3_fu_833_p2 <= "1" when (signed(r_V_3_reg_2314) > signed(sigma2Hi_3_fu_828_p2)) else "0";
    tmp_17_4_fu_871_p2 <= "1" when (signed(r_V_4_reg_2320) > signed(sigma2Hi_4_fu_866_p2)) else "0";
    tmp_17_5_fu_909_p2 <= "1" when (signed(r_V_5_reg_2326) > signed(sigma2Hi_5_fu_904_p2)) else "0";
    tmp_17_6_fu_1369_p2 <= "1" when (signed(r_V_6_reg_2480) > signed(sigma2Hi_6_reg_2486)) else "0";
    tmp_17_7_fu_1479_p2 <= "1" when (signed(r_V_7_reg_2491) > signed(sigma2Hi_7_reg_2497)) else "0";
    tmp_17_8_fu_1589_p2 <= "1" when (signed(r_V_8_reg_2502) > signed(sigma2Hi_8_reg_2508)) else "0";
    tmp_17_9_fu_1699_p2 <= "1" when (signed(r_V_9_reg_2513) > signed(sigma2Hi_9_reg_2519)) else "0";
    tmp_19_1_fu_496_p2 <= "1" when (signed(r_V_s_reg_2164) < signed(tmp_143_fu_468_p2)) else "0";
    tmp_19_2_fu_800_p2 <= "1" when (signed(r_V_2_reg_2308) < signed(tmp_146_fu_772_p2)) else "0";
    tmp_19_3_fu_838_p2 <= "1" when (signed(r_V_3_reg_2314) < signed(tmp_149_fu_810_p2)) else "0";
    tmp_19_4_fu_876_p2 <= "1" when (signed(r_V_4_reg_2320) < signed(tmp_152_fu_848_p2)) else "0";
    tmp_19_5_fu_914_p2 <= "1" when (signed(r_V_5_reg_2326) < signed(tmp_155_fu_886_p2)) else "0";
    tmp_19_6_fu_1379_p2 <= "1" when (signed(r_V_6_reg_2480) < signed(tmp_158_fu_1359_p2)) else "0";
    tmp_19_7_fu_1489_p2 <= "1" when (signed(r_V_7_reg_2491) < signed(tmp_161_fu_1469_p2)) else "0";
    tmp_19_8_fu_1599_p2 <= "1" when (signed(r_V_8_reg_2502) < signed(tmp_164_fu_1579_p2)) else "0";
    tmp_19_9_fu_1709_p2 <= "1" when (signed(r_V_9_reg_2513) < signed(tmp_167_fu_1689_p2)) else "0";
    tmp_1_14_fu_300_p2 <= "1" when (ap_port_reg_sumtk_1_V_read = ap_const_lv16_0) else "0";
    tmp_1_fu_435_p4 <= r_V_1_reg_2032(31 downto 1);
    tmp_20_1_fu_698_p2 <= "1" when (signed(ptdiff_V_1_reg_2097) > signed(ap_const_lv16_0)) else "0";
    tmp_20_2_fu_1021_p2 <= "1" when (signed(ptdiff_V_2_reg_2177) > signed(ap_const_lv16_0)) else "0";
    tmp_20_3_fu_1108_p2 <= "1" when (signed(ptdiff_V_3_reg_2197) > signed(ap_const_lv16_0)) else "0";
    tmp_20_4_fu_1195_p2 <= "1" when (signed(ptdiff_V_4_reg_2217) > signed(ap_const_lv16_0)) else "0";
    tmp_20_5_fu_1282_p2 <= "1" when (signed(ptdiff_V_5_reg_2237) > signed(ap_const_lv16_0)) else "0";
    tmp_20_6_fu_1389_p2 <= "1" when (signed(ptdiff_V_6_reg_2339) > signed(ap_const_lv16_0)) else "0";
    tmp_20_7_fu_1499_p2 <= "1" when (signed(ptdiff_V_7_reg_2359) > signed(ap_const_lv16_0)) else "0";
    tmp_20_8_fu_1609_p2 <= "1" when (signed(ptdiff_V_8_reg_2379) > signed(ap_const_lv16_0)) else "0";
    tmp_20_9_fu_1719_p2 <= "1" when (signed(ptdiff_V_9_reg_2399) > signed(ap_const_lv16_0)) else "0";
    tmp_2_15_fu_342_p2 <= "1" when (ap_port_reg_sumtk_2_V_read = ap_const_lv16_0) else "0";
        tmp_2_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_435_p4),32));

    tmp_3_16_fu_362_p2 <= "1" when (ap_port_reg_sumtk_3_V_read = ap_const_lv16_0) else "0";
    tmp_3_fu_473_p4 <= r_V_1_1_reg_2039(31 downto 1);
    tmp_4_17_fu_382_p2 <= "1" when (ap_port_reg_sumtk_4_V_read = ap_const_lv16_0) else "0";
    tmp_4_fu_601_p2 <= "1" when (signed(ptdiff_V_reg_2077) < signed(ap_const_lv16_1)) else "0";
    tmp_5_18_fu_402_p2 <= "1" when (ap_port_reg_sumtk_5_V_read = ap_const_lv16_0) else "0";
    tmp_5_fu_777_p4 <= r_V_1_2_reg_2046(31 downto 1);
    tmp_6_19_fu_518_p2 <= "1" when (ap_port_reg_sumtk_6_V_read = ap_const_lv16_0) else "0";
    tmp_6_fu_453_p2 <= "1" when (signed(r_V_reg_2158) > signed(sigma2Hi_fu_448_p2)) else "0";
    tmp_7_20_fu_538_p2 <= "1" when (ap_port_reg_sumtk_7_V_read = ap_const_lv16_0) else "0";
    tmp_7_fu_815_p4 <= r_V_1_3_reg_2053(31 downto 1);
    tmp_8_21_fu_558_p2 <= "1" when (ap_port_reg_sumtk_8_V_read = ap_const_lv16_0) else "0";
    tmp_8_fu_458_p2 <= "1" when (signed(r_V_reg_2158) < signed(tmp_140_fu_430_p2)) else "0";
    tmp_9_22_fu_578_p2 <= "1" when (ap_port_reg_sumtk_9_V_read = ap_const_lv16_0) else "0";
    tmp_9_fu_853_p4 <= r_V_1_4_reg_2110(31 downto 1);
    tmp_fu_598_p1 <= ptdiff_V_reg_2077(15 - 1 downto 0);
    tmp_s_fu_280_p2 <= "1" when (ap_port_reg_sumtk_0_V_read = ap_const_lv16_0) else "0";
end behav;
