strict digraph "" {
	node [label="\N"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f049cdab050>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f049b5fb050>",
		fillcolor=turquoise,
		label="24:BL
q[3:0] <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f049b5fb550>]",
		style=filled,
		typ=Block];
	"23:IF" -> "24:BL"	[cond="['q']",
		label="(q == 4'd9)",
		lineno=23];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f049cdab150>",
		fillcolor=turquoise,
		label="28:BL
q[3:0] <= q[3:0] + 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f049cdab190>]",
		style=filled,
		typ=Block];
	"23:IF" -> "28:BL"	[cond="['q']",
		label="!((q == 4'd9))",
		lineno=23];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f049cdab590>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f049cdab5d0>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f049cdab610>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f049cdab650>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f049cdab690>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"24:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['slowena']",
		label=slowena,
		lineno=21];
	"15:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f049cdab710>",
		fillcolor=turquoise,
		label="16:BL
q[3:0] <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f049cdab750>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f049cdab990>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
