{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671045579571 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671045579571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 20:19:39 2022 " "Processing started: Wed Dec 14 20:19:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671045579571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1671045579571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI -c Rproc_MD_MI --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rproc_MD_MI -c Rproc_MD_MI --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1671045579571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1671045579787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1671045579787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_cntl_seg_pkg " "Found design unit 1: retardos_cntl_seg_pkg" {  } { { "../../tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_I_pkg " "Found design unit 1: tipos_constan_memoria_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_secuenciamiento_pkg " "Found design unit 1: componentes_secuenciamiento_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_secuenciamiento_pkg " "Found design unit 1: Rcomponentes_secuenciamiento_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_cam_datos_pkg " "Found design unit 1: componentes_cam_datos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_cam_datos_pkg " "Found design unit 1: Rcomponentes_cam_datos_pkg" {  } { { "../../PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decodificador_pkg " "Found design unit 1: componentes_decodificador_pkg" {  } { { "../../../../LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_decodificador_pkg " "Found design unit 1: Rcomponentes_decodificador_pkg" {  } { { "../../PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MD_pkg " "Found design unit 1: componentes_MD_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MD_pkg " "Found design unit 1: Rcomponentes_MD_pkg" {  } { { "../../MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos_constan_memoria_pkg " "Found design unit 1: tipos_constan_memoria_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riscv32_coop_funct_pkg " "Found design unit 1: riscv32_coop_funct_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_pkg " "Found design unit 1: retardos_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_even_pkg " "Found design unit 1: retardos_even_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos_RegDes_pkg " "Found design unit 1: retardos_RegDes_pkg" {  } { { "../../tipos_constantes_pkg/retardos_RegDes_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_UF_pkg " "Found design unit 1: cte_tipos_UF_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cte_tipos_deco_camino_pkg " "Found design unit 1: cte_tipos_deco_camino_pkg" {  } { { "../../tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_disenyo_pkg " "Found design unit 1: param_disenyo_pkg" {  } { { "../../../../LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_control_seg_pkg " "Found design unit 1: componentes_control_seg_pkg" {  } { { "../../CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDes_pkg " "Found design unit 1: RegDes_pkg" {  } { { "../../REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_MI_pkg " "Found design unit 1: componentes_MI_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_MI_pkg " "Found design unit 1: Rcomponentes_MI_pkg" {  } { { "../../MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_proc_MD_MI_pkg " "Found design unit 1: componentes_proc_MD_MI_pkg" {  } { { "../../../../LAB4/PROC_SERIE/componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcomponentes_proc_MD_MI_pkg " "Found design unit 1: Rcomponentes_proc_MD_MI_pkg" {  } { { "../../componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_I_pkg " "Found design unit 1: inicializa_mem_I_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590882 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_I_pkg-body " "Found design unit 2: inicializa_mem_I_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inicializa_mem_pkg " "Found design unit 1: inicializa_mem_pkg" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590883 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inicializa_mem_pkg-body " "Found design unit 2: inicializa_mem_pkg-body" {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/Rproc_MD_MI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/Rproc_MD_MI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rproc_MD_MI-estructural " "Found design unit 1: Rproc_MD_MI-estructural" {  } { { "../CODIGO/Rproc_MD_MI.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/Rproc_MD_MI.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590885 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rproc_MD_MI " "Found entity 1: Rproc_MD_MI" {  } { { "../CODIGO/Rproc_MD_MI.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/Rproc_MD_MI.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1671045590885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Rproc_MD_MI " "Elaborating entity \"Rproc_MD_MI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1671045590988 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RregCP-comportamiento " "Found design unit 1: RregCP-comportamiento" {  } { { "RregCP.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590999 ""} { "Info" "ISGN_ENTITY_NAME" "1 RregCP " "Found entity 1: RregCP" {  } { { "RregCP.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045590999 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045590999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RregCP RregCP:regis_CP " "Elaborating entity \"RregCP\" for hierarchy \"RregCP:regis_CP\"" {  } { { "../CODIGO/Rproc_MD_MI.vhd" "regis_CP" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/Rproc_MD_MI.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST_INY_Pcero-estructural " "Found design unit 1: Rcam_MEM_INST_INY_Pcero-estructural" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST_INY_Pcero " "Found entity 1: Rcam_MEM_INST_INY_Pcero" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591012 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST_INY_Pcero Rcam_MEM_INST_INY_Pcero:Mem_INST " "Elaborating entity \"Rcam_MEM_INST_INY_Pcero\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\"" {  } { { "../CODIGO/Rproc_MD_MI.vhd" "Mem_INST" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/Rproc_MD_MI.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591014 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxIns-comportamiento " "Found design unit 1: muxIns-comportamiento" {  } { { "muxIns.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591025 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxIns " "Found entity 1: muxIns" {  } { { "muxIns.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxIns Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst " "Elaborating entity \"muxIns\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|muxIns:mux_inst\"" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "mux_inst" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591027 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_INST-estruc " "Found design unit 1: Rcam_MEM_INST-estruc" {  } { { "Rcam_MEM_INST.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_INST " "Found entity 1: Rcam_MEM_INST" {  } { { "Rcam_MEM_INST.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591037 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_INST Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR " "Elaborating entity \"Rcam_MEM_INST\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\"" {  } { { "Rcam_MEM_INST_INY_Pcero.vhd" "Mem_INSTR" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591039 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMI-rtl " "Found design unit 1: RMI-rtl" {  } { { "RMI.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591046 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMI " "Found entity 1: RMI" {  } { { "RMI.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMI Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst " "Elaborating entity \"RMI\" for hierarchy \"Rcam_MEM_INST_INY_Pcero:Mem_INST\|Rcam_MEM_INST:Mem_INSTR\|RMI:mem_inst\"" {  } { { "Rcam_MEM_INST.vhd" "mem_inst" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDeco_cam_dat_secu-estructural " "Found design unit 1: RDeco_cam_dat_secu-estructural" {  } { { "RDeco_cam_dat_secu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591060 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDeco_cam_dat_secu " "Found entity 1: RDeco_cam_dat_secu" {  } { { "RDeco_cam_dat_secu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591060 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDeco_cam_dat_secu RDeco_cam_dat_secu:procesa " "Elaborating entity \"RDeco_cam_dat_secu\" for hierarchy \"RDeco_cam_dat_secu:procesa\"" {  } { { "../CODIGO/Rproc_MD_MI.vhd" "procesa" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/Rproc_MD_MI.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591062 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rdecodificador-estructural " "Found design unit 1: Rdecodificador-estructural" {  } { { "Rdecodificador.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591071 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rdecodificador " "Found entity 1: Rdecodificador" {  } { { "Rdecodificador.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rdecodificador RDeco_cam_dat_secu:procesa\|Rdecodificador:deco " "Elaborating entity \"Rdecodificador\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\"" {  } { { "RDeco_cam_dat_secu.vhd" "deco" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_DL_N-comportamiento " "Found design unit 1: RDB_DL_N-comportamiento" {  } { { "RDB_DL_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591099 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_DL_N " "Found entity 1: RDB_DL_N" {  } { { "RDB_DL_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591099 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_DL_N RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|RDB_DL_N:RDL3_instr " "Elaborating entity \"RDB_DL_N\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|RDB_DL_N:RDL3_instr\"" {  } { { "Rdecodificador.vhd" "RDL3_instr" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591102 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-estructural " "Found design unit 1: decodificador-estructural" {  } { { "decodificador.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591113 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591113 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco " "Elaborating entity \"decodificador\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\"" {  } { { "Rdecodificador.vhd" "R_deco" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591115 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino-comportamiento " "Found design unit 1: decocamino-comportamiento" {  } { { "decocamino.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591125 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino " "Found entity 1: decocamino" {  } { { "decocamino.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591125 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decocamino RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decocamino:camino " "Elaborating entity \"decocamino\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decocamino:camino\"" {  } { { "decodificador.vhd" "camino" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591126 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-comportamiento " "Found design unit 1: decoopALU-comportamiento" {  } { { "decoopALU.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591139 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "decoopALU.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopALU RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopALU:ALU " "Elaborating entity \"decoopALU\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopALU:ALU\"" {  } { { "decodificador.vhd" "ALU" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591140 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopMD-comportamiento " "Found design unit 1: decoopMD-comportamiento" {  } { { "decoopMD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591154 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopMD " "Found entity 1: decoopMD" {  } { { "decoopMD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopMD RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopMD:MEMORIA " "Elaborating entity \"decoopMD\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopMD:MEMORIA\"" {  } { { "decodificador.vhd" "MEMORIA" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591156 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopSEC-comportamiento " "Found design unit 1: decoopSEC-comportamiento" {  } { { "decoopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591164 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopSEC " "Found entity 1: decoopSEC" {  } { { "decoopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopSEC RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopSEC:SECUEN " "Elaborating entity \"decoopSEC\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|decoopSEC:SECUEN\"" {  } { { "decodificador.vhd" "SECUEN" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591166 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco_excep-comportamiento " "Found design unit 1: deco_excep-comportamiento" {  } { { "deco_excep.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591176 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco_excep " "Found entity 1: deco_excep" {  } { { "deco_excep.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591176 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_excep RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|deco_excep:Inst_ERR " "Elaborating entity \"deco_excep\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rdecodificador:deco\|decodificador:R_deco\|deco_excep:Inst_ERR\"" {  } { { "decodificador.vhd" "Inst_ERR" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591178 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_datos-estructural " "Found design unit 1: Rcamino_datos-estructural" {  } { { "Rcamino_datos.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_datos " "Found entity 1: Rcamino_datos" {  } { { "Rcamino_datos.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_datos RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos " "Elaborating entity \"Rcamino_datos\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\"" {  } { { "RDeco_cam_dat_secu.vhd" "cam_datos" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591189 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTD-estructural " "Found design unit 1: RFMTD-estructural" {  } { { "RFMTD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591198 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTD " "Found entity 1: RFMTD" {  } { { "RFMTD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTD RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RFMTD:form_dat " "Elaborating entity \"RFMTD\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RFMTD:form_dat\"" {  } { { "Rcamino_datos.vhd" "form_dat" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591200 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDB_N-comportamiento " "Found design unit 1: RDB_N-comportamiento" {  } { { "RDB_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591208 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDB_N " "Found entity 1: RDB_N" {  } { { "RDB_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591208 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RFMTD:form_dat\|RDB_N:RDL3_FMTD\"" {  } { { "RFMTD.vhd" "RDL3_FMTD" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591210 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTD-compor " "Found design unit 1: FMTD-compor" {  } { { "FMTD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591218 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTD " "Found entity 1: FMTD" {  } { { "FMTD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTD RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD " "Elaborating entity \"FMTD\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RFMTD:form_dat\|FMTD:R_FMTD\"" {  } { { "RFMTD.vhd" "R_FMTD" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591220 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RBR-compor " "Found design unit 1: RBR-compor" {  } { { "RBR.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591230 ""} { "Info" "ISGN_ENTITY_NAME" "1 RBR " "Found entity 1: RBR" {  } { { "RBR.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RBR RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros " "Elaborating entity \"RBR\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\"" {  } { { "Rcamino_datos.vhd" "banco_registros" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDB_N RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1 " "Elaborating entity \"RDB_N\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|RDB_N:RDL3_IDL1\"" {  } { { "RBR.vhd" "RDL3_IDL1" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591233 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_N-comportamiento " "Found design unit 1: RD_N-comportamiento" {  } { { "RD_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591244 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_N " "Found entity 1: RD_N" {  } { { "RD_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591244 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|RD_N:RA4_IDE\"" {  } { { "RBR.vhd" "RA4_IDE" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591246 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_1-comportamiento " "Found design unit 1: RDI_1-comportamiento" {  } { { "RDI_1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591256 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_1 " "Found entity 1: RDI_1" {  } { { "RDI_1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591256 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_1 RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE " "Elaborating entity \"RDI_1\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|RDI_1:RA4_PE\"" {  } { { "RBR.vhd" "RA4_PE" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591258 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_1-comportamiento " "Found design unit 1: RD_1-comportamiento" {  } { { "RD_1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591266 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_1 " "Found entity 1: RD_1" {  } { { "RD_1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591266 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_1 RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE " "Elaborating entity \"RD_1\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|RD_1:RM5_PE\"" {  } { { "RBR.vhd" "RM5_PE" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591268 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "BR.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591277 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "BR.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591277 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|BR:R_BR " "Elaborating entity \"BR\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RBR:banco_registros\|BR:R_BR\"" {  } { { "RBR.vhd" "R_BR" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591278 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL1-estructural " "Found design unit 1: RmL1-estructural" {  } { { "RmL1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591287 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL1 " "Found entity 1: RmL1" {  } { { "RmL1.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591287 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL1 RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL1:muxL1 " "Elaborating entity \"RmL1\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL1:muxL1\"" {  } { { "Rcamino_datos.vhd" "muxL1" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL1:muxL1\|RD_N:RA4_CP " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL1:muxL1\|RD_N:RA4_CP\"" {  } { { "RmL1.vhd" "RA4_CP" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591292 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDI_N-comportamiento " "Found design unit 1: RDI_N-comportamiento" {  } { { "RDI_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591301 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDI_N " "Found entity 1: RDI_N" {  } { { "RDI_N.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591301 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL1:muxL1\|RDI_N:RA4_mL1 " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL1:muxL1\|RDI_N:RA4_mL1\"" {  } { { "RmL1.vhd" "RA4_mL1" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591303 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3-comportamiento " "Found design unit 1: mux3-comportamiento" {  } { { "mux3.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591310 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL1:muxL1\|mux3:muxRmL1 " "Elaborating entity \"mux3\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL1:muxL1\|mux3:muxRmL1\"" {  } { { "RmL1.vhd" "muxRmL1" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591311 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmL2-estructural " "Found design unit 1: RmL2-estructural" {  } { { "RmL2.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591322 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmL2 " "Found entity 1: RmL2" {  } { { "RmL2.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591322 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmL2 RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL2:muxL2 " "Elaborating entity \"RmL2\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL2:muxL2\"" {  } { { "Rcamino_datos.vhd" "muxL2" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-comportamiento " "Found design unit 1: mux2-comportamiento" {  } { { "mux2.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591337 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591337 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL2:muxL2\|mux2:muxRmL2 " "Elaborating entity \"mux2\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmL2:muxL2\|mux2:muxRmL2\"" {  } { { "RmL2.vhd" "muxRmL2" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ralu-compor " "Found design unit 1: Ralu-compor" {  } { { "Ralu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591348 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ralu " "Found entity 1: Ralu" {  } { { "Ralu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591348 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ralu RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|Ralu:alu_map " "Elaborating entity \"Ralu\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|Ralu:alu_map\"" {  } { { "Rcamino_datos.vhd" "alu_map" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|Ralu:alu_map\|RDI_N:RA4_opALU\"" {  } { { "Ralu.vhd" "RA4_opALU" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591352 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-compor " "Found design unit 1: alu-compor" {  } { { "alu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591363 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591363 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|Ralu:alu_map\|alu:R_alu " "Elaborating entity \"alu\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|Ralu:alu_map\|alu:R_alu\"" {  } { { "Ralu.vhd" "R_alu" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmES-estructural " "Found design unit 1: RmES-estructural" {  } { { "RmES.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591376 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmES " "Found entity 1: RmES" {  } { { "RmES.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmES RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmES:muxmES " "Elaborating entity \"RmES\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmES:muxmES\"" {  } { { "Rcamino_datos.vhd" "muxmES" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_N RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmES:muxmES\|RD_N:RM5_mES " "Elaborating entity \"RD_N\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmES:muxmES\|RD_N:RM5_mES\"" {  } { { "RmES.vhd" "RM5_mES" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591381 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_D-comportamiento " "Found design unit 1: RD_D-comportamiento" {  } { { "RD_D.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591390 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_D " "Found entity 1: RD_D" {  } { { "RD_D.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591390 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_D RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmES:muxmES\|RD_D:RM5_alu " "Elaborating entity \"RD_D\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_datos:cam_datos\|RmES:muxmES\|RD_D:RM5_alu\"" {  } { { "RmES.vhd" "RM5_alu" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591392 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RDECS-estructural " "Found design unit 1: RDECS-estructural" {  } { { "RDECS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591409 ""} { "Info" "ISGN_ENTITY_NAME" "1 RDECS " "Found entity 1: RDECS" {  } { { "RDECS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591409 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDECS RDeco_cam_dat_secu:procesa\|RDECS:control " "Elaborating entity \"RDECS\" for hierarchy \"RDeco_cam_dat_secu:procesa\|RDECS:control\"" {  } { { "RDeco_cam_dat_secu.vhd" "control" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RDI_N RDeco_cam_dat_secu:procesa\|RDECS:control\|RDI_N:RA4_opSEC " "Elaborating entity \"RDI_N\" for hierarchy \"RDeco_cam_dat_secu:procesa\|RDECS:control\|RDI_N:RA4_opSEC\"" {  } { { "RDECS.vhd" "RA4_opSEC" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591412 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECS-comporta " "Found design unit 1: DECS-comporta" {  } { { "DECS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591422 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECS " "Found entity 1: DECS" {  } { { "DECS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591422 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECS RDeco_cam_dat_secu:procesa\|RDECS:control\|DECS:R_DECS " "Elaborating entity \"DECS\" for hierarchy \"RDeco_cam_dat_secu:procesa\|RDECS:control\|DECS:R_DECS\"" {  } { { "RDECS.vhd" "R_DECS" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcamino_secuen-estructural " "Found design unit 1: Rcamino_secuen-estructural" {  } { { "Rcamino_secuen.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591434 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcamino_secuen " "Found entity 1: Rcamino_secuen" {  } { { "Rcamino_secuen.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcamino_secuen RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen " "Elaborating entity \"Rcamino_secuen\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\"" {  } { { "RDeco_cam_dat_secu.vhd" "cam_secuen" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591437 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuatro-comportamiento " "Found design unit 1: cuatro-comportamiento" {  } { { "cuatro.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591446 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuatro " "Found entity 1: cuatro" {  } { { "cuatro.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591446 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cuatro RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|cuatro:ctecuatro " "Elaborating entity \"cuatro\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|cuatro:ctecuatro\"" {  } { { "Rcamino_secuen.vhd" "ctecuatro" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591447 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador-comportamiento " "Found design unit 1: sumador-comportamiento" {  } { { "sumador.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591456 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|sumador:sumcuatro " "Elaborating entity \"sumador\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|sumador:sumcuatro\"" {  } { { "Rcamino_secuen.vhd" "sumcuatro" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591457 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTS-estructural " "Found design unit 1: RFMTS-estructural" {  } { { "RFMTS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591466 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTS " "Found entity 1: RFMTS" {  } { { "RFMTS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591466 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTS RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|RFMTS:formatearS " "Elaborating entity \"RFMTS\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|RFMTS:formatearS\"" {  } { { "Rcamino_secuen.vhd" "formatearS" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591468 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTS-compor " "Found design unit 1: FMTS-compor" {  } { { "FMTS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591478 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTS " "Found entity 1: FMTS" {  } { { "FMTS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591478 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTS RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS " "Elaborating entity \"FMTS\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|RFMTS:formatearS\|FMTS:R_FMTS\"" {  } { { "RFMTS.vhd" "R_FMTS" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591479 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rmuxdirec-estructural " "Found design unit 1: Rmuxdirec-estructural" {  } { { "Rmuxdirec.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591489 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rmuxdirec " "Found entity 1: Rmuxdirec" {  } { { "Rmuxdirec.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591489 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rmuxdirec RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rmuxdirec:muxrelatindex " "Elaborating entity \"Rmuxdirec\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rmuxdirec:muxrelatindex\"" {  } { { "Rcamino_secuen.vhd" "muxrelatindex" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591490 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxdirec-comportamiento " "Found design unit 1: muxdirec-comportamiento" {  } { { "muxdirec.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591505 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxdirec " "Found entity 1: muxdirec" {  } { { "muxdirec.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxdirec RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rmuxdirec:muxrelatindex\|muxdirec:R_mSI " "Elaborating entity \"muxdirec\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rmuxdirec:muxrelatindex\|muxdirec:R_mSI\"" {  } { { "Rmuxdirec.vhd" "R_mSI" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591507 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rsum_secu-estructural " "Found design unit 1: Rsum_secu-estructural" {  } { { "Rsum_secu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591516 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rsum_secu " "Found entity 1: Rsum_secu" {  } { { "Rsum_secu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591516 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rsum_secu RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rsum_secu:sumrelatindex " "Elaborating entity \"Rsum_secu\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rsum_secu:sumrelatindex\"" {  } { { "Rcamino_secuen.vhd" "sumrelatindex" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591518 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_secu-comportamiento " "Found design unit 1: sum_secu-comportamiento" {  } { { "sum_secu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591530 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_secu " "Found entity 1: sum_secu" {  } { { "sum_secu.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591530 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_secu RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rsum_secu:sumrelatindex\|sum_secu:R_sum_secu " "Elaborating entity \"sum_secu\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rsum_secu:sumrelatindex\|sum_secu:R_sum_secu\"" {  } { { "Rsum_secu.vhd" "R_sum_secu" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591533 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/Reval.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/Reval.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reval-estructural " "Found design unit 1: Reval-estructural" {  } { { "Reval.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/Reval.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591542 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reval " "Found entity 1: Reval" {  } { { "Reval.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/Reval.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591542 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reval RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Reval:evaluar " "Elaborating entity \"Reval\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Reval:evaluar\"" {  } { { "Rcamino_secuen.vhd" "evaluar" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591544 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eval-comport " "Found design unit 1: eval-comport" {  } { { "eval.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591555 ""} { "Info" "ISGN_ENTITY_NAME" "1 eval " "Found entity 1: eval" {  } { { "eval.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591555 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eval RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Reval:evaluar\|eval:R_eval " "Elaborating entity \"eval\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Reval:evaluar\|eval:R_eval\"" {  } { { "Reval.vhd" "R_eval" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/Reval.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591557 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RmuxmSIC-estructural " "Found design unit 1: RmuxmSIC-estructural" {  } { { "RmuxmSIC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591567 ""} { "Info" "ISGN_ENTITY_NAME" "1 RmuxmSIC " "Found entity 1: RmuxmSIC" {  } { { "RmuxmSIC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591567 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RmuxmSIC RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|RmuxmSIC:nuxSIC " "Elaborating entity \"RmuxmSIC\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|RmuxmSIC:nuxSIC\"" {  } { { "Rcamino_secuen.vhd" "nuxSIC" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591569 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rmxsecseg-estructural " "Found design unit 1: Rmxsecseg-estructural" {  } { { "Rmxsecseg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591584 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rmxsecseg " "Found entity 1: Rmxsecseg" {  } { { "Rmxsecseg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591584 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rmxsecseg RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rmxsecseg:mxsecseg " "Elaborating entity \"Rmxsecseg\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|Rmxsecseg:mxsecseg\"" {  } { { "Rcamino_secuen.vhd" "mxsecseg" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591586 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MI-comport " "Found design unit 1: acceso_MI-comport" {  } { { "acceso_MI.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591597 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MI " "Found entity 1: acceso_MI" {  } { { "acceso_MI.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MI RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|acceso_MI:compro_acc " "Elaborating entity \"acceso_MI\" for hierarchy \"RDeco_cam_dat_secu:procesa\|Rcamino_secuen:cam_secuen\|acceso_MI:compro_acc\"" {  } { { "Rcamino_secuen.vhd" "compro_acc" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591599 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rcam_MEM_DATOS-estruc " "Found design unit 1: Rcam_MEM_DATOS-estruc" {  } { { "Rcam_MEM_DATOS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rcam_MEM_DATOS " "Found entity 1: Rcam_MEM_DATOS" {  } { { "Rcam_MEM_DATOS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rcam_MEM_DATOS Rcam_MEM_DATOS:Mem_DATOS " "Elaborating entity \"Rcam_MEM_DATOS\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\"" {  } { { "../CODIGO/Rproc_MD_MI.vhd" "Mem_DATOS" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/Rproc_MD_MI.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591615 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTE-estructural " "Found design unit 1: RFMTE-estructural" {  } { { "RFMTE.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591624 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTE " "Found entity 1: RFMTE" {  } { { "RFMTE.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591624 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTE Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc " "Elaborating entity \"RFMTE\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc\"" {  } { { "Rcam_MEM_DATOS.vhd" "Rform_esc" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591627 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-estructural " "Found design unit 1: FMTE-estructural" {  } { { "FMTE.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591640 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "FMTE.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591640 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTE Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc\|FMTE:R_FMTE " "Elaborating entity \"FMTE\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc\|FMTE:R_FMTE\"" {  } { { "RFMTE.vhd" "R_FMTE" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591642 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinearE-estructura " "Found design unit 1: alinearE-estructura" {  } { { "alinearE.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591650 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinearE " "Found entity 1: alinearE" {  } { { "alinearE.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinearE Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE " "Elaborating entity \"alinearE\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\"" {  } { { "FMTE.vhd" "alinaE" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591652 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1671045591653 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2M-comportamiento " "Found design unit 1: mux2M-comportamiento" {  } { { "mux2M.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591661 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2M " "Found entity 1: mux2M" {  } { { "mux2M.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2M Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma " "Elaborating entity \"mux2M\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc\|FMTE:R_FMTE\|alinearE:alinaE\|mux2M:\\columna:1:iter:1:filab:2:gencoluma\"" {  } { { "alinearE.vhd" "\\columna:1:iter:1:filab:2:gencoluma" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sel_byte-estructura " "Found design unit 1: sel_byte-estructura" {  } { { "sel_byte.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591676 ""} { "Info" "ISGN_ENTITY_NAME" "1 sel_byte " "Found entity 1: sel_byte" {  } { { "sel_byte.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591676 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_byte Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte " "Elaborating entity \"sel_byte\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTE:Rform_esc\|FMTE:R_FMTE\|sel_byte:selecE_byte\"" {  } { { "FMTE.vhd" "selecE_byte" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591677 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RMD-rtl " "Found design unit 1: RMD-rtl" {  } { { "RMD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591689 ""} { "Info" "ISGN_ENTITY_NAME" "1 RMD " "Found entity 1: RMD" {  } { { "RMD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591689 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RMD Rcam_MEM_DATOS:Mem_DATOS\|RMD:Rmem_dat " "Elaborating entity \"RMD\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RMD:Rmem_dat\"" {  } { { "Rcam_MEM_DATOS.vhd" "Rmem_dat" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591691 ""}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "temp_mem ini_mem_pkg.vhd(30) " "VHDL Variable Declaration warning at ini_mem_pkg.vhd(30): used default initial value for variable \"temp_mem\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "../../../../LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd" 30 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1671045591692 "|Rproc_MD_MI|Rcam_MEM_DATOS:Mem_DATOS|RMD:Rmem_dat"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFMTL-estructural " "Found design unit 1: RFMTL-estructural" {  } { { "RFMTL.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591700 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFMTL " "Found entity 1: RFMTL" {  } { { "RFMTL.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591700 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFMTL Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec " "Elaborating entity \"RFMTL\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec\"" {  } { { "Rcam_MEM_DATOS.vhd" "Rform_lec" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591703 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-estructural " "Found design unit 1: FMTL-estructural" {  } { { "FMTL.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591721 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "FMTL.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL " "Elaborating entity \"FMTL\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\"" {  } { { "RFMTL.vhd" "R_FMTL" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591723 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alinear-estructural " "Found design unit 1: alinear-estructural" {  } { { "alinear.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591733 ""} { "Info" "ISGN_ENTITY_NAME" "1 alinear " "Found entity 1: alinear" {  } { { "alinear.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alinear Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina " "Elaborating entity \"alinear\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|alinear:alina\"" {  } { { "FMTL.vhd" "alina" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591735 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "conexiones " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"conexiones\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1671045591736 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_sel_signo-comportamiento " "Found design unit 1: FMTL_sel_signo-comportamiento" {  } { { "FMTL_sel_signo.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591747 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_sel_signo " "Found entity 1: FMTL_sel_signo" {  } { { "FMTL_sel_signo.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591747 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_sel_signo Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig " "Elaborating entity \"FMTL_sel_signo\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_sel_signo:sel_sig\"" {  } { { "FMTL.vhd" "sel_sig" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591749 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL_extsig-estructural " "Found design unit 1: FMTL_extsig-estructural" {  } { { "FMTL_extsig.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591759 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL_extsig " "Found entity 1: FMTL_extsig" {  } { { "FMTL_extsig.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591759 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL_extsig Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig " "Elaborating entity \"FMTL_extsig\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|RFMTL:Rform_lec\|FMTL:R_FMTL\|FMTL_extsig:ext_sig\"" {  } { { "FMTL.vhd" "ext_sig" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Racceso_MD-estructural " "Found design unit 1: Racceso_MD-estructural" {  } { { "Racceso_MD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591775 ""} { "Info" "ISGN_ENTITY_NAME" "1 Racceso_MD " "Found entity 1: Racceso_MD" {  } { { "Racceso_MD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591775 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Racceso_MD Rcam_MEM_DATOS:Mem_DATOS\|Racceso_MD:Rcompro_acc " "Elaborating entity \"Racceso_MD\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|Racceso_MD:Rcompro_acc\"" {  } { { "Rcam_MEM_DATOS.vhd" "Rcompro_acc" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591777 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acceso_MD-comport " "Found design unit 1: acceso_MD-comport" {  } { { "acceso_MD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591787 ""} { "Info" "ISGN_ENTITY_NAME" "1 acceso_MD " "Found entity 1: acceso_MD" {  } { { "acceso_MD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591787 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acceso_MD Rcam_MEM_DATOS:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso " "Elaborating entity \"acceso_MD\" for hierarchy \"Rcam_MEM_DATOS:Mem_DATOS\|Racceso_MD:Rcompro_acc\|acceso_MD:R_acceso\"" {  } { { "Racceso_MD.vhd" "R_acceso" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB-estructural " "Found design unit 1: LIB-estructural" {  } { { "LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591799 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB " "Found entity 1: LIB" {  } { { "LIB.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591799 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIB LIB:logica_LIB " "Elaborating entity \"LIB\" for hierarchy \"LIB:logica_LIB\"" {  } { { "../CODIGO/Rproc_MD_MI.vhd" "logica_LIB" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/ENSAMBLADO/CODIGO/Rproc_MD_MI.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591801 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RdecoPBRopSEC-estructural " "Found design unit 1: RdecoPBRopSEC-estructural" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591813 ""} { "Info" "ISGN_ENTITY_NAME" "1 RdecoPBRopSEC " "Found entity 1: RdecoPBRopSEC" {  } { { "RdecoPBRopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591813 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RdecoPBRopSEC LIB:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC " "Elaborating entity \"RdecoPBRopSEC\" for hierarchy \"LIB:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\"" {  } { { "LIB.vhd" "R_decPBRSEC" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591816 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoPBRopSEC-comportamiento " "Found design unit 1: decoPBRopSEC-comportamiento" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591831 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoPBRopSEC " "Found entity 1: decoPBRopSEC" {  } { { "decoPBRopSEC.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591831 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoPBRopSEC LIB:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC " "Elaborating entity \"decoPBRopSEC\" for hierarchy \"LIB:logica_LIB\|RdecoPBRopSEC:R_decPBRSEC\|decoPBRopSEC:decPBRSEC\"" {  } { { "RdecoPBRopSEC.vhd" "decPBRSEC" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591847 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RD-estructural " "Found design unit 1: ensam_RD-estructural" {  } { { "ensam_RD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591866 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RD " "Found entity 1: ensam_RD" {  } { { "ensam_RD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591866 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RD LIB:logica_LIB\|ensam_RD:R_dat " "Elaborating entity \"ensam_RD\" for hierarchy \"LIB:logica_LIB\|ensam_RD:R_dat\"" {  } { { "LIB.vhd" "R_dat" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591869 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRD-estructural " "Found design unit 1: senya_cntlRD-estructural" {  } { { "senya_cntlRD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591878 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRD " "Found entity 1: senya_cntlRD" {  } { { "senya_cntlRD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRD LIB:logica_LIB\|ensam_RD:R_dat\|senya_cntlRD:senyales_cntl " "Elaborating entity \"senya_cntlRD\" for hierarchy \"LIB:logica_LIB\|ensam_RD:R_dat\|senya_cntlRD:senyales_cntl\"" {  } { { "ensam_RD.vhd" "senyales_cntl" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591880 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 valreg-compor " "Found design unit 1: valreg-compor" {  } { { "valreg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591897 ""} { "Info" "ISGN_ENTITY_NAME" "1 valreg " "Found entity 1: valreg" {  } { { "valreg.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591897 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "valreg LIB:logica_LIB\|ensam_RD:R_dat\|valreg:genvalreg " "Elaborating entity \"valreg\" for hierarchy \"LIB:logica_LIB\|ensam_RD:R_dat\|valreg:genvalreg\"" {  } { { "ensam_RD.vhd" "genvalreg" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDD-estructural " "Found design unit 1: LDD-estructural" {  } { { "LDD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591910 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDD " "Found entity 1: LDD" {  } { { "LDD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591910 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDD LIB:logica_LIB\|ensam_RD:R_dat\|LDD:LDDat " "Elaborating entity \"LDD\" for hierarchy \"LIB:logica_LIB\|ensam_RD:R_dat\|LDD:LDDat\"" {  } { { "ensam_RD.vhd" "LDDat" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591913 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cero LDD.vhd(95) " "VHDL Signal Declaration warning at LDD.vhd(95): used explicit default value for signal \"cero\" because signal was never assigned a value" {  } { { "LDD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1671045591914 "|Rproc_MD_MI|LIB:logica_LIB|ensam_RD:R_dat|LDD:LDDat"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-compor " "Found design unit 1: cmp-compor" {  } { { "cmp.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591926 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "cmp.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp LIB:logica_LIB\|ensam_RD:R_dat\|LDD:LDDat\|cmp:not_comp1 " "Elaborating entity \"cmp\" for hierarchy \"LIB:logica_LIB\|ensam_RD:R_dat\|LDD:LDDat\|cmp:not_comp1\"" {  } { { "LDD.vhd" "not_comp1" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591928 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRD-comportamiento " "Found design unit 1: LDRD-comportamiento" {  } { { "LDRD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591947 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRD " "Found entity 1: LDRD" {  } { { "LDRD.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRD/CODIGO/LDRD.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRD LIB:logica_LIB\|ensam_RD:R_dat\|LDRD:R_dat " "Elaborating entity \"LDRD\" for hierarchy \"LIB:logica_LIB\|ensam_RD:R_dat\|LDRD:R_dat\"" {  } { { "ensam_RD.vhd" "R_dat" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591948 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensam_RS-estructural " "Found design unit 1: ensam_RS-estructural" {  } { { "ensam_RS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591957 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensam_RS " "Found entity 1: ensam_RS" {  } { { "ensam_RS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensam_RS LIB:logica_LIB\|ensam_RS:R_Sec " "Elaborating entity \"ensam_RS\" for hierarchy \"LIB:logica_LIB\|ensam_RS:R_Sec\"" {  } { { "LIB.vhd" "R_Sec" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 senya_cntlRS-estructural " "Found design unit 1: senya_cntlRS-estructural" {  } { { "senya_cntlRS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591973 ""} { "Info" "ISGN_ENTITY_NAME" "1 senya_cntlRS " "Found entity 1: senya_cntlRS" {  } { { "senya_cntlRS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "senya_cntlRS LIB:logica_LIB\|ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl " "Elaborating entity \"senya_cntlRS\" for hierarchy \"LIB:logica_LIB\|ensam_RS:R_Sec\|senya_cntlRS:senyales_cntl\"" {  } { { "ensam_RS.vhd" "senyales_cntl" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LDRS-comportamiento " "Found design unit 1: LDRS-comportamiento" {  } { { "LDRS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591990 ""} { "Info" "ISGN_ENTITY_NAME" "1 LDRS " "Found entity 1: LDRS" {  } { { "LDRS.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045591990 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045591990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDRS LIB:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec " "Elaborating entity \"LDRS\" for hierarchy \"LIB:logica_LIB\|ensam_RS:R_Sec\|LDRS:R_sec\"" {  } { { "ensam_RS.vhd" "R_sec" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045591994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd 2 1 " "Using design file /home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LGR-comportamiento " "Found design unit 1: LGR-comportamiento" {  } { { "LGR.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045592003 ""} { "Info" "ISGN_ENTITY_NAME" "1 LGR " "Found entity 1: LGR" {  } { { "LGR.vhd" "" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671045592003 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1671045592003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LGR LIB:logica_LIB\|LGR:R_lgr " "Elaborating entity \"LGR\" for hierarchy \"LIB:logica_LIB\|LGR:R_lgr\"" {  } { { "LIB.vhd" "R_lgr" { Text "/home/eloi/Documents/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/LIB/CODIGO/LIB.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1671045592005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "828 " "Peak virtual memory: 828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671045592577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 20:19:52 2022 " "Processing ended: Wed Dec 14 20:19:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671045592577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671045592577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671045592577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1671045592577 ""}
