Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 14:41:53 2024
| Host         : B450 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   362 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |    50 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            3 |
| No           | No                    | Yes                    |             164 |           63 |
| No           | Yes                   | No                     |              16 |           16 |
| Yes          | No                    | No                     |              16 |            5 |
| Yes          | No                    | Yes                    |              34 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------+---------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |     Enable Signal     |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+-----------------------+---------------------------------------+------------------+----------------+--------------+
|  prng_u0/data_next_reg[0]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[2]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[15]_LDC_i_1_n_0 |                       | prng_u0/data_next_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[3]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[13]_LDC_i_1_n_0 |                       | prng_u0/data_next_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[6]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[4]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[14]_LDC_i_1_n_0 |                       | prng_u0/data_next_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[5]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[7]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[11]_LDC_i_1_n_0 |                       | prng_u0/data_next_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[12]_LDC_i_1_n_0 |                       | prng_u0/data_next_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[1]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[10]_LDC_i_1_n_0 |                       | prng_u0/data_next_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[8]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  prng_u0/data_next_reg[9]_LDC_i_1_n_0  |                       | prng_u0/data_next_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clock_div_u1/clkout_r                 |                       | btn_IBUF[1]                           |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              |                       | prng_u0/data_next_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[15]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[13]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[14]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[11]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[12]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_BUFG                              | prng_u0/data_next_1   | prng_u0/data_next_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clock_div_u0/clk_uart                 | uart_tx_u0/tx_i_1_n_0 | btn_IBUF[1]                           |                1 |              2 |         2.00 |
|  clock_div_u0/clk_uart                 |                       | btn_IBUF[1]                           |                2 |              7 |         3.50 |
|  clk_div_u1/CLK                        |                       | btn_IBUF[1]                           |                5 |             12 |         2.40 |
|  clk_BUFG                              |                       |                                       |                3 |             16 |         5.33 |
|  clk_BUFG                              | prng_u0/c             | btn_IBUF[1]                           |                4 |             16 |         4.00 |
|  clk_BUFG                              | prng_u0/rstn          |                                       |                5 |             16 |         3.20 |
|  clock_div_u3/clkout_r_reg_0           |                       | btn_IBUF[1]                           |                4 |             25 |         6.25 |
|  clk_BUFG                              |                       | btn_IBUF[1]                           |               12 |             32 |         2.67 |
|  sysclk_IBUF_BUFG                      |                       | btn_IBUF[1]                           |               23 |             71 |         3.09 |
+----------------------------------------+-----------------------+---------------------------------------+------------------+----------------+--------------+


