ðŸ§  RVX10-P: Five-Stage Pipelined RISC-V Processor

A high-performance pipelined core implementing the RISC-V RV32I instruction set with RVX10 custom extensions for enhanced arithmetic and bitwise capabilities.

âš™ï¸ Architecture Summary
ðŸ§© Pipeline Structure

Stages: IF â†’ ID â†’ EX â†’ MEM â†’ WB

Base ISA: RV32I (32-bit integer instructions)

Register File: 32 registers (x0â€“x31, where x0 is hardwired to zero)

Memory Design: Harvard architecture (separate instruction and data memory paths)

âš¡ Hazard Management

âœ… Forwarding from MEM/WB to EX stage

âœ… One-cycle stall for load-use hazards

âœ… Store forwarding to maintain consistency

âœ… Predict-not-taken branch prediction (1-cycle penalty)

âœ… Pipeline flush on taken branches/jumps

ðŸ§® RVX10 Instruction Extensions

The design adds 10 custom instructions using the CUSTOM-0 opcode slot, boosting performance on specific operations.

Type	Instructions
Bitwise	andn, orn, xnor
Comparison	min, max, minu, maxu
Rotation	rol, ror
Arithmetic	abs
ðŸš€ Performance Overview

Average CPI: 1.2 â€“ 1.3

Pipeline Utilization: 77% â€“ 83%

Target Clock Frequency: ~500 MHz (â‰ˆ2 ns period)

Peak Performance: ~400 MIPS

ðŸ—‚ï¸ Project Directory
rvx10_P/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ datapath.sv              # Core pipeline and datapath logic
â”‚   â”œâ”€â”€ riscvpipeline.sv         # Top-level integration module
â”‚   â”œâ”€â”€ controller.sv            # Control signal generation
â”‚   â”œâ”€â”€ forwarding_unit.sv       # Handles forwarding paths
â”‚   â””â”€â”€ hazard_unit.sv           # Detects and stalls on load-use hazards
â”‚
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ tb_pipeline.sv           # Basic functionality testbench
â”‚   â””â”€â”€ tb_pipeline_hazard.sv    # Hazard testing environment
â”‚
â”œâ”€â”€ tests/
â”‚   â”œâ”€â”€ rvx10_pipeline.hex       # Base test program
â”‚   â””â”€â”€ rvx10_hazard_test.hex    # Hazard validation test
â”‚
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ REPORT.md                # Design report
â”‚
â””â”€â”€ README.md                    # This documentation

ðŸ”§ Setup and Tools
Requirements

Icarus Verilog (iverilog): for Verilog simulation

GTKWave: waveform visualization (optional)

Make: for build automation (optional)

Installation
Ubuntu / Debian
sudo apt update
sudo apt install iverilog gtkwave

macOS
brew install icarus-verilog gtkwave

â–¶ï¸ Getting Started
1ï¸âƒ£ Clone the Repository
git clone https://github.com/yourusername/rvx10_P.git
cd rvx10_P

2ï¸âƒ£ Build the Project
iverilog -g2012 -o pipeline_tb src/*.sv tb/tb_pipeline.sv

3ï¸âƒ£ Run Simulation
vvp pipeline_tb

ðŸ“Š Sample Simulation Output
STORE @ 96 = 0x00000000 (t=55000)
WB stage: Writing 5 to x10  t=75000
WB stage: Writing 3 to x11  t=85000
RVX10 EX stage: ALU result = 4 -> x5  t=105000
FORWARDING: EX-to-EX detected for x5 at t=120000
STORE @ 100 = 0x00000019 (t=325000)
Simulation succeeded
CHECKSUM (x28) = 25 (0x00000019)

ðŸ”¹ Performance Summary
========== PIPELINE PERFORMANCE ==========
Total Cycles:         30
Instructions Retired: 25
Stall Cycles:         0
Flush Cycles:         0
Average CPI:          1.20
Pipeline Efficiency:  83.3%
==========================================

ðŸ§ª Testing
Functional Verification

To verify the core pipeline and custom instructions:

iverilog -g2012 -o pipeline_tb src/*.sv tb/tb_pipeline.sv
vvp pipeline_tb


Program Used: tests/rvx10_pipeline.hex

Expected Behavior:

Load-use stalls: 4

Forwarding events: 18

Total stores: 8

Average CPI: 1.29

ðŸ“ˆ Viewing Waveforms

To visualize execution in GTKWave:

iverilog -g2012 -o pipeline_tb src/*.sv tb/tb_pipeline.sv
vvp pipeline_tb -vcd
gtkwave dump.vcd