
Version 1.0;

ProgramStyle = Modular;
TestPlan ARR_VPU;
Import ARR_VPU.usrv;

Import PrimePatConfigTestMethod.xml;
Import OASIS_UserFunc_tt.xml;
Import PrimeShmooTestMethod.xml;
Import MbistRasterTC.xml;
Import PrimeHvqkTestMethod.xml;
Import OASIS_VFDM_tt.xml;
Import PrimeMbistVminSearchTestMethod.xml;
Import OASIS_Screen_tt.xml;
Import PrimeVminSearchTestMethod.xml;

Counters
{
	n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_0,
	n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_5,
	n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_6,
	n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_7,
	n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_8,
	n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_9,
	n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_0,
	n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_5,
	n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_6,
	n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_7,
	n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_8,
	n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_9,
	n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_0,
	n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_2,
	n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_3,
	n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_4,
	n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_5,
	n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_0,
	n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_5,
	n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_6,
	n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_7,
	n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_8,
	n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_9,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_0,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_5,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_6,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_7,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_8,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_9,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_0,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_2,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_3,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_4,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_5,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_0,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_5,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_6,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_7,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_8,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_9,
	n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_0,
	n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_5,
	n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_6,
	n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_7,
	n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_8,
	n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_9,
	n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_0,
	n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_2,
	n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_3,
	n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_4,
	n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_5,
	n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_0,
	n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_5,
	n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_6,
	n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_7,
	n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_8,
	n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_9,
	n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_0,
	n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_5,
	n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_6,
	n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_7,
	n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_8,
	n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_9,
	n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_0,
	n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_2,
	n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_3,
	n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_4,
	n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_5,
	n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_0,
	n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_5,
	n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_6,
	n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_7,
	n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_8,
	n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_9,
	n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_0,
	n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_5,
	n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_6,
	n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_7,
	n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_8,
	n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_9,
	n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_0,
	n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_2,
	n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_3,
	n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_4,
	n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_5,
	n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_0,
	n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_5,
	n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_6,
	n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_7,
	n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_8,
	n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_9,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_0,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_5,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_6,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_7,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_8,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_9,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_0,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_2,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_3,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_4,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_5,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_0,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_5,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_6,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_7,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_8,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_9,
	n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_0,
	n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_5,
	n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_6,
	n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_7,
	n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_8,
	n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_9,
	n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_0,
	n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_2,
	n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_3,
	n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_4,
	n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_5,
	n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_0,
	n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_5,
	n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_6,
	n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_7,
	n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_8,
	n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_9,
	n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_0,
	n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_5,
	n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_6,
	n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_7,
	n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_8,
	n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_9,
	n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_0,
	n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_2,
	n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_3,
	n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_4,
	n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_5,
	n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_0,
	n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_5,
	n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_6,
	n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_7,
	n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_8,
	n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_9,
	n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_0,
	n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_5,
	n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_6,
	n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_7,
	n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_8,
	n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_9,
	n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_0,
	n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_2,
	n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_3,
	n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_4,
	n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_5,
	n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_0,
	n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_5,
	n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_6,
	n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_7,
	n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_8,
	n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_9,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_0,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_5,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_6,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_7,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_8,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_9,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_0,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_2,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_3,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_4,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_5,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_0,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_5,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_6,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_7,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_8,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_9,
	n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_0,
	n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_5,
	n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_6,
	n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_7,
	n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_8,
	n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_9,
	n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_0,
	n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_2,
	n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_3,
	n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_4,
	n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_5,
	n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_0,
	n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_5,
	n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_6,
	n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_7,
	n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_8,
	n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_9,
	n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_0,
	n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_5,
	n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_6,
	n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_7,
	n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_8,
	n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_9,
	n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_0,
	n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_2,
	n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_3,
	n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_4,
	n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_5,
	n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_0,
	n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_5,
	n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_6,
	n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_7,
	n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_8,
	n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_9,
	n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_0,
	n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_5,
	n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_6,
	n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_7,
	n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_8,
	n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_9,
	n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_0,
	n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_2,
	n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_3,
	n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_4,
	n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_5,
	n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_0,
	n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_5,
	n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_6,
	n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_7,
	n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_8,
	n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_9,
	n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_0,
	n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_5,
	n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_6,
	n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_7,
	n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_8,
	n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_9,
	n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_0,
	n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_2,
	n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_3,
	n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_4,
	n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_5,
	n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_0,
	n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_5,
	n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_6,
	n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_7,
	n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_8,
	n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_9,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_0,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_5,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_6,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_7,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_8,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_9,
	n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_0,
	n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_2,
	n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_3,
	n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_4,
	n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_5,
	n61300050_fail_ALL_VPU_SCREEN_E_BEGIN_TITO_VCCSA_NOM_LFM_JOIN_BISR_0,
	n61300050_fail_ALL_VPU_SCREEN_E_BEGIN_TITO_VCCSA_NOM_LFM_JOIN_BISR_2,
	n61300051_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_ALL_0,
	n21300052_fail_XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF_0,
	n21300053_fail_XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR_0,
	n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_0,
	n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_5,
	n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_6,
	n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_7,
	n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_8,
	n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_9,
	n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_0,
	n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_5,
	n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_6,
	n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_7,
	n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_8,
	n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_9,
	n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_0,
	n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_5,
	n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_6,
	n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_7,
	n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_8,
	n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_9,
	n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_0,
	n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_5,
	n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_6,
	n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_7,
	n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_8,
	n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_9,
	n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_0,
	n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_5,
	n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_6,
	n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_7,
	n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_8,
	n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_9,
	n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_0,
	n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_5,
	n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_6,
	n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_7,
	n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_8,
	n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_9,
	n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_0,
	n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_5,
	n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_6,
	n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_7,
	n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_8,
	n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_9,
	n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_0,
	n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_5,
	n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_6,
	n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_7,
	n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_8,
	n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_9,
	n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_0,
	n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_5,
	n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_6,
	n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_7,
	n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_8,
	n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_9,
	n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_0,
	n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_5,
	n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_6,
	n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_7,
	n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_8,
	n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_9,
	n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_0,
	n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_5,
	n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_6,
	n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_7,
	n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_8,
	n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_9,
	n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_0,
	n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_5,
	n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_6,
	n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_7,
	n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_8,
	n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_9,
	n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_0,
	n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_5,
	n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_6,
	n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_7,
	n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_8,
	n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_9,
	n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_0,
	n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_5,
	n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_6,
	n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_7,
	n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_8,
	n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_9,
	n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_0,
	n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_5,
	n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_6,
	n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_7,
	n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_8,
	n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_9,
	n61310000_fail_XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL_0,
	n61310001_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21310008_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21310009_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR_0,
	n61310002_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n61310003_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n61310004_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n61310005_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n61310006_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n61310007_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n21310010_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n21310011_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n21310012_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n21310013_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n21310014_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n21310015_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n17610300_fail_XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL_0,
	n61210315_fail_XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL_0,
	n61210316_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21210323_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21210324_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR_0,
	n61210317_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n61210318_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n61210319_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n61210320_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n61210321_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n61210322_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n21210325_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n21210326_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n21210327_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n21210328_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n21210329_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n21210330_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n61320000_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_0,
	n61320001_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE_0,
	n21320008_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21320009_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR_0,
	n61320002_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n61320003_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n61320004_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n61320005_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n61320006_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n61320007_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n21320010_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n21320011_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n21320012_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n21320013_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n21320014_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n21320015_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n17610016_fail_XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL_0,
	n61320020_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU_0,
	n61320021_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE_0,
	n21320022_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21320023_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR_0,
	n61320024_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n61320025_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n61320026_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n61320027_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n61320028_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n61320029_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n21320030_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n21320031_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n21320032_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n21320033_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n21320034_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n21320035_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5_0
} # End of Test Counter Definition

Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp3_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp3_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_ssa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "HRY";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "hry";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_lsa_bira_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "IP_CPU::XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "RepShareBira";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "hry";
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 1000000;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10
{
	BypassPort = 1;
	CtvCapturePins = "IP_CPU::XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "rast";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test iCScreenTest ALL_VPU_SCREEN_E_BEGIN_TITO_VCCSA_NOM_LFM_JOIN_BISR
{
	bypass_global = "1";
	screen_custom_file = "./Modules/ARR_COMMON/InputFiles/ResetDFFCustom.txt";
	screen_custom_setpoint = "DUMMY";
	screen_test_set = "CombineGSDSvpu";
	screen_tests_file = "./Modules/ARR_VPU/InputFiles/CombineGSDSvpu.txt";
}

Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_ALL
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUBUTR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCUserFuncTest XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF
{
	bypass_global = "1";
	function_name = "VFDM_UF!ProcessVFDMOutputs";
	function_parameter = "hcs_size=ARR_COMMON.I.HCS_SIZE,fds_size=ARR_COMMON.I.FDS_SIZE,WA=disable";
}
Test PrimePatConfigTestMethod XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR
{
	BypassPort = 1;
	ConfigurationFile = "./Modules/ARR_VPU/InputFiles/PatConfig_MbistRepair.setpoints.json";
	SetPoint = "DF_io_from_BISR_SharedStorage";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp3_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp4_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp5_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp6_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp7_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp8_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp9_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_ssa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "";
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10
{
	BypassPort = 1;
	FeatureSwitchSettings = "";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "array_mbist_soc_begin_tito_vbtr_bp10_lsa_bhry_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_COMMON/InputFiles/MBIST_HRY_ALL.json";
	MappingConfig = "./Modules/ARR_COMMON/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "PostRepair";
	BisrMode = "compress"; # Compressed_skippatmod, Off
	PrintToItuff = "hry";
	FailCaptureCount = 99999;
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_xsa_all_parallperstep_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2200";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_vcpu_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2201";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_vcpu_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2208";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_vbtr_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2209";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til0_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2202";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til1_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2203";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til2_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2204";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til3_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2205";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til4_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2206";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til5_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2207";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til0_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2210";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til1_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2211";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til2_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2212";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til3_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2213";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til4_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2214";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til5_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2215";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeHvqkTestMethod XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageStepConfigFile = "./Modules/ARR_VPU/InputFiles/hvqkConfig.xml"; #USER TODO: define value
	# PowerDownLevel = "";
	# PowerUpLevel = "";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_xsa_all_parallperstep_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2216";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_vcpu_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2217";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_vcpu_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2224";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_vbtr_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2225";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til0_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2218";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til1_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2219";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til2_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2220";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til3_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2221";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til4_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2222";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til5_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2223";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til0_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2226";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til1_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2227";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til2_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2228";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til3_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2229";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til4_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2230";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til5_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2231";
	ExecutionMode = "Search";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_vcpu_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2232";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_notile_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2233";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_vcpu_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2240";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_vbtr_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2241";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile0_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2234";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile1_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2235";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile2_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2236";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile3_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2237";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile4_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2238";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile5_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2239";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile0_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2242";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile1_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2243";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile2_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2244";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile3_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2245";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile4_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2246";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile5_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2247";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL
{
	BypassPort = 1;
	EndVoltageLimits = "0.85"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.5";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2248";
	ExecutionMode = "SearchWithScoreboard";
	SetPointsPlistMode = "Local";
	SetPointsPreInstance = "";
}
Test PrimeShmooTestMethod SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_vcpu_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_notile_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_vcpu_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_vbtr_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile0_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile1_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile2_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile3_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile4_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_ssa_ks_sort_tito_tile5_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile0_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile1_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile2_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile3_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile4_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}
Test PrimeShmooTestMethod LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = 1;
	LevelsTc = "BASE::SHMOO_nom_lvl";
	Patlist = "marr_mbist_vpu_lsa_ks_sort_tito_tile5_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	XAxisParam = "p_mtd_per";
	XAxisRange = "8e-9:0.8e-9:5"; # Start: Resolution: NumberOfPoints
	XAxisParamType = "TimingTestCondition";
	YAxisParam = "p_vccsa_spec";
	YAxisRange = "0.5:0.05:9"; # Start: Resolution: NumberOfPoints
	YAxisParamType = "LevelsTestCondition";
}

DUTFlow PREREPAIR
{
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_0;
	        ##EDC## SetBin SoftBins.b21300000_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_5;
	        ##EDC## SetBin SoftBins.b21300000_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_6;
	        ##EDC## SetBin SoftBins.b21300000_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_7;
	        ##EDC## SetBin SoftBins.b21300000_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_8;
	        ##EDC## SetBin SoftBins.b21300000_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300000_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_9;
	        ##EDC## SetBin SoftBins.b21300000_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BHRY_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_0;
	        ##EDC## SetBin SoftBins.b21300001_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_5;
	        ##EDC## SetBin SoftBins.b21300001_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_6;
	        ##EDC## SetBin SoftBins.b21300001_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_7;
	        ##EDC## SetBin SoftBins.b21300001_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_8;
	        ##EDC## SetBin SoftBins.b21300001_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300001_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_9;
	        ##EDC## SetBin SoftBins.b21300001_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_BISR_VBTR_BT3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_0;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_2;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_3;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_4;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_5;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BUTTRESS_RASTER_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b61300003_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b61300003_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b61300003_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b61300003_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b61300003_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300003_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b61300003_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_2;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_3;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_4;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BHRY_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_BISR_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b21300008_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_2;
	        ##EDC## SetBin SoftBins.b21300008_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_3;
	        ##EDC## SetBin SoftBins.b21300008_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_4;
	        ##EDC## SetBin SoftBins.b21300008_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300008_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b21300008_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_VCPU_RASTER_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b61300010_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b61300010_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b61300010_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b61300010_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b61300010_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300010_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b61300010_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b61300011_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_2;
	        ##EDC## SetBin SoftBins.b61300011_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_3;
	        ##EDC## SetBin SoftBins.b61300011_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_4;
	        ##EDC## SetBin SoftBins.b61300011_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300011_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b61300011_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b21300012_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b21300012_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b21300012_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b21300012_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b21300012_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300012_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b21300012_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BHRY_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b21300013_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b21300013_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b21300013_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b21300013_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b21300013_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300013_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b21300013_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_BISR_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_2;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_3;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_4;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE0_RASTER_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b61300015_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b61300015_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b61300015_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b61300015_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b61300015_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300015_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b61300015_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_2;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_3;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_4;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BHRY_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_BISR_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b21300020_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_2;
	        ##EDC## SetBin SoftBins.b21300020_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_3;
	        ##EDC## SetBin SoftBins.b21300020_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_4;
	        ##EDC## SetBin SoftBins.b21300020_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300020_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b21300020_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE1_RASTER_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b61300022_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b61300022_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b61300022_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b61300022_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b61300022_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300022_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b61300022_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b61300023_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_2;
	        ##EDC## SetBin SoftBins.b61300023_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_3;
	        ##EDC## SetBin SoftBins.b61300023_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_4;
	        ##EDC## SetBin SoftBins.b61300023_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300023_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b61300023_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b21300024_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b21300024_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b21300024_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b21300024_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b21300024_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300024_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b21300024_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BHRY_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b21300025_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b21300025_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b21300025_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b21300025_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b21300025_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300025_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b21300025_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_BISR_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_2;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_3;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_4;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE2_RASTER_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b61300027_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b61300027_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b61300027_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b61300027_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b61300027_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300027_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b61300027_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_2;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_3;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_4;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BHRY_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_BISR_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b21300032_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_2;
	        ##EDC## SetBin SoftBins.b21300032_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_3;
	        ##EDC## SetBin SoftBins.b21300032_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_4;
	        ##EDC## SetBin SoftBins.b21300032_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300032_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b21300032_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE3_RASTER_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b61300033_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b61300033_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b61300033_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b61300033_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b61300033_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300033_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b61300033_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b61300034_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b61300034_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b61300034_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b61300034_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b61300034_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300034_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b61300034_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b61300035_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_2;
	        ##EDC## SetBin SoftBins.b61300035_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_3;
	        ##EDC## SetBin SoftBins.b61300035_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_4;
	        ##EDC## SetBin SoftBins.b61300035_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300035_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b61300035_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b21300036_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b21300036_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b21300036_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b21300036_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b21300036_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300036_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b21300036_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BHRY_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b21300037_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b21300037_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b21300037_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b21300037_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b21300037_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300037_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b21300037_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_BISR_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b21300038_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_2;
	        ##EDC## SetBin SoftBins.b21300038_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_3;
	        ##EDC## SetBin SoftBins.b21300038_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_4;
	        ##EDC## SetBin SoftBins.b21300038_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300038_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b21300038_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE4_RASTER_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b61300039_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b61300039_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b61300039_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b61300039_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b61300039_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300039_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b61300039_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b61300040_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b61300040_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b61300040_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b61300040_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b61300040_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300040_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b61300040_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b61300041_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_2;
	        ##EDC## SetBin SoftBins.b61300041_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_3;
	        ##EDC## SetBin SoftBins.b61300041_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_4;
	        ##EDC## SetBin SoftBins.b61300041_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300041_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b61300041_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b21300042_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b21300042_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b21300042_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b21300042_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b21300042_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300042_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b21300042_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BHRY_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_BISR_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b21300044_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_2;
	        ##EDC## SetBin SoftBins.b21300044_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_3;
	        ##EDC## SetBin SoftBins.b21300044_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_4;
	        ##EDC## SetBin SoftBins.b21300044_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300044_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b21300044_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_TILE5_RASTER_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow VFDM
{
	DUTFlowItem ALL_VPU_SCREEN_E_BEGIN_TITO_VCCSA_NOM_LFM_JOIN_BISR ALL_VPU_SCREEN_E_BEGIN_TITO_VCCSA_NOM_LFM_JOIN_BISR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300050_fail_ALL_VPU_SCREEN_E_BEGIN_TITO_VCCSA_NOM_LFM_JOIN_BISR_0;
	        ##EDC## SetBin SoftBins.b61300050_fail_ARR_VPU_ALL_VPU_SCREEN_E_BEGIN_TITO_VCCSA_NOM_LFM_JOIN_BISR_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_ALL;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_ALL;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300050_fail_ALL_VPU_SCREEN_E_BEGIN_TITO_VCCSA_NOM_LFM_JOIN_BISR_2;
	        ##EDC## SetBin SoftBins.b61300050_fail_ARR_VPU_ALL_VPU_SCREEN_E_BEGIN_TITO_VCCSA_NOM_LFM_JOIN_BISR_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_ALL;
        }
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_ALL XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300051_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_ALL_0;
	        ##EDC## SetBin SoftBins.b61300051_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_ALL_SHARED_BIN;
			GoTo XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF;
		}
	}
	DUTFlowItem XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300052_fail_XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF_0;
	        ##EDC## SetBin SoftBins.b21300052_fail_ARR_VPU_XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF_SHARED_BIN;
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR;
		}
	}
	DUTFlowItem XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300053_fail_XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR_0;
	        ##EDC## SetBin SoftBins.b21300053_fail_ARR_VPU_XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow POSTREPAIR
{
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_0;
	        ##EDC## SetBin SoftBins.b21300060_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_5;
	        ##EDC## SetBin SoftBins.b21300060_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_6;
	        ##EDC## SetBin SoftBins.b21300060_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_7;
	        ##EDC## SetBin SoftBins.b21300060_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_8;
	        ##EDC## SetBin SoftBins.b21300060_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300060_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_9;
	        ##EDC## SetBin SoftBins.b21300060_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_VBTR_BT3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b61300061_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b61300061_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b61300061_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b61300061_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b61300061_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300061_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b61300061_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_0;
	        ##EDC## SetBin SoftBins.b21300062_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_5;
	        ##EDC## SetBin SoftBins.b21300062_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_6;
	        ##EDC## SetBin SoftBins.b21300062_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_7;
	        ##EDC## SetBin SoftBins.b21300062_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_8;
	        ##EDC## SetBin SoftBins.b21300062_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300062_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_9;
	        ##EDC## SetBin SoftBins.b21300062_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_VBTR_BT4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b61300063_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b61300063_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b61300063_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b61300063_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b61300063_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300063_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b61300063_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_0;
	        ##EDC## SetBin SoftBins.b21300064_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_5;
	        ##EDC## SetBin SoftBins.b21300064_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_6;
	        ##EDC## SetBin SoftBins.b21300064_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_7;
	        ##EDC## SetBin SoftBins.b21300064_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_8;
	        ##EDC## SetBin SoftBins.b21300064_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300064_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_9;
	        ##EDC## SetBin SoftBins.b21300064_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE0_VBTR_BT5_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b61300065_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b61300065_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b61300065_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b61300065_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b61300065_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300065_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b61300065_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_0;
	        ##EDC## SetBin SoftBins.b21300066_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_5;
	        ##EDC## SetBin SoftBins.b21300066_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_6;
	        ##EDC## SetBin SoftBins.b21300066_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_7;
	        ##EDC## SetBin SoftBins.b21300066_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_8;
	        ##EDC## SetBin SoftBins.b21300066_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300066_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_9;
	        ##EDC## SetBin SoftBins.b21300066_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE1_VBTR_BT6_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b61300067_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b61300067_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b61300067_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b61300067_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b61300067_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300067_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b61300067_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_0;
	        ##EDC## SetBin SoftBins.b21300068_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_5;
	        ##EDC## SetBin SoftBins.b21300068_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_6;
	        ##EDC## SetBin SoftBins.b21300068_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_7;
	        ##EDC## SetBin SoftBins.b21300068_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_8;
	        ##EDC## SetBin SoftBins.b21300068_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300068_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_9;
	        ##EDC## SetBin SoftBins.b21300068_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE2_VBTR_BT7_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b61300069_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b61300069_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b61300069_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b61300069_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b61300069_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300069_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b61300069_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_0;
	        ##EDC## SetBin SoftBins.b21300070_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_5;
	        ##EDC## SetBin SoftBins.b21300070_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_6;
	        ##EDC## SetBin SoftBins.b21300070_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_7;
	        ##EDC## SetBin SoftBins.b21300070_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_8;
	        ##EDC## SetBin SoftBins.b21300070_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300070_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_9;
	        ##EDC## SetBin SoftBins.b21300070_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE3_VBTR_BT8_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b61300071_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b61300071_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b61300071_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b61300071_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b61300071_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300071_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b61300071_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_0;
	        ##EDC## SetBin SoftBins.b21300072_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_5;
	        ##EDC## SetBin SoftBins.b21300072_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_6;
	        ##EDC## SetBin SoftBins.b21300072_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_7;
	        ##EDC## SetBin SoftBins.b21300072_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_8;
	        ##EDC## SetBin SoftBins.b21300072_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300072_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_9;
	        ##EDC## SetBin SoftBins.b21300072_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE4_VBTR_BT9_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b61300073_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b61300073_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b61300073_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b61300073_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b61300073_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300073_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b61300073_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_0;
	        ##EDC## SetBin SoftBins.b21300074_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_5;
	        ##EDC## SetBin SoftBins.b21300074_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_6;
	        ##EDC## SetBin SoftBins.b21300074_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_7;
	        ##EDC## SetBin SoftBins.b21300074_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_8;
	        ##EDC## SetBin SoftBins.b21300074_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
        Result 9
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300074_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_9;
	        ##EDC## SetBin SoftBins.b21300074_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE5_VBTR_BT10_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow ARR_VPU_BEGIN @BEGIN_SubFlow
{
    DUTFlowItem PREREPAIR PREREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VFDM;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VFDM;
		}
	}
    DUTFlowItem VFDM VFDM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo POSTREPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo POSTREPAIR;
		}
	}
    DUTFlowItem POSTREPAIR POSTREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_PREHVQK @PREHVQK_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310000_fail_XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL_0;
	        ##EDC## SetBin SoftBins.b61310000_fail_ARR_VPU_XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310001_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b61310001_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310008_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b21310008_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310009_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR_0;
	        ##EDC## SetBin SoftBins.b21310009_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310002_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61310002_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310003_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61310003_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310004_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61310004_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310005_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61310005_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310006_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61310006_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310007_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61310007_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310010_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21310010_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310011_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21310011_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310012_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21310012_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310013_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21310013_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310014_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21310014_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310015_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21310015_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_STRESS @STRESS_SubFlow
{
	DUTFlowItem XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610300_fail_XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_VPU_XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_POSTHVQK @POSTHVQK_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210315_fail_XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL_0;
	        ##EDC## SetBin SoftBins.b61210315_fail_ARR_VPU_XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210316_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b61210316_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210323_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b21210323_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210324_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR_0;
	        ##EDC## SetBin SoftBins.b21210324_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210317_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61210317_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210318_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61210318_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210319_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61210319_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210320_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61210320_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210321_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61210321_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210322_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61210322_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210325_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21210325_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210326_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21210326_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210327_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21210327_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210328_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21210328_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210329_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21210329_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210330_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21210330_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS
{
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320000_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b61320000_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320001_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE_0;
	        ##EDC## SetBin SoftBins.b61320001_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320008_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b21320008_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320009_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR_0;
	        ##EDC## SetBin SoftBins.b21320009_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320002_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61320002_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320003_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61320003_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320004_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61320004_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320005_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61320005_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320006_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61320006_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320007_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61320007_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320010_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21320010_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320011_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21320011_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320012_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21320012_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320013_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21320013_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320014_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21320014_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320015_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21320015_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow VMAX
{
	DUTFlowItem XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610016_fail_XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610016_fail_ARR_VPU_XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow SHMOO
{
	DUTFlowItem SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320020_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b61320020_fail_ARR_VPU_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320021_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE_0;
	        ##EDC## SetBin SoftBins.b61320021_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_NOTILE_SHARED_BIN;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320022_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b21320022_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320023_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR_0;
	        ##EDC## SetBin SoftBins.b21320023_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_VBTR_SHARED_BIN;
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0 SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320024_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61320024_fail_ARR_VPU_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1 SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320025_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61320025_fail_ARR_VPU_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2 SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320026_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61320026_fail_ARR_VPU_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3 SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320027_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61320027_fail_ARR_VPU_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4 SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320028_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61320028_fail_ARR_VPU_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5 SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320029_fail_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61320029_fail_ARR_VPU_SSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0 LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320030_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21320030_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1 LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320031_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21320031_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2 LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320032_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21320032_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3 LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320033_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21320033_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4 LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320034_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21320034_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5 LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320035_fail_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21320035_fail_ARR_VPU_LSA_VPU_SHMOO_E_END_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_END @END_SubFlow
{
    DUTFlowItem KS KS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VMAX;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VMAX;
		}
	}
    DUTFlowItem VMAX VMAX
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
    DUTFlowItem SHMOO SHMOO
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}