
*** Running vivado
    with args -log z80_tester.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source z80_tester.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source z80_tester.tcl -notrace
Command: link_design -top z80_tester -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6048 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.srcs/constrs_1/new/Basys3.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.srcs/constrs_1/new/Basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 735.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1032 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1024 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 735.176 ; gain = 463.938
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 735.176 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c88ec08c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1292.074 ; gain = 556.703

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 72 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cf9507bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1389.102 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1aa794ee4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1389.102 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 126a08710

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1389.102 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 126a08710

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1389.102 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b55edb27

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1389.102 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 135df8cb4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1389.102 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 1389.102 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 135df8cb4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.102 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 135df8cb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1389.102 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 135df8cb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1389.102 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1389.102 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 135df8cb4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1389.102 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1389.102 ; gain = 653.926
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1389.102 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.161 . Memory (MB): peak = 1389.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1389.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1389.102 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file z80_tester_drc_opted.rpt -pb z80_tester_drc_opted.pb -rpx z80_tester_drc_opted.rpx
Command: report_drc -file z80_tester_drc_opted.rpt -pb z80_tester_drc_opted.pb -rpx z80_tester_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1389.102 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1389.102 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10111e806

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1389.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1389.102 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 924c1acd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1404.156 ; gain = 15.055

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 100315208

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 100315208

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1532.891 ; gain = 143.789
Phase 1 Placer Initialization | Checksum: 100315208

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: e2f9854f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:32 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1532.891 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 171d7b3ed

Time (s): cpu = 00:01:41 ; elapsed = 00:01:27 . Memory (MB): peak = 1532.891 ; gain = 143.789
Phase 2 Global Placement | Checksum: 124da7e80

Time (s): cpu = 00:01:44 ; elapsed = 00:01:29 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 124da7e80

Time (s): cpu = 00:01:45 ; elapsed = 00:01:30 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: c5b3c29b

Time (s): cpu = 00:02:05 ; elapsed = 00:01:48 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 61571063

Time (s): cpu = 00:02:06 ; elapsed = 00:01:49 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 9933e32e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:50 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 6e14d137

Time (s): cpu = 00:02:44 ; elapsed = 00:02:25 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 64c8c4f3

Time (s): cpu = 00:03:04 ; elapsed = 00:02:47 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: b911c8d1

Time (s): cpu = 00:03:09 ; elapsed = 00:02:53 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 102b4fa1e

Time (s): cpu = 00:03:10 ; elapsed = 00:02:53 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: abcebd3d

Time (s): cpu = 00:04:03 ; elapsed = 00:03:47 . Memory (MB): peak = 1532.891 ; gain = 143.789
Phase 3 Detail Placement | Checksum: abcebd3d

Time (s): cpu = 00:04:04 ; elapsed = 00:03:48 . Memory (MB): peak = 1532.891 ; gain = 143.789

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1141e9a02

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1141e9a02

Time (s): cpu = 00:05:06 ; elapsed = 00:04:35 . Memory (MB): peak = 1546.742 ; gain = 157.641
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1185f386e

Time (s): cpu = 00:07:55 ; elapsed = 00:07:21 . Memory (MB): peak = 1547.801 ; gain = 158.699
Phase 4.1 Post Commit Optimization | Checksum: 1185f386e

Time (s): cpu = 00:07:55 ; elapsed = 00:07:21 . Memory (MB): peak = 1547.801 ; gain = 158.699

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1185f386e

Time (s): cpu = 00:07:56 ; elapsed = 00:07:22 . Memory (MB): peak = 1547.801 ; gain = 158.699

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1185f386e

Time (s): cpu = 00:07:57 ; elapsed = 00:07:23 . Memory (MB): peak = 1547.801 ; gain = 158.699

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1547.801 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 171647984

Time (s): cpu = 00:07:57 ; elapsed = 00:07:23 . Memory (MB): peak = 1547.801 ; gain = 158.699
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 171647984

Time (s): cpu = 00:07:58 ; elapsed = 00:07:24 . Memory (MB): peak = 1547.801 ; gain = 158.699
Ending Placer Task | Checksum: 147df5461

Time (s): cpu = 00:07:58 ; elapsed = 00:07:24 . Memory (MB): peak = 1547.801 ; gain = 158.699
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:08:03 ; elapsed = 00:07:27 . Memory (MB): peak = 1547.801 ; gain = 158.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1547.801 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1547.855 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1550.832 ; gain = 3.031
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1550.832 ; gain = 3.031
INFO: [runtcl-4] Executing : report_io -file z80_tester_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1550.832 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file z80_tester_utilization_placed.rpt -pb z80_tester_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file z80_tester_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1550.832 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9d7191d7 ConstDB: 0 ShapeSum: aa6dc28a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: dada3361

Time (s): cpu = 00:01:29 ; elapsed = 00:01:22 . Memory (MB): peak = 1655.035 ; gain = 93.293
Post Restoration Checksum: NetGraph: 10fd0b85 NumContArr: c9dd27dc Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: dada3361

Time (s): cpu = 00:01:30 ; elapsed = 00:01:23 . Memory (MB): peak = 1687.488 ; gain = 125.746

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: dada3361

Time (s): cpu = 00:01:30 ; elapsed = 00:01:24 . Memory (MB): peak = 1694.469 ; gain = 132.727

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: dada3361

Time (s): cpu = 00:01:30 ; elapsed = 00:01:24 . Memory (MB): peak = 1694.469 ; gain = 132.727
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15014799c

Time (s): cpu = 00:02:22 ; elapsed = 00:02:07 . Memory (MB): peak = 1717.395 ; gain = 155.652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.451 | TNS=-19.865| WHS=-0.118 | THS=-0.971 |

Phase 2 Router Initialization | Checksum: 21eefb401

Time (s): cpu = 00:02:32 ; elapsed = 00:02:14 . Memory (MB): peak = 1752.172 ; gain = 190.430

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 785690bf

Time (s): cpu = 00:03:58 ; elapsed = 00:03:06 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6459
 Number of Nodes with overlaps = 661
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.264 | TNS=-4.464 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19631ab14

Time (s): cpu = 00:05:57 ; elapsed = 00:04:32 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.054 | TNS=-0.110 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ead3f4b5

Time (s): cpu = 00:06:45 ; elapsed = 00:05:18 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.011 | TNS=-0.011 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 187f6dc85

Time (s): cpu = 00:07:18 ; elapsed = 00:05:49 . Memory (MB): peak = 1835.488 ; gain = 273.746
Phase 4 Rip-up And Reroute | Checksum: 187f6dc85

Time (s): cpu = 00:07:18 ; elapsed = 00:05:49 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22ca658ad

Time (s): cpu = 00:07:21 ; elapsed = 00:05:52 . Memory (MB): peak = 1835.488 ; gain = 273.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.042  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 22ca658ad

Time (s): cpu = 00:07:22 ; elapsed = 00:05:53 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22ca658ad

Time (s): cpu = 00:07:22 ; elapsed = 00:05:53 . Memory (MB): peak = 1835.488 ; gain = 273.746
Phase 5 Delay and Skew Optimization | Checksum: 22ca658ad

Time (s): cpu = 00:07:22 ; elapsed = 00:05:53 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14d1a1a9f

Time (s): cpu = 00:07:26 ; elapsed = 00:05:56 . Memory (MB): peak = 1835.488 ; gain = 273.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.042  | TNS=0.000  | WHS=0.155  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 14d1a1a9f

Time (s): cpu = 00:07:26 ; elapsed = 00:05:56 . Memory (MB): peak = 1835.488 ; gain = 273.746
Phase 6 Post Hold Fix | Checksum: 14d1a1a9f

Time (s): cpu = 00:07:26 ; elapsed = 00:05:56 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.96675 %
  Global Horizontal Routing Utilization  = 11.5643 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14d76ff83

Time (s): cpu = 00:07:27 ; elapsed = 00:05:57 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14d76ff83

Time (s): cpu = 00:07:27 ; elapsed = 00:05:57 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 8154726b

Time (s): cpu = 00:07:36 ; elapsed = 00:06:07 . Memory (MB): peak = 1835.488 ; gain = 273.746

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.042  | TNS=0.000  | WHS=0.155  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 8154726b

Time (s): cpu = 00:07:36 ; elapsed = 00:06:08 . Memory (MB): peak = 1835.488 ; gain = 273.746
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:36 ; elapsed = 00:06:08 . Memory (MB): peak = 1835.488 ; gain = 273.746

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:47 ; elapsed = 00:06:15 . Memory (MB): peak = 1835.488 ; gain = 284.656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1835.488 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1835.488 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 1835.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1835.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file z80_tester_drc_routed.rpt -pb z80_tester_drc_routed.pb -rpx z80_tester_drc_routed.rpx
Command: report_drc -file z80_tester_drc_routed.rpt -pb z80_tester_drc_routed.pb -rpx z80_tester_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1835.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file z80_tester_methodology_drc_routed.rpt -pb z80_tester_methodology_drc_routed.pb -rpx z80_tester_methodology_drc_routed.rpx
Command: report_methodology -file z80_tester_methodology_drc_routed.rpt -pb z80_tester_methodology_drc_routed.pb -rpx z80_tester_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/z80_tester_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 1881.688 ; gain = 46.199
INFO: [runtcl-4] Executing : report_power -file z80_tester_power_routed.rpt -pb z80_tester_power_summary_routed.pb -rpx z80_tester_power_routed.rpx
Command: report_power -file z80_tester_power_routed.rpt -pb z80_tester_power_summary_routed.pb -rpx z80_tester_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1915.797 ; gain = 34.109
INFO: [runtcl-4] Executing : report_route_status -file z80_tester_route_status.rpt -pb z80_tester_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file z80_tester_timing_summary_routed.rpt -pb z80_tester_timing_summary_routed.pb -rpx z80_tester_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file z80_tester_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file z80_tester_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file z80_tester_bus_skew_routed.rpt -pb z80_tester_bus_skew_routed.pb -rpx z80_tester_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force z80_tester.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC LUTLP-2] Combinatorial Loop Allowed: 206 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. This loop has been identified in the constraints as being known and understood by use of the ALLOW_COMBINATORIAL_LOOPS property on a net in the loop. The cells in the loop are: cpu/ir_/DFFE_inst_latch_cf_i_2, cpu/ir_/DFFE_inst_latch_cf_i_5, cpu/ir_/DFFE_inst_latch_cf_i_14, cpu/ir_/DFFE_inst_latch_cf_i_21, cpu/ir_/DFFE_inst_latch_hf_i_2, cpu/ir_/DFFE_inst_latch_hf_i_6, cpu/ir_/DFFE_inst_latch_hf_i_15, cpu/ir_/DFFE_inst_latch_sf_i_3, cpu/ir_/DFFE_inst_latch_sf_i_12, cpu/ir_/DFFE_inst_latch_sf_i_29, cpu/ir_/DFFE_inst_latch_sf_i_42, cpu/ir_/flags_xf_i_2, cpu/ir_/flags_xf_i_4, cpu/ir_/flags_xf_i_11, cpu/ir_/flags_yf_i_2... and (the first 15 of 206 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./z80_tester.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/User/Desktop/Repos/ponggame_finalproject/Ponggame.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun May 19 13:47:48 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xlinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:37 ; elapsed = 00:01:30 . Memory (MB): peak = 2378.328 ; gain = 461.551
INFO: [Common 17-206] Exiting Vivado at Sun May 19 13:47:48 2019...
