{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1642173449141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top_de1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642173449180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642173449208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642173449208 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642173449446 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642173449730 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642173449730 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642173449730 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642173449730 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~ASDO~ } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 5186 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642173449739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~nCSO~ } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 5187 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642173449739 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 5188 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642173449739 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642173449739 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642173449750 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 45 " "No exact pin location assignment(s) for 16 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[9\] " "Pin LEDG\[9\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDG[9] } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 568 912 1088 584 "LEDG" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[8\] " "Pin LEDG\[8\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDG[8] } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 568 912 1088 584 "LEDG" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[7\] " "Pin LEDG\[7\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDG[7] } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 568 912 1088 584 "LEDG" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[6\] " "Pin LEDG\[6\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDG[6] } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 568 912 1088 584 "LEDG" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[5\] " "Pin LEDG\[5\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDG[5] } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 568 912 1088 584 "LEDG" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[4\] " "Pin LEDG\[4\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDG[4] } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 568 912 1088 584 "LEDG" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[3\] " "Pin LEDG\[3\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDG[3] } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 568 912 1088 584 "LEDG" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[2\] " "Pin LEDG\[2\] not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDG[2] } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 568 912 1088 584 "LEDG" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDG[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR9 " "Pin LEDR9 not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR9 } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 440 912 1088 456 "LEDR9" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR5 " "Pin LEDR5 not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR5 } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 472 912 1088 488 "LEDR5" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR4 " "Pin LEDR4 not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR4 } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 504 912 1088 520 "LEDR4" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR3 " "Pin LEDR3 not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR3 } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 536 912 1088 552 "LEDR3" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR2 " "Pin LEDR2 not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR2 } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 536 912 1088 552 "LEDR2" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR1 " "Pin LEDR1 not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR1 } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 536 912 1088 552 "LEDR1" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR0 " "Pin LEDR0 not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { LEDR0 } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 536 912 1088 552 "LEDR0" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LEDR0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "auto_stp_external_clock_0 " "Pin auto_stp_external_clock_0 not assigned to an exact location on the device" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1642173449807 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1642173449807 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642173450056 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1642173450056 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1642173450056 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1642173450056 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_de1.sdc " "Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642173450065 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "gen25mhz:inst1\|count\[0\] " "Node: gen25mhz:inst1\|count\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642173450070 "|top_de1|gen25mhz:inst1|count[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_50 " "Node: clock_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642173450070 "|top_de1|clock_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|timer1\[4\] " "Node: module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|timer1\[4\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642173450070 "|top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|timer1[4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|vcount\[5\] " "Node: module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|vcount\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642173450070 "|top_de1|module_test:inst|vga:vga_com|texture_ctrl:texture_module|vcount[5]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1642173450070 "|top_de1|auto_stp_external_clock_0"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1642173450080 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642173450081 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642173450081 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1642173450081 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1642173450081 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0 (placed in PIN D12 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node auto_stp_external_clock_0 (placed in PIN D12 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642173450230 ""}  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642173450230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen25mhz:inst1\|count\[0\]  " "Automatically promoted node gen25mhz:inst1\|count\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen25mhz:inst1\|count\[0\]~0 " "Destination node gen25mhz:inst1\|count\[0\]~0" {  } { { "gen25mhz.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/gen25mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gen25mhz:inst1|count[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3455 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642173450231 ""}  } { { "gen25mhz.vhd" "" { Text "/home/trjschram/epo3/quartus_DE1/gen25mhz.vhd" 19 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { gen25mhz:inst1|count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642173450231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""}  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3465 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642173450231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|LessThan8  " "Automatically promoted node module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|LessThan8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|stable_map:stable_map_com\|map_internal\[53\]~13 " "Destination node module_test:inst\|stable_map:stable_map_com\|map_internal\[53\]~13" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 18 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|stable_map:stable_map_com|map_internal[53]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2826 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|stable_map:stable_map_com\|map_internal\[53\]~1 " "Destination node module_test:inst\|stable_map:stable_map_com\|map_internal\[53\]~1" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 18 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|stable_map:stable_map_com|map_internal[53]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|stable_map:stable_map_com\|next_state.reset_state~0 " "Destination node module_test:inst\|stable_map:stable_map_com\|next_state.reset_state~0" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 9 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|stable_map:stable_map_com|next_state.reset_state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2825 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|stable_map:stable_map_com\|state~10 " "Destination node module_test:inst\|stable_map:stable_map_com\|state~10" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 9 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|stable_map:stable_map_com|state~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2943 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|player_fsm:fsm_com\|state~17 " "Destination node module_test:inst\|player_fsm:fsm_com\|state~17" {  } { { "../VHDL/player_fsm-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd" 17 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|player_fsm:fsm_com|state~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2566 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|stable_map:stable_map_com\|state~9 " "Destination node module_test:inst\|stable_map:stable_map_com\|state~9" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 9 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|stable_map:stable_map_com|state~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2942 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|player_fsm:fsm_com\|Selector25~1 " "Destination node module_test:inst\|player_fsm:fsm_com\|Selector25~1" {  } { { "../VHDL/player_fsm-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd" 223 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|player_fsm:fsm_com|Selector25~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2946 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|player_fsm:fsm_com\|Selector26~4 " "Destination node module_test:inst\|player_fsm:fsm_com\|Selector26~4" {  } { { "../VHDL/player_fsm-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd" 223 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|player_fsm:fsm_com|Selector26~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2969 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450231 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642173450231 ""}  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 637 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|vga:vga_com|texture_ctrl:texture_module|LessThan8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 888 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642173450231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|timer1\[4\]  " "Automatically promoted node module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|timer1\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642173450233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|timer1\[4\]~14 " "Destination node module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|timer1\[4\]~14" {  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 747 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|vga:vga_com|texture_ctrl:texture_module|timer1[4]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2925 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|Add4~0 " "Destination node module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|Add4~0" {  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 97 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|vga:vga_com|texture_ctrl:texture_module|Add4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3172 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|Add3~0 " "Destination node module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|Add3~0" {  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 96 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|vga:vga_com|texture_ctrl:texture_module|Add3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450233 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|LessThan19~0 " "Destination node module_test:inst\|vga:vga_com\|texture_ctrl:texture_module\|LessThan19~0" {  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 727 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|vga:vga_com|texture_ctrl:texture_module|LessThan19~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 2929 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450233 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642173450233 ""}  } { { "../VHDL/texture_ctrl-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/texture_ctrl-behaviour.vhd" 747 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|vga:vga_com|texture_ctrl:texture_module|timer1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642173450233 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN L2 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|stable_map:stable_map_com\|map_internal\[53\] " "Destination node module_test:inst\|stable_map:stable_map_com\|map_internal\[53\]" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 18 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|stable_map:stable_map_com|map_internal[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|stable_map:stable_map_com\|map_internal\[52\] " "Destination node module_test:inst\|stable_map:stable_map_com\|map_internal\[52\]" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 18 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|stable_map:stable_map_com|map_internal[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|stable_map:stable_map_com\|map_internal\[51\] " "Destination node module_test:inst\|stable_map:stable_map_com\|map_internal\[51\]" {  } { { "../VHDL/stable_map-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/stable_map-behaviour.vhd" 18 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|stable_map:stable_map_com|map_internal[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|spi_v3:spi_com\|SCLK_count\[4\] " "Destination node module_test:inst\|spi_v3:spi_com\|SCLK_count\[4\]" {  } { { "../VHDL/spi_v3-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" 42 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|spi_v3:spi_com|SCLK_count[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|spi_v3:spi_com\|SCLK_count\[3\] " "Destination node module_test:inst\|spi_v3:spi_com\|SCLK_count\[3\]" {  } { { "../VHDL/spi_v3-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" 42 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|spi_v3:spi_com|SCLK_count[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|spi_v3:spi_com\|SCLK_count\[2\] " "Destination node module_test:inst\|spi_v3:spi_com\|SCLK_count\[2\]" {  } { { "../VHDL/spi_v3-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" 42 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|spi_v3:spi_com|SCLK_count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|spi_v3:spi_com\|SCLK_count\[1\] " "Destination node module_test:inst\|spi_v3:spi_com\|SCLK_count\[1\]" {  } { { "../VHDL/spi_v3-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" 42 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|spi_v3:spi_com|SCLK_count[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|spi_v3:spi_com\|SCLK_count\[0\] " "Destination node module_test:inst\|spi_v3:spi_com\|SCLK_count\[0\]" {  } { { "../VHDL/spi_v3-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" 42 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|spi_v3:spi_com|SCLK_count[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|spi_v3:spi_com\|send_in0 " "Destination node module_test:inst\|spi_v3:spi_com\|send_in0" {  } { { "../VHDL/spi_v3-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/spi_v3-behaviour.vhd" 16 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|spi_v3:spi_com|send_in0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "module_test:inst\|player_fsm:fsm_com\|energy\[8\] " "Destination node module_test:inst\|player_fsm:fsm_com\|energy\[8\]" {  } { { "../VHDL/player_fsm-behaviour.vhd" "" { Text "/home/trjschram/epo3/VHDL/player_fsm-behaviour.vhd" 53 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { module_test:inst|player_fsm:fsm_com|energy[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1642173450234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642173450234 ""}  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/data/public/common/software/altera/13.0sp1/quartus/linux64/pin_planner.ppl" { reset } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "top_de1.bdf" "" { Schematic "/home/trjschram/epo3/quartus_DE1/top_de1.bdf" { { 224 256 432 240 "reset" "" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642173450234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 4707 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~1" {  } { { "sld_buffer_manager.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 4772 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450234 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642173450234 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 4317 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642173450234 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642173450235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3781 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 4604 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450235 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642173450235 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3580 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642173450235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642173450235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3683 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3684 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450235 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3782 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642173450235 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642173450235 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/data/public/common/software/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/data/public/common/software/altera/13.0sp1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 0 { 0 ""} 0 3489 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642173450235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642173450464 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642173450466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642173450467 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642173450469 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642173450472 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642173450474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642173450477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1642173450479 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642173450479 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.3V 0 15 0 " "Number of I/O pins in group: 15 (unused VREF, 3.3V VCCIO, 0 input, 15 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1642173450482 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1642173450482 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1642173450482 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642173450483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 8 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642173450483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 15 28 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642173450483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 8 32 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642173450483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 38 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642173450483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 34 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642173450483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642173450483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 42 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1642173450483 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1642173450483 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1642173450483 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/data/public/common/software/altera/13.0sp1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1642173450510 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1642173450510 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642173450510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642173451001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642173451461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642173451479 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642173451937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642173451937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642173452213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X12_Y14 X24_Y27 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } { { "loc" "" { Generic "/home/trjschram/epo3/quartus_DE1/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27"} 12 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1642173453297 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642173453297 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642173453447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1642173453448 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1642173453448 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642173453448 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1642173453505 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642173453511 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MOSI 0 " "Pin \"MOSI\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SCLK 0 " "Pin \"SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SS 0 " "Pin \"SS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO1_3 0 " "Pin \"GPIO1_3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO1_2 0 " "Pin \"GPIO1_2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO1_1 0 " "Pin \"GPIO1_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO1_0 0 " "Pin \"GPIO1_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[9\] 0 " "Pin \"LEDG\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR9 0 " "Pin \"LEDR9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR5 0 " "Pin \"LEDR5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR4 0 " "Pin \"LEDR4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR3 0 " "Pin \"LEDR3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR2 0 " "Pin \"LEDR2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR1 0 " "Pin \"LEDR1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR0 0 " "Pin \"LEDR0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[3\] 0 " "Pin \"vga_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[3\] 0 " "Pin \"vga_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[3\] 0 " "Pin \"vga_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1642173453573 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1642173453573 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642173453844 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642173453944 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642173454254 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642173454518 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1642173454549 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1642173454581 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1642173454582 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/trjschram/epo3/quartus_DE1/top_de1.fit.smsg " "Generated suppressed messages file /home/trjschram/epo3/quartus_DE1/top_de1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642173454834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642173455576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 14 16:17:35 2022 " "Processing ended: Fri Jan 14 16:17:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642173455576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642173455576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642173455576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642173455576 ""}
