<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="ie=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><link rel=preload as=font href=https://memoria-framework.dev/fonts/vendor/jost/jost-v4-latin-regular.woff2 type=font/woff2 crossorigin><link rel=preload as=font href=https://memoria-framework.dev/fonts/vendor/jost/jost-v4-latin-500.woff2 type=font/woff2 crossorigin><link rel=preload as=font href=https://memoria-framework.dev/fonts/vendor/jost/jost-v4-latin-700.woff2 type=font/woff2 crossorigin><link rel=preload as=font href=https://memoria-framework.dev/fonts/KaTeX_Main-Regular.woff2 type=font/woff2 crossorigin><link rel=preload as=font href=https://memoria-framework.dev/fonts/KaTeX_Math-Italic.woff2 type=font/woff2 crossorigin><link rel=stylesheet href=https://memoria-framework.dev/main.936beb930fd98ad42e9ffeb326821156010eee32296e56a34ddbc6be19fe80fa939278f5ca78e22e25b3e3a8808e25f8050913e6a9c92db586b3d82e09e3d179.css integrity="sha512-k2vrkw/ZitQun/6zJoIRVgEO7jIpblajTdvGvhn+gPqTknj1ynjiLiWz46iAjiX4BQkT5qnJLbWGs9guCePReQ==" crossorigin=anonymous><noscript><style>img.lazyload{display:none}</style></noscript><meta name=robots content="index, follow"><meta name=googlebot content="index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1"><meta name=bingbot content="index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1"><title>Hardware Acceleration in Memoria - Memoria</title><meta name=description content="Hardware Acceleration in Memoria"><link rel=canonical href=https://memoria-framework.dev/docs/overview/hardware-accel/><meta property="og:locale" content="en_US"><meta property="og:type" content="article"><meta property="og:title" content="Hardware Acceleration in Memoria"><meta property="og:description" content="Hardware Acceleration in Memoria"><meta property="og:url" content="https://memoria-framework.dev/docs/overview/hardware-accel/"><meta property="og:site_name" content="Memoria"><meta property="article:published_time" content="2020-10-06T08:49:31+00:00"><meta property="article:modified_time" content="2020-10-06T08:49:31+00:00"><meta name=twitter:card content="summary_large_image"><meta name=twitter:site content><meta name=twitter:creator content><meta name=twitter:title content="Hardware Acceleration in Memoria"><meta name=twitter:description content="Hardware Acceleration in Memoria"><meta name=twitter:card content="summary"><meta name=twitter:image:alt content="Hardware Acceleration in Memoria"><script type=application/ld+json>{"@context":"https://schema.org","@graph":[{"@type":"Person","@id":"https://memoria-framework.dev/#/schema/person/1","name":"Memoria","url":"https://memoria-framework.dev/","sameAs":[],"image":{"@type":"ImageObject","@id":"https://memoria-framework.dev/#/schema/image/1","url":"https://memoria-framework.dev/\u003cnil\u003e","width":null,"height":null,"caption":"Memoria"}},{"@type":"WebSite","@id":"https://memoria-framework.dev/#/schema/website/1","url":"https://memoria-framework.dev/","name":"Memoria","description":"","publisher":{"@id":"https://memoria-framework.dev/#/schema/person/1"}},{"@type":"WebPage","@id":"https://memoria-framework.dev/docs/overview/hardware-accel/","url":"https://memoria-framework.dev/docs/overview/hardware-accel/","name":"Hardware Acceleration in Memoria","description":"Hardware Acceleration in Memoria","isPartOf":{"@id":"https://memoria-framework.dev/#/schema/website/1"},"about":{"@id":"https://memoria-framework.dev/#/schema/person/1"},"datePublished":"2020-10-06T08:49:31CET","dateModified":"2020-10-06T08:49:31CET","breadcrumb":{"@id":"https://memoria-framework.dev/docs/overview/hardware-accel/#/schema/breadcrumb/1"},"primaryImageOfPage":{"@id":"https://memoria-framework.dev/docs/overview/hardware-accel/#/schema/image/2"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https://memoria-framework.dev/docs/overview/hardware-accel/"]}]},{"@type":"BreadcrumbList","@id":"https://memoria-framework.dev/docs/overview/hardware-accel/#/schema/breadcrumb/1","name":"Breadcrumbs","itemListElement":[{"@type":"ListItem","position":1,"item":{"@type":"WebPage","@id":"https://memoria-framework.dev/","url":"https://memoria-framework.dev/","name":"Home"}},{"@type":"ListItem","position":2,"item":{"@type":"WebPage","@id":"https://memoria-framework.dev/docs/","url":"https://memoria-framework.dev/docs/","name":"Docs"}},{"@type":"ListItem","position":3,"item":{"@type":"WebPage","@id":"https://memoria-framework.dev/docs/overview/","url":"https://memoria-framework.dev/docs/overview/","name":"Overview"}},{"@type":"ListItem","position":4,"item":{"@id":"https://memoria-framework.dev/docs/overview/hardware-accel/"}}]},{"@context":"https://schema.org","@graph":[{"@type":"Article","@id":"https://memoria-framework.dev/#/schema/article/1","headline":"Hardware Acceleration in Memoria","description":"Hardware Acceleration in Memoria","isPartOf":{"@id":"https://memoria-framework.dev/docs/overview/hardware-accel/"},"mainEntityOfPage":{"@id":"https://memoria-framework.dev/docs/overview/hardware-accel/"},"datePublished":"2020-10-06T08:49:31CET","dateModified":"2020-10-06T08:49:31CET","author":{"@id":"https://memoria-framework.dev/#/schema/person/2"},"publisher":{"@id":"https://memoria-framework.dev/#/schema/person/1"},"image":{"@id":"https://memoria-framework.dev/docs/overview/hardware-accel/#/schema/image/2"}}]},{"@context":"https://schema.org","@graph":[{"@type":"Person","@id":"https://memoria-framework.dev/#/schema/person/2","name":"Victor Smirnov","sameAs":[]}]},{"@context":"https://schema.org","@graph":[{"@type":"ImageObject","@id":"https://memoria-framework.dev/docs/overview/hardware-accel/#/schema/image/2","url":null,"contentUrl":null,"caption":"Hardware Acceleration in Memoria"}]}]}</script><meta name=theme-color content="#fff"><link rel=icon href=https://memoria-framework.dev/favicon.ico sizes=any><link rel=apple-touch-icon sizes=180x180 href=https://memoria-framework.dev/apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=https://memoria-framework.dev/favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=https://memoria-framework.dev/favicon-16x16.png><link rel=manifest crossorigin=use-credentials href=https://memoria-framework.dev/site.webmanifest></head><body class="docs single"><div class=header-bar></div><header class="navbar navbar-expand-lg navbar-light doks-navbar"><nav class="container-xxl flex-wrap flex-lg-nowrap" aria-label="Main navigation"><a class="navbar-brand order-0" href=/ aria-label=Memoria>Memoria</a>
<button class="btn btn-menu order-2 d-block d-lg-none" type=button data-bs-toggle=offcanvas data-bs-target=#offcanvasDoks aria-controls=offcanvasDoks aria-label="Open main menu"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-menu"><line x1="3" y1="12" x2="21" y2="12"/><line x1="3" y1="6" x2="21" y2="6"/><line x1="3" y1="18" x2="21" y2="18"/></svg></button><div class="offcanvas offcanvas-end border-0 py-lg-1" tabindex=-1 id=offcanvasDoks data-bs-backdrop=true aria-labelledby=offcanvasDoksLabel><div class="header-bar d-lg-none"></div><div class="offcanvas-header d-lg-none"><h2 class="h5 offcanvas-title ps-2" id=offcanvasDoksLabel><a class=text-dark href=/>Memoria</a></h2><button type=button class="btn-close text-reset me-2" data-bs-dismiss=offcanvas aria-label="Close main menu"></button></div><div class="offcanvas-body p-4 p-lg-0"><ul class="nav flex-column flex-lg-row align-items-lg-center mt-2 mt-lg-0 ms-lg-2 me-lg-auto"><li class=nav-item><a class="nav-link ps-0 py-1 active" href=/docs/overview/introduction/>Docs</a></li><li class=nav-item><a class="nav-link ps-0 py-1" href=/tutorial/quick-start>Tutorial</a></li><li class=nav-item><a class="nav-link ps-0 py-1" href=/api/overview/>API</a></li><li class=nav-item><a class="nav-link ps-0 py-1" href=/python/overview/>Python</a></li><li class=nav-item><a class="nav-link ps-0 py-1" href=/subprojects/overview/>Subprojects</a></li><li class=nav-item><a class="nav-link ps-0 py-1" href=https://github.com/victor-smirnov/memoria/issues>Issues</a></li><li class=nav-item><a class="nav-link ps-0 py-1" href=https://github.com/victor-smirnov/memoria/discussions>Discussions</a></li><li class=nav-item><a class="nav-link ps-0 py-1" href=https://github.com/victor-smirnov/memoria/wiki>Releases</a></li></ul><hr class="text-black-50 my-4 d-lg-none"><form class="doks-search position-relative flex-grow-1 ms-lg-auto me-lg-2"><input id=search class="form-control is-search" type=search placeholder aria-label autocomplete=off><div id=suggestions class="shadow bg-white rounded d-none"></div></form><hr class="text-black-50 my-4 d-lg-none"><ul class="nav flex-column flex-lg-row"><li class=nav-item><a class="nav-link social-link" href=https://github.com/victor-smirnov/memoria><svg xmlns="http://www.w3.org/2000/svg" width="20" height="20" viewBox="0 0 24 24" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-github"><path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37.0 00-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44.0 0020 4.77 5.07 5.07.0 0019.91 1S18.73.65 16 2.48a13.38 13.38.0 00-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07.0 005 4.77 5.44 5.44.0 003.5 8.55c0 5.42 3.3 6.61 6.44 7A3.37 3.37.0 009 18.13V22"/></svg><small class="ms-2 d-lg-none">GitHub</small></a></li></ul></div></div></nav></header><div class=container-xxl><aside class=doks-sidebar><nav id=doks-docs-nav class="collapse d-lg-none" aria-label="Tertiary navigation"><h3 class="h6 text-uppercase mb-2">Overview</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/overview/introduction/>Introduction to Memoria</a></li><li><a class=docs-link href=/docs/overview/definitions/>Basic Definitions</a></li><li><a class=docs-link href=/docs/overview/whyc++/>Why C++</a></li><li><a class="docs-link active" href=/docs/overview/hardware-accel/>Hardware Acceleration in Memoria</a></li><li><a class=docs-link href=/docs/overview/qt_creator_instructions/>QT Creator Instructions</a></li><li><a class=docs-link href=/docs/overview/faq/>FAQ</a></li></ul><h3 class="h6 text-uppercase mb-2">Data Zoo</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/data-zoo/overview/>Core Data Structures -- Overview</a></li><li><a class=docs-link href=/docs/data-zoo/partial-sum-tree/>Partial Sums Tree</a></li><li><a class=docs-link href=/docs/data-zoo/searchable-seq/>Searchable Sequence</a></li><li><a class=docs-link href=/docs/data-zoo/compressed-symbol-seq/>Compressed Symbol Sequence</a></li><li><a class=docs-link href=/docs/data-zoo/hierarchical-table/>Hierarchical Table</a></li><li><a class=docs-link href=/docs/data-zoo/louds-tree/>Level Order Unary Degree Sequence (LOUDS)</a></li><li><a class=docs-link href=/docs/data-zoo/wavelet-tree/>Multiary Wavelet Trees</a></li><li><a class=docs-link href=/docs/data-zoo/mutistream-tree/>Mutistream Balanced Tree</a></li><li><a class=docs-link href=/docs/data-zoo/packed-allocator/>Packed Allocator</a></li><li><a class=docs-link href=/docs/data-zoo/associative-memory-1/>Associative Memory (Part 1)</a></li><li><a class=docs-link href=/docs/data-zoo/associative-memory-2/>Associative Memory (Part 2)</a></li></ul><h3 class="h6 text-uppercase mb-2">Storage Engines</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/storage/overview/>Storage Engines Overview</a></li><li><a class=docs-link href=/docs/storage/memory-store/>Memory Store</a></li><li><a class=docs-link href=/docs/storage/swmr-store/>SWMR Store</a></li><li><a class=docs-link href=/docs/storage/overlay-store/>Overlay Store</a></li></ul><h3 class="h6 text-uppercase mb-2">Runtime Environment</h3><h3 class="h6 text-uppercase mb-2">Linked Data & SDN</h3><h3 class="h6 text-uppercase mb-2">Digital Philosophy</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/d-phil/intro/>Philosophy of Memoria - Intro</a></li><li><a class=docs-link href=/docs/d-phil/ai/>Memoria and Artificial Intelligence</a></li></ul><h3 class="h6 text-uppercase mb-2">Memoria Build Tool</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/mbt/overview/>MBT Overview</a></li></ul><h3 class="h6 text-uppercase mb-2">Testing Framework</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/tests/overview/>Tests -- Overview</a></li></ul><h3 class="h6 text-uppercase mb-2">Datascope</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/datascope/overview/>Datascope Overview</a></li></ul><h3 class="h6 text-uppercase mb-2">Misc</h3></nav></aside></div><div class="wrap container-xxl" role=document><div class=content><div class="row flex-xl-nowrap"><div class="col-lg-5 col-xl-4 docs-sidebar docs-sidebar-top d-none d-lg-block"><nav class=docs-links aria-label="Main navigation"><h3 class="h6 text-uppercase mb-2">Overview</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/overview/introduction/>Introduction to Memoria</a></li><li><a class=docs-link href=/docs/overview/definitions/>Basic Definitions</a></li><li><a class=docs-link href=/docs/overview/whyc++/>Why C++</a></li><li><a class="docs-link active" href=/docs/overview/hardware-accel/>Hardware Acceleration in Memoria</a></li><li><a class=docs-link href=/docs/overview/qt_creator_instructions/>QT Creator Instructions</a></li><li><a class=docs-link href=/docs/overview/faq/>FAQ</a></li></ul><h3 class="h6 text-uppercase mb-2">Data Zoo</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/data-zoo/overview/>Core Data Structures -- Overview</a></li><li><a class=docs-link href=/docs/data-zoo/partial-sum-tree/>Partial Sums Tree</a></li><li><a class=docs-link href=/docs/data-zoo/searchable-seq/>Searchable Sequence</a></li><li><a class=docs-link href=/docs/data-zoo/compressed-symbol-seq/>Compressed Symbol Sequence</a></li><li><a class=docs-link href=/docs/data-zoo/hierarchical-table/>Hierarchical Table</a></li><li><a class=docs-link href=/docs/data-zoo/louds-tree/>Level Order Unary Degree Sequence (LOUDS)</a></li><li><a class=docs-link href=/docs/data-zoo/wavelet-tree/>Multiary Wavelet Trees</a></li><li><a class=docs-link href=/docs/data-zoo/mutistream-tree/>Mutistream Balanced Tree</a></li><li><a class=docs-link href=/docs/data-zoo/packed-allocator/>Packed Allocator</a></li><li><a class=docs-link href=/docs/data-zoo/associative-memory-1/>Associative Memory (Part 1)</a></li><li><a class=docs-link href=/docs/data-zoo/associative-memory-2/>Associative Memory (Part 2)</a></li></ul><h3 class="h6 text-uppercase mb-2">Storage Engines</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/storage/overview/>Storage Engines Overview</a></li><li><a class=docs-link href=/docs/storage/memory-store/>Memory Store</a></li><li><a class=docs-link href=/docs/storage/swmr-store/>SWMR Store</a></li><li><a class=docs-link href=/docs/storage/overlay-store/>Overlay Store</a></li></ul><h3 class="h6 text-uppercase mb-2">Runtime Environment</h3><h3 class="h6 text-uppercase mb-2">Linked Data & SDN</h3><h3 class="h6 text-uppercase mb-2">Digital Philosophy</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/d-phil/intro/>Philosophy of Memoria - Intro</a></li><li><a class=docs-link href=/docs/d-phil/ai/>Memoria and Artificial Intelligence</a></li></ul><h3 class="h6 text-uppercase mb-2">Memoria Build Tool</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/mbt/overview/>MBT Overview</a></li></ul><h3 class="h6 text-uppercase mb-2">Testing Framework</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/tests/overview/>Tests -- Overview</a></li></ul><h3 class="h6 text-uppercase mb-2">Datascope</h3><ul class=list-unstyled><li><a class=docs-link href=/docs/datascope/overview/>Datascope Overview</a></li></ul><h3 class="h6 text-uppercase mb-2">Misc</h3></nav></div><nav class="docs-toc docs-toc-top d-none d-xl-block col-xl-3" aria-label="Secondary navigation"><div class=d-xl-none><button class="btn btn-outline-primary btn-sm doks-toc-toggle collapsed" type=button data-bs-toggle=collapse data-bs-target=#onThisPage aria-controls=doks-docs-nav aria-expanded=false aria-label="Toggle On this page navigation">
<span></span>
<span><svg xmlns="http://www.w3.org/2000/svg" width="18" height="18" viewBox="0 0 24 24" class="doks doks-expand" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><title>Expand</title><polyline points="7 13 12 18 17 13"/><polyline points="7 6 12 11 17 6"/></svg><svg xmlns="http://www.w3.org/2000/svg" width="18" height="18" viewBox="0 0 24 24" class="doks doks-collapse" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><title>Collapse</title><polyline points="17 11 12 6 7 11"/><polyline points="17 18 12 13 7 18"/></svg></span></button><div class=collapse id=onThisPage><div class="card card-body mt-3 py-1"><div class=page-links><nav id=TableOfContents><ul><li><a href=#introduction>Introduction</a></li><li><a href=#candidates-for-acceleration>Candidates for Acceleration</a></li><li><a href=#memoria-acceleration-architecture>Memoria Acceleration Architecture</a></li></ul></nav></div></div></div></div><div class="page-links d-none d-xl-block"><h3></h3><nav id=TableOfContents><ul><li><a href=#introduction>Introduction</a></li><li><a href=#candidates-for-acceleration>Candidates for Acceleration</a></li><li><a href=#memoria-acceleration-architecture>Memoria Acceleration Architecture</a></li></ul></nav></div></nav><main class="docs-content col-lg-11 col-xl"><h1>Hardware Acceleration in Memoria</h1><p class=lead></p><nav class=d-xl-none aria-label="Quaternary navigation"><div class=d-xl-none><button class="btn btn-outline-primary btn-sm doks-toc-toggle collapsed" type=button data-bs-toggle=collapse data-bs-target=#onThisPage aria-controls=doks-docs-nav aria-expanded=false aria-label="Toggle On this page navigation">
<span></span>
<span><svg xmlns="http://www.w3.org/2000/svg" width="18" height="18" viewBox="0 0 24 24" class="doks doks-expand" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><title>Expand</title><polyline points="7 13 12 18 17 13"/><polyline points="7 6 12 11 17 6"/></svg><svg xmlns="http://www.w3.org/2000/svg" width="18" height="18" viewBox="0 0 24 24" class="doks doks-collapse" fill="none" stroke="currentcolor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><title>Collapse</title><polyline points="17 11 12 6 7 11"/><polyline points="17 18 12 13 7 18"/></svg></span></button><div class=collapse id=onThisPage><div class="card card-body mt-3 py-1"><div class=page-links><nav id=TableOfContents><ul><li><a href=#introduction>Introduction</a></li><li><a href=#candidates-for-acceleration>Candidates for Acceleration</a></li><li><a href=#memoria-acceleration-architecture>Memoria Acceleration Architecture</a></li></ul></nav></div></div></div></div><div class="page-links d-none d-xl-block"><h3></h3><nav id=TableOfContents><ul><li><a href=#introduction>Introduction</a></li><li><a href=#candidates-for-acceleration>Candidates for Acceleration</a></li><li><a href=#memoria-acceleration-architecture>Memoria Acceleration Architecture</a></li></ul></nav></div></nav><h2 id=introduction>Introduction <a href=#introduction class=anchor aria-hidden=true>#</a></h2><p>Memoria was started back in 2007 after the motivation from the book <a href=https://people.freebsd.org/~lstewart/articles/cpumemory.pdf>What Every Programmer Should Know About Memory</a> by Ulrich Drepper. The idea is simple. DRAM is very slow on the random access relative to CPU speed, and while waiting for the data from memory, a CPU can perform a lot of operations. By optimizing the data layout in memory, we can reduce waiting time, improving performance. But the price is &ndash; greater number of instruction, performed on such memory-optimized data layout. Modern out-of-order (OoO) CPUs can perform many operations each cycle, so this strategy works very well for them. The problem is that OoO CPUs scale poorly with their silicon area. Roughly speaking, from 22nm to 7nm, number of cores per consumer CPU increased 2 times. So, cores are getting bigger and bigger each iteration, but their performance is not improving that fast. By the 2020 we had 8-16 hot and large OoO cores in consumer CPUs and up to 64 cores in the server ones. But it&rsquo;s obvious that all this silicon budgets can be spent in a better way: to application-specific hardware accelerators. Going from 7nm to 3nm will make this situation even more obvious. Given the importance of structured data processing, it&rsquo;s reasonable to suppose that there is a room for Momoria-specific silicon in this budget.</p><h2 id=candidates-for-acceleration>Candidates for Acceleration <a href=#candidates-for-acceleration class=anchor aria-hidden=true>#</a></h2><p>Memoria is essentially a storage technology, so it&rsquo;s mostly an IO-bound task. So, it&rsquo;s not that much to accelerate there. Nevertheless, some aspects may certainly benefit form direct hardware implementation.</p><ol><li>Symbol sequences. <code>Select()</code>, <code>Rank()</code> and other operations for alphabet sizes larger than 2. Some CPUs have <a href=https://en.wikipedia.org/wiki/SSE4#POPCNT_and_LZCNT><code>popcnt</code></a> operation support for binary alphabets, but no equivalents for larger alphabets. Software emulation is too slow.</li><li>Hardware support for compressed symbol sequences (alphabet size >= 2).</li><li>Memory compression and hardware tiered memory.</li><li>Hardware memory protection (tagged memory). Programs contain bugs, it&rsquo;s inevitable, which can corrupt data permanently. <a href=https://www.rust-lang.org>Linear types</a> is not the ultimate solution because of unsafe code that can spread errors deep to the safe code. Again, compilers may also have errors.</li><li>Fast memory checksuming: detecting corruption as soon as possible in case of hardware failures.</li><li>Fast memory encryption both for data storage in external memory and in the main one.</li><li>Native <code>DataType</code>s support, like variable length numbers, strings, unicode, etc.</li><li>Native support for some <a href>LinkedData</a> constructions and workflows.</li><li>Hardware data shuffle/scatter/gather engine.</li><li>Adopting <a href=https://en.wikipedia.org/wiki/Scratchpad_memory>scratchpad memory</a> architecture instead of tall cache hierarchies or in addition to them.</li><li>Memoria-specific concurrency and parallelism modes support (hardware inter-core queues?).</li></ol><p>Hardware data types support (sequences, integers, strings etc), hashing, compression and encryption, hardware memory protection may improve single-threaded performance, that is especially important for low-power devices. It&rsquo;s not expected that entire Memoria will be run on an <a href=https://en.wikipedia.org/wiki/Microcontroller>MCU</a>-class device. Certain <a href=https://bitbucket.org/vsmirnov/memoria/wiki/Memoization4AI>data structures</a> nevertheless may be accelerated via dedicated Memoria IP and used for inference in EdgeAI applications.</p><p>Being a storage technology, Memoria does not provide any data processing, leaving this area to applications. Nevertheless, to achieve high efficiency, storage layer and processing layer must be tightly coupled. To fulfill this need, Memoria project is providing an &lsquo;accelerator generator&rsquo; &ndash; design space exploration tool for data-intensive applications. In its core idea, Memoria itself is also a design space exploration tool, but for data structures and storage engines. Extending this idea into accelerator&rsquo;s area looks like a natural move. In this respect Memoria is pretty similar to the <a href=https://bar.eecs.berkeley.edu/projects/rocket_chip.html>Rocket Chip SoC generator</a> for RISC-V-based systems.</p><h2 id=memoria-acceleration-architecture>Memoria Acceleration Architecture <a href=#memoria-acceleration-architecture class=anchor aria-hidden=true>#</a></h2><p>Acceleration Architecture is based on the <a href=https://riscv.org>RISC-V</a> accelerators design pattern that is essentially an application-specific ISA extensions for a RISC core, backed with specific hardware. <a href=https://github.com/victor-smirnov/jenny>Jenny Metaprogramming Platform</a> will be supporting those extensions at the C/C++ level.</p><ol><li>RISC-V toolchain: compiler, binutils, simulator(s)</li><li><a href=https://github.com/victor-smirnov/memoria-accel>Rocket Chip-based accelerator sandbox</a><ul><li>Arty A7-100T board</li><li>Alveo U50 application accelerator</li></ul></li><li>ISA-level simulator (not cycle-accurate) of a RISC-V-based <a href=https://en.wikipedia.org/wiki/Massively_parallel_processor_array>MPPA</a> accelerator for compute-intensive applications on top of Memoria-provided data (SQL, ETL, Datalog, probabilistic programming, etc).</li><li><a href=https://fires.im/>FireSim</a> extensions for cycle-accurate simulation.</li><li>Verification tools.</li><li>Jenny-integrated metaprogramming tools.</li></ol><div class="page-footer-meta d-flex flex-column flex-md-row justify-content-between"></div><div class="docs-navigation d-flex justify-content-between"><a href=/docs/overview/whyc++/><div class="card my-1"><div class="card-body py-2">&larr; Why C++</div></div></a><a class=ms-auto href=/docs/overview/qt_creator_instructions/><div class="card my-1"><div class="card-body py-2">QT Creator Instructions &rarr;</div></div></a></div></main></div></div></div><footer class="footer text-muted"><div class=container-xxl><div class=row><div class="col-lg-8 order-last order-lg-first"><ul class=list-inline><li class=list-inline-item>Powered by <a href=https://www.github.com/>Github</a>, <a href=https://gohugo.io/>Hugo</a>, and <a href=https://getdoks.org/>Doks</a></li></ul></div><div class="col-lg-8 order-first order-lg-last text-lg-end"><ul class=list-inline><li class=list-inline-item><a href=/privacy-policy/>Privacy</a></li></ul></div></div></div></footer><script src=/js/bootstrap.min.f06fe6dc0efc9ee1e806021a0c338278256ecf163b547e8e8769fe60b0a1c0d505782852616ca4e1ff6a719eb8fc954e1d26031b8ab3ca71fb9d9998081b319e.js integrity="sha512-8G/m3A78nuHoBgIaDDOCeCVuzxY7VH6Oh2n+YLChwNUFeChSYWyk4f9qcZ64/JVOHSYDG4qzynH7nZmYCBsxng==" crossorigin=anonymous defer></script>
<script src=/js/highlight.min.349dda7f776056c3f39bc8ccb2eeab63bafd33d052a7266441e0912a4ad60fe0932e116b570cf3b263f7b944035ea6076fb02ee3b541df9fa4a48327b3b2314a.js integrity="sha512-NJ3af3dgVsPzm8jMsu6rY7r9M9BSpyZkQeCRKkrWD+CTLhFrVwzzsmP3uUQDXqYHb7Au47VB35+kpIMns7IxSg==" crossorigin=anonymous defer></script>
<script src=/js/vendor/katex/dist/katex.min.8370e08d29f784ff7c9a902e9acd0e13dbcc29df754e3b6169e0243fddd6efb28a8c3f22d1f82cb26e83f1bb2bf9f5923c696f7dad0e219d8617071e5b45ee15.js integrity="sha512-g3DgjSn3hP98mpAums0OE9vMKd91TjthaeAkP93W77KKjD8i0fgssm6D8bsr+fWSPGlvfa0OIZ2GFwceW0XuFQ==" crossorigin=anonymous defer></script>
<script src=/js/vendor/katex/dist/contrib/auto-render.min.17afcd53ae964f755803834d912cea7b9c8581cd7ab706ddf37fc95ae96365dd6e45f2083d19b63ead2d842388f769d174b4866fff4ddefb85bcbb7a4bba8434.js integrity="sha512-F6/NU66WT3VYA4NNkSzqe5yFgc16twbd83/JWuljZd1uRfIIPRm2Pq0thCOI92nRdLSGb/9N3vuFvLt6S7qENA==" crossorigin=anonymous defer></script>
<script src=/main.min.f4fc9672b82291a008c0e098e13b1cf76efef8389cf4ecfacd957f72a374aac24f8fcd030f4982efbf7ba73dbc434fa95bfa2ae5f78d156d7c269f97c9ef020d.js integrity="sha512-9PyWcrgikaAIwOCY4Tsc927++Dic9Oz6zZV/cqN0qsJPj80DD0mC7797pz28Q0+pW/oq5feNFW18Jp+Xye8CDQ==" crossorigin=anonymous defer></script>
<script src=https://memoria-framework.dev/index.min.58fe3aacc82c707b37a3645ba51a94a2d1400a153b95e2890fb5dda3bb79df0176ae8074d0e017edec4767df990ece151ff81ca58a86e292846beff6d66b9162.js integrity="sha512-WP46rMgscHs3o2RbpRqUotFAChU7leKJD7Xdo7t53wF2roB00OAX7exHZ9+ZDs4VH/gcpYqG4pKEa+/21muRYg==" crossorigin=anonymous defer></script></body></html>