// Seed: 3041086330
module module_0;
  localparam id_1 = -1;
  always $clog2(90);
  ;
  assign module_2._id_17 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_5 = 32'd59
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5[id_3 : 1],
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input logic [7:0] _id_5;
  input wire id_4;
  inout wire _id_3;
  output wire id_2;
  output wire id_1;
  wire [id_5 : 1 'h0] id_8;
  module_0 modCall_1 ();
  logic id_9;
  ;
endmodule
module module_2 #(
    parameter id_14 = 32'd65,
    parameter id_17 = 32'd8,
    parameter id_24 = 32'd16
) (
    output supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wire id_3,
    output wor id_4,
    input wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input uwire id_8,
    input wire id_9,
    output tri id_10,
    inout wand id_11,
    output tri0 id_12,
    output wand id_13,
    input tri _id_14,
    input supply1 id_15,
    output wor id_16,
    input wor _id_17
    , id_22,
    input supply1 id_18,
    input tri0 id_19,
    output wor id_20
);
  wire id_23;
  assign id_4 = 1;
  wire _id_24;
  ;
  wire [id_17 : id_14  ?  -1 : id_24] id_25, id_26;
  module_0 modCall_1 ();
endmodule
