ISim log file
Running: /home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 1.00us
# run 1.00us
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 1.00us
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 1.00ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
# run 1.00ns
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# step
Simulator is doing circuit initialization process.
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 36
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 37
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 38
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 93
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Finished circuit initialization process.
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 0 fs : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 93
# step
Stopped at time : 500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 1500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 2 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 2 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 2 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 2500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 3 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 3 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 3 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 3500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 4 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 4 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 4 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 4500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 66
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 68
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 69
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 70
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 71
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 72
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 45
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 47
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 48
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 49
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 50
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 52
# step
Stopped at time : 5 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 93
# step
Stopped at time : 5500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 6 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 6 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 6 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 6500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 7 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 7 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 7 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 7500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 8 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 8 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 8 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 8500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 9 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 9 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 9 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 9500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 10 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 10 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 10 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 10 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 10 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 10 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 10 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 10 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 93
# step
Stopped at time : 10500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 11 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 11 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 11 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 11500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 12 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 12 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 12 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 12500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 13 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 13 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 13 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 13500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 14 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 14 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 14 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 14500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 66
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 74
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 75
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 76
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 45
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 47
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 48
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 49
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 50
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 52
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 93
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 93
# step
Stopped at time : 15500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 16 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 16 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 16 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 16500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 17 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 17 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 17 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 17500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 18 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 18 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 18 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 18500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 19 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 19 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 19 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 19500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 93
# restart
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 19.00ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# step
Stopped at time : 19500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 20 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# restart
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 15.00ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 10.00ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# step
Stopped at time : 10500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 11 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 11 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 11 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 11500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 12 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 12 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 12 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 12500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 13 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 13 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 13 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 13500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 14 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 14 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 14 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 14500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 66
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 74
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 75
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 76
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 45
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 47
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 48
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 49
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 50
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 52
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 93
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 93
# restart
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 14.00ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# step
Stopped at time : 14500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 66
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 74
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 75
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 76
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 45
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 47
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 48
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 49
# step
Stopped at time : 15 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 50
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 14.00ns
# step
Stopped at time : 1014500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 66
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 74
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 75
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 76
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 45
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 47
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 48
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 49
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 50
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 52
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 68
# step
Stopped at time : 1015 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 1015500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1016 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1016 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1016 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 1016500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1017 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1017 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1017 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 1017500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1018 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1018 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1018 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 1018500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1019 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1019 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1019 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 1019500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1020 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1020 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1020 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 1020 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 1020 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 1020 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 1020 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 1020500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1021 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1021 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1021 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 1021500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1022 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1022 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1022 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 1022500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1023 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1023 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1023 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 1023500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1024 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1024 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1024 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 30
# step
Stopped at time : 1024500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 26
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 27
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 28
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 17
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 63
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 66
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 74
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 75
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram_wrapper.vhd" Line 76
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 42
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 45
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 47
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 48
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 49
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 50
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 52
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 53
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 54
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 55
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 57
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 58
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 60
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 61
# step
Stopped at time : 1025 ns : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/sync_sram.vhd" Line 68
# step
Stopped at time : 1025500 ps : File "/home/main/git/FPGA-MISC/Nexys3-RAM-Test/clock_divider.vhd" Line 22
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
# run 14.00ns
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 14.00us
# run 140.00us
# run 140.00us
# run 140.00us
# run 1400.00us
# run 1400.00us
# run 1400.00us
ISim P.20131013 (signature 0xfbc00daa)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /sync_sram_wrapper/clk 1 -radix bin -value 0 -radix bin -time 500 ps -repeat 1 ns
# run 1400.00us
# exit 0
