Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:23:21 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 163 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.698        0.000                      0                 6111        0.044        0.000                      0                 6111        2.927        0.000                       0                  2716  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.698        0.000                      0                 6111        0.044        0.000                      0                 6111        2.927        0.000                       0                  2716  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.540ns (36.476%)  route 2.682ns (63.524%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.368 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.396    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.419 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.447    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.592 r  add3/mem_reg_0_7_24_24_i_2/O[5]
                         net (fo=1, routed)           0.253     3.845    x10/out[29]
    SLICE_X22Y133        LUT4 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.098     3.943 r  x10/mem_reg_0_7_29_29_i_1/O
                         net (fo=1, routed)           0.315     4.258    x10/mem_reg_0_7_29_29/D
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_29_29/WCLK
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y132        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x10/mem_reg_0_7_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.258    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_30_30/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.465ns (34.939%)  route 2.728ns (65.061%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.368 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.396    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.419 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.447    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.576 r  add3/mem_reg_0_7_24_24_i_2/O[6]
                         net (fo=1, routed)           0.317     3.893    x10/out[30]
    SLICE_X22Y133        LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     3.932 r  x10/mem_reg_0_7_30_30_i_1/O
                         net (fo=1, routed)           0.297     4.229    x10/mem_reg_0_7_30_30/D
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_30_30/WCLK
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_30_30/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y132        RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x10/mem_reg_0_7_30_30/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.229    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.160ns  (logic 1.541ns (37.043%)  route 2.619ns (62.957%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.368 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.396    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.419 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.447    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.593 r  add3/mem_reg_0_7_24_24_i_2/O[7]
                         net (fo=1, routed)           0.253     3.846    x10/out[31]
    SLICE_X22Y132        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     3.944 r  x10/mem_reg_0_7_31_31_i_1/O
                         net (fo=1, routed)           0.252     4.196    x10/mem_reg_0_7_31_31/D
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_31_31/WCLK
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y132        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.447ns (34.943%)  route 2.694ns (65.057%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.368 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.396    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.505 r  add3/mem_reg_0_7_16_16_i_2/O[4]
                         net (fo=1, routed)           0.194     3.699    x10/out[20]
    SLICE_X20Y135        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     3.763 r  x10/mem_reg_0_7_20_20_i_1/O
                         net (fo=1, routed)           0.414     4.177    x10/mem_reg_0_7_20_20/D
    SLICE_X20Y133        RAMS32                                       r  x10/mem_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_20_20/WCLK
    SLICE_X20Y133        RAMS32                                       r  x10/mem_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y133        RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_17_17/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.548ns (37.564%)  route 2.573ns (62.436%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.368 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.396    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.493 r  add3/mem_reg_0_7_16_16_i_2/O[1]
                         net (fo=1, routed)           0.215     3.708    x10/out[17]
    SLICE_X22Y133        LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.177     3.885 r  x10/mem_reg_0_7_17_17_i_1/O
                         net (fo=1, routed)           0.272     4.157    x10/mem_reg_0_7_17_17/D
    SLICE_X20Y133        RAMS32                                       r  x10/mem_reg_0_7_17_17/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_17_17/WCLK
    SLICE_X20Y133        RAMS32                                       r  x10/mem_reg_0_7_17_17/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y133        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    x10/mem_reg_0_7_17_17/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_14_14/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.493ns (36.124%)  route 2.640ns (63.876%))
  Logic Levels:           11  (CARRY8=2 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.474 r  add3/mem_reg_0_7_8_8_i_2/O[6]
                         net (fo=1, routed)           0.280     3.754    x10/out[14]
    SLICE_X22Y133        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     3.867 r  x10/mem_reg_0_7_14_14_i_1/O
                         net (fo=1, routed)           0.302     4.169    x10/mem_reg_0_7_14_14/D
    SLICE_X20Y133        RAMS32                                       r  x10/mem_reg_0_7_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_14_14/WCLK
    SLICE_X20Y133        RAMS32                                       r  x10/mem_reg_0_7_14_14/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y133        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    x10/mem_reg_0_7_14_14/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -4.169    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 1.445ns (35.653%)  route 2.608ns (64.347%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.368 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.396    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.419 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.447    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.556 r  add3/mem_reg_0_7_24_24_i_2/O[4]
                         net (fo=1, routed)           0.138     3.694    x10/out[28]
    SLICE_X20Y135        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.039     3.733 r  x10/mem_reg_0_7_28_28_i_1/O
                         net (fo=1, routed)           0.356     4.089    x10/mem_reg_0_7_28_28/D
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_28_28/WCLK
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y132        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    x10/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.089    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_27_27/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.076ns  (logic 1.440ns (35.329%)  route 2.636ns (64.671%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.368 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.396    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.419 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.447    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.551 r  add3/mem_reg_0_7_24_24_i_2/O[3]
                         net (fo=1, routed)           0.253     3.804    x10/out[27]
    SLICE_X22Y132        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.039     3.843 r  x10/mem_reg_0_7_27_27_i_1/O
                         net (fo=1, routed)           0.269     4.112    x10/mem_reg_0_7_27_27/D
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_27_27/WCLK
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_27_27/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y132        RAMS32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    x10/mem_reg_0_7_27_27/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.112    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.910ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_25_25/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.997ns  (logic 1.543ns (38.604%)  route 2.454ns (61.396%))
  Logic Levels:           13  (CARRY8=4 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.368 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.396    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.419 r  add3/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.447    add3/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X21Y135        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.544 r  add3/mem_reg_0_7_24_24_i_2/O[1]
                         net (fo=1, routed)           0.215     3.759    x10/out[25]
    SLICE_X22Y133        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.149     3.908 r  x10/mem_reg_0_7_25_25_i_1/O
                         net (fo=1, routed)           0.125     4.033    x10/mem_reg_0_7_25_25/D
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_25_25/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_25_25/WCLK
    SLICE_X20Y132        RAMS32                                       r  x10/mem_reg_0_7_25_25/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y132        RAMS32 (Setup_H5LUT_SLICEM_CLK_I)
                                                     -0.074     6.943    x10/mem_reg_0_7_25_25/SP
  -------------------------------------------------------------------
                         required time                          6.943    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                  2.910    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            x10/mem_reg_0_7_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.984ns  (logic 1.443ns (36.220%)  route 2.541ns (63.780%))
  Logic Levels:           12  (CARRY8=3 LUT3=1 LUT4=3 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.036     0.036    fsm9/clk
    SLICE_X21Y125        FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y125        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm9/out_reg[1]/Q
                         net (fo=17, routed)          0.273     0.405    fsm9/fsm9_out[1]
    SLICE_X20Y125        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.116     0.521 r  fsm9/out[1]_i_3__2/O
                         net (fo=15, routed)          0.127     0.648    fsm0/out_reg[0]_3
    SLICE_X20Y125        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.062     0.710 r  fsm0/out[0]_i_2__2/O
                         net (fo=4, routed)           0.223     0.933    fsm/out_reg[0]_9
    SLICE_X23Y125        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     0.972 r  fsm/x2_int0_addr0[3]_INST_0_i_2/O
                         net (fo=14, routed)          0.186     1.158    fsm/x2_int0_addr0[3]_INST_0_i_2_n_0
    SLICE_X23Y126        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.272 r  fsm/x2_int0_addr0[3]_INST_0_i_1/O
                         net (fo=41, routed)          0.115     1.387    x10/done_reg_1
    SLICE_X23Y127        LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.426 r  x10/mem_reg_0_7_0_0_i_2/O
                         net (fo=68, routed)          0.337     1.763    i0/x10_write_en
    SLICE_X20Y128        LUT4 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.179     1.942 r  i0/mem_reg_0_7_0_0_i_3__0/O
                         net (fo=32, routed)          0.473     2.415    x10/mem_reg_0_7_1_1/A0
    SLICE_X20Y133        RAMS32 (Prop_C5LUT_SLICEM_ADR0_O)
                                                      0.196     2.611 r  x10/mem_reg_0_7_1_1/SP/O
                         net (fo=3, routed)           0.286     2.897    add3/read_data[1]
    SLICE_X21Y132        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     3.074 r  add3/mem_reg_0_7_0_0_i_22/O
                         net (fo=1, routed)           0.010     3.084    add3/mem_reg_0_7_0_0_i_22_n_0
    SLICE_X21Y132        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.317 r  add3/mem_reg_0_7_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     3.345    add3/mem_reg_0_7_0_0_i_6_n_0
    SLICE_X21Y133        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.368 r  add3/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.396    add3/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X21Y134        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.525 r  add3/mem_reg_0_7_16_16_i_2/O[6]
                         net (fo=1, routed)           0.203     3.728    x10/out[22]
    SLICE_X23Y133        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     3.768 r  x10/mem_reg_0_7_22_22_i_1/O
                         net (fo=1, routed)           0.252     4.020    x10/mem_reg_0_7_22_22/D
    SLICE_X20Y133        RAMS32                                       r  x10/mem_reg_0_7_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=2747, unset)         0.052     7.052    x10/mem_reg_0_7_22_22/WCLK
    SLICE_X20Y133        RAMS32                                       r  x10/mem_reg_0_7_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y133        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    x10/mem_reg_0_7_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.020    
  -------------------------------------------------------------------
                         slack                                  2.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    par_done_reg/clk
    SLICE_X25Y126        FDRE                                         r  par_done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y126        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset/par_done_reg_out
    SLICE_X25Y126        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset/out[0]_i_1__16/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg/out_reg[0]_0
    SLICE_X25Y126        FDRE                                         r  par_done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    par_done_reg/clk
    SLICE_X25Y126        FDRE                                         r  par_done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y126        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X23Y136        FDRE                                         r  bin_read0_0/out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read0_0/out_reg[27]/Q
                         net (fo=2, routed)           0.059     0.110    tmp_0/Q[27]
    SLICE_X23Y135        FDRE                                         r  tmp_0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.019     0.019    tmp_0/clk
    SLICE_X23Y135        FDRE                                         r  tmp_0/out_reg[27]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y135        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp_0/out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    par_done_reg/clk
    SLICE_X25Y126        FDRE                                         r  par_done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y126        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_done_reg0/par_done_reg_out
    SLICE_X25Y126        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  par_done_reg0/out[0]_i_1__49/O
                         net (fo=1, routed)           0.017     0.110    par_reset/out_reg[0]_2
    SLICE_X25Y126        FDRE                                         r  par_reset/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    par_reset/clk
    SLICE_X25Y126        FDRE                                         r  par_reset/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y126        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    cond_stored3/clk
    SLICE_X22Y125        FDRE                                         r  cond_stored3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y125        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored3/out_reg[0]/Q
                         net (fo=7, routed)           0.029     0.080    i0/cond_stored3_out
    SLICE_X22Y125        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  i0/out[0]_i_1__35/O
                         net (fo=1, routed)           0.015     0.110    cond_stored3/out_reg[0]_1
    SLICE_X22Y125        FDRE                                         r  cond_stored3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    cond_stored3/clk
    SLICE_X22Y125        FDRE                                         r  cond_stored3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y125        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 par_done_reg12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.012     0.012    par_done_reg12/clk
    SLICE_X18Y128        FDRE                                         r  par_done_reg12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg12/out_reg[0]/Q
                         net (fo=3, routed)           0.030     0.081    par_done_reg11/par_done_reg12_out
    SLICE_X18Y128        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.095 r  par_done_reg11/out[0]_i_1__62/O
                         net (fo=1, routed)           0.016     0.111    par_reset5/out_reg[0]_2
    SLICE_X18Y128        FDRE                                         r  par_reset5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.018     0.018    par_reset5/clk
    SLICE_X18Y128        FDRE                                         r  par_reset5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y128        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.060ns (59.406%)  route 0.041ns (40.594%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.013     0.013    i0/clk
    SLICE_X24Y126        FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y126        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  i0/out_reg[2]/Q
                         net (fo=11, routed)          0.033     0.084    i0/i0_out[2]
    SLICE_X24Y126        LUT4 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     0.106 r  i0/out[3]_i_3__4/O
                         net (fo=1, routed)           0.008     0.114    i0/out[3]_i_3__4_n_0
    SLICE_X24Y126        FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.019     0.019    i0/clk
    SLICE_X24Y126        FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y126        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mult_pipe1/done_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.038ns (37.624%)  route 0.063ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.013     0.013    mult_pipe1/clk
    SLICE_X29Y129        FDRE                                         r  mult_pipe1/done_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y129        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe1/done_buf_reg[1]/Q
                         net (fo=1, routed)           0.063     0.114    mult_pipe1/done_buf_reg[1]__0
    SLICE_X29Y129        FDRE                                         r  mult_pipe1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.019     0.019    mult_pipe1/clk
    SLICE_X29Y129        FDRE                                         r  mult_pipe1/done_reg/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y129        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.066    mult_pipe1/done_reg
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X23Y136        FDRE                                         r  bin_read0_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y136        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[30]/Q
                         net (fo=2, routed)           0.062     0.114    tmp_0/Q[30]
    SLICE_X21Y136        FDRE                                         r  tmp_0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.019     0.019    tmp_0/clk
    SLICE_X21Y136        FDRE                                         r  tmp_0/out_reg[30]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y136        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp_0/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][5][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.038ns (37.255%)  route 0.064ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.013     0.013    A_int_read0_0/clk
    SLICE_X24Y139        FDRE                                         r  A_int_read0_0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y139        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  A_int_read0_0/out_reg[5]/Q
                         net (fo=65, routed)          0.064     0.115    A0_0/Q[5]
    SLICE_X24Y138        FDRE                                         r  A0_0/mem_reg[3][5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.019     0.019    A0_0/clk
    SLICE_X24Y138        FDRE                                         r  A0_0/mem_reg[3][5][5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y138        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    A0_0/mem_reg[3][5][5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp_0/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.013     0.013    bin_read0_0/clk
    SLICE_X22Y135        FDRE                                         r  bin_read0_0/out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y135        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bin_read0_0/out_reg[10]/Q
                         net (fo=2, routed)           0.063     0.115    tmp_0/Q[10]
    SLICE_X22Y133        FDRE                                         r  tmp_0/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2747, unset)         0.019     0.019    tmp_0/clk
    SLICE_X22Y133        FDRE                                         r  tmp_0/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y133        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    tmp_0/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X20Y130  x20/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X20Y130  x20/mem_reg_0_7_13_13/SP/CLK



