// Written by Divyanshu-Modi <Atom-X-Devs https://github.com/Atom-X-Devs>

#include <dt-bindings/clock/mdss-5nm-pll-clk.h>
#include <dt-bindings/clock/qcom,dispcc-yupik.h>
#include "dsi-panel-m20-36-02-0a-dsc-vid.dtsi"

&mdss_mdp {
	connectors = <&smmu_sde_unsec &smmu_sde_sec &sde_wb &sde_dsi &sde_rscc &sde_dp>;
};

&soc {
	sde_wb: qcom,wb-display@0 {
		compatible = "qcom,wb-display";
		cell-index = <0>;
		label = "wb_display";
	};

	dsi_panel_pwr_supply_m20: dsi_panel_pwr_supply_m20 {
		#address-cells = <1>;
		#size-cells = <0>;

		qcom,panel-supply-entry@0 {
			reg = <0>;
			qcom,supply-name = "vddio";
			qcom,supply-min-voltage = <1800000>;
			qcom,supply-max-voltage = <1800000>;
			qcom,supply-enable-load = <60700>;
			qcom,supply-disable-load = <80>;
			qcom,supply-post-on-sleep = <10>;
			qcom,supply-pre-off-sleep = <2>;
		};

		qcom,panel-supply-entry@1 {
			reg = <1>;
			qcom,supply-name = "dvdd";
			qcom,supply-min-voltage = <1230000>;
			qcom,supply-max-voltage = <1230000>;
			qcom,supply-enable-load = <60700>;
			qcom,supply-disable-load = <80>;
			qcom,supply-post-on-sleep = <10>;
			qcom,supply-pre-off-sleep = <1>;
		};

		qcom,panel-supply-entry@2 {
			reg = <2>;
			qcom,supply-name = "vdd";
			qcom,supply-min-voltage = <3000000>;
			qcom,supply-max-voltage = <3000000>;
			qcom,supply-enable-load = <10000>;
			qcom,supply-disable-load = <0>;
			qcom,supply-post-on-sleep = <10>;
			qcom,supply-pre-off-sleep = <1>;
		};
	};

	sde_dsi: qcom,dsi-display-primary {
		compatible = "qcom,dsi-display";
		label = "primary";

		qcom,dsi-ctrl = <&mdss_dsi0>;
		qcom,dsi-phy = <&mdss_dsi_phy0>;
		qcom,mdp = <&mdss_mdp>;

		clocks = <&mdss_dsi_phy0 BYTECLK_MUX_0_CLK>,
				<&mdss_dsi_phy0 PCLK_MUX_0_CLK>,
				<&mdss_dsi_phy0 CPHY_BYTECLK_SRC_0_CLK>,
				<&mdss_dsi_phy0 CPHY_PCLK_SRC_0_CLK>,
				<&mdss_dsi_phy0 BYTECLK_SRC_0_CLK>,
				<&mdss_dsi_phy0 PCLK_SRC_0_CLK>,
				<&mdss_dsi_phy0 SHADOW_BYTECLK_SRC_0_CLK>,
				<&mdss_dsi_phy0 SHADOW_PCLK_SRC_0_CLK>,
				<&mdss_dsi_phy0 SHADOW_CPHY_BYTECLK_SRC_0_CLK>,
				<&mdss_dsi_phy0 SHADOW_CPHY_PCLK_SRC_0_CLK>,
				/*
				 * Currently the dsi clock handles are under the dsi
				 * controller DT node. As soon as the controller probe
				 * finishes, the dispcc sync state can get called before
				 * the dsi_display probe potentially disturbing the clock
				 * votes for cont_splash use case. Hence we are no longer
				 * protected by the component model in this case against the
				 * disp cc sync state getting triggered after the dsi_ctrl
				 * probe. To protect against this incorrect sync state trigger
				 * add this dummy MDP clk vote handle to the dsi_display
				 * DT node. Since the dsi_display driver does not parse
				 * MDP clock nodes, no actual vote shall be added and this
				 * change is done just to satisfy sync state requirements.
				 */
				<&dispcc DISP_CC_MDSS_MDP_CLK>;
		clock-names = "mux_byte_clk0", "mux_pixel_clk0",
				"cphy_byte_clk0", "cphy_pixel_clk0",
				"src_byte_clk0", "src_pixel_clk0",
				"shadow_byte_clk0", "shadow_pixel_clk0",
				"shadow_cphybyte_clk0", "shadow_cphypixel_clk0",
				"mdp_core_clk";

		pinctrl-names = "panel_active", "panel_suspend";
		pinctrl-0 = <&sde_dsi_active &sde_te_active>;
		pinctrl-1 = <&sde_dsi_suspend &sde_te_suspend>;
		qcom,platform-te-gpio = <&tlmm 80 0>;
		qcom,panel-te-source = <0>;

		vddio-supply = <&L12C>;
		dvdd-supply = <&L16B>;
		vdd-supply = <&L13C>;

		qcom,dsi-default-panel = <&dsi_m20_36_02_0a_dsc_vid>;
	};
};

&dsi_m20_36_02_0a_dsc_vid {
	qcom,panel-supply-entries = <&dsi_panel_pwr_supply_m20>;
	qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
	qcom,mdss-dsi-bl-min-level = <3>;
	qcom,mdss-dsi-bl-max-level = <4095>;
	qcom,mdss-brightness-init-level = <307>;
	qcom,mdss-brightness-max-level = <4095>;
	qcom,platform-te-gpio = <&tlmm 80 0>;
	qcom,platform-reset-gpio = <&tlmm 44 0>;

	qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";

	qcom,mdss-dsi-display-timings {
		/* 120 Hz */
		timing@0{
			qcom,mdss-dsi-panel-phy-timings = [
				00 1D 07 07 17 16 07
				07 08 02 04 00 19 0C
			];
			qcom,display-topology = <1 1 1>;
			qcom,default-topology-index = <0>;
		};
	};

};
