<?xml version="1.0" encoding="UTF-8"?>
<module close_brace="&gt;" hierarchy_delimiter="." root_context_id="vsl: group8 memory_array_write_test schematic vl: hspice hspiceD schematic spice veriloga" name="" open_brace="&lt;" version="1">
    <scope name="ModuleDir">
        <forward>
            <mapping dst="static_row_decoder_3by8" src="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="nand_i3" src="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="precharge_logic" src="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="sram_6t" src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="vpulse" src="vsl: analogLib vpulse hspice"/>
            <mapping dst="vdc" src="vsl: analogLib vdc hspice"/>
            <mapping dst="memory_array_write_test" src="vsl: group8 memory_array_write_test schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga" src="precharge_logic"/>
            <mapping dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" src="inv"/>
            <mapping dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" src="sram_6t"/>
            <mapping dst="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga" src="static_row_decoder_3by8"/>
            <mapping dst="vsl: analogLib vpulse hspice" src="vpulse"/>
            <mapping dst="vsl: group8 memory_array_write_test schematic vl: hspice hspiceD schematic spice veriloga" src="memory_array_write_test"/>
            <mapping dst="vsl: analogLib vdc hspice" src="vdc"/>
            <mapping dst="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga" src="nand_i3"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" src="pmos"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" src="nmos"/>
        </reverse>
    </scope>
    <scope name="ModuleName">
        <forward>
            <mapping dst="static_row_decoder_3by8" src="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="inv" src="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="nand_i3" src="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="precharge_logic" src="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="sram_6t" src="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="vpulse" src="vsl: analogLib vpulse hspice"/>
            <mapping dst="vdc" src="vsl: analogLib vdc hspice"/>
            <mapping dst="memory_array_write_test" src="vsl: group8 memory_array_write_test schematic vl: hspice hspiceD schematic spice veriloga"/>
            <mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
            <mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
        </forward>
        <reverse>
            <mapping dst="vsl: group8 precharge_logic schematic vl: hspice hspiceD schematic spice veriloga" src="precharge_logic"/>
            <mapping dst="vsl: group8 inv schematic vl: hspice hspiceD schematic spice veriloga" src="inv"/>
            <mapping dst="vsl: group8 sram_6t schematic vl: hspice hspiceD schematic spice veriloga" src="sram_6t"/>
            <mapping dst="vsl: group8 static_row_decoder_3by8 schematic vl: hspice hspiceD schematic spice veriloga" src="static_row_decoder_3by8"/>
            <mapping dst="vsl: analogLib vpulse hspice" src="vpulse"/>
            <mapping dst="vsl: group8 memory_array_write_test schematic vl: hspice hspiceD schematic spice veriloga" src="memory_array_write_test"/>
            <mapping dst="vsl: analogLib vdc hspice" src="vdc"/>
            <mapping dst="vsl: group8 nand_i3 schematic vl: hspice hspiceD schematic spice veriloga" src="nand_i3"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" src="pmos"/>
            <mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" src="nmos"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <root_context version="1">
        <top_cell_view>
            <lib>group8</lib>
            <cell>memory_array_write_test</cell>
            <view>schematic</view>
        </top_cell_view>
        <view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
        <view_stop_list>hspice hspiceD</view_stop_list>
    </root_context>
</module>
