

================================================================
== Vivado HLS Report for 'linear_array_array_ap_fixed_2u_linear_config14_s'
================================================================
* Date:           Sat Aug  8 08:23:18 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        6|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       45|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        2|       51|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op14  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op9   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|   6|           3|           3|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done                |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  45|         10|    5|         10|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+--------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |                   Source Object                  |    C Type    |
+-------------------------+-----+------+------------+--------------------------------------------------+--------------+
|ap_clk                   |  in |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_rst                   |  in |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_start                 |  in |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_done                  | out |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_continue              |  in |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_idle                  | out |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|ap_ready                 | out |     1| ap_ctrl_hs | linear<array,array<ap_fixed,2u>,linear_config14> | return value |
|data_V_data_0_V_dout     |  in |    27|   ap_fifo  |                  data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_empty_n  |  in |     1|   ap_fifo  |                  data_V_data_0_V                 |    pointer   |
|data_V_data_0_V_read     | out |     1|   ap_fifo  |                  data_V_data_0_V                 |    pointer   |
|data_V_data_1_V_dout     |  in |    27|   ap_fifo  |                  data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_empty_n  |  in |     1|   ap_fifo  |                  data_V_data_1_V                 |    pointer   |
|data_V_data_1_V_read     | out |     1|   ap_fifo  |                  data_V_data_1_V                 |    pointer   |
|res_V_data_0_V_din       | out |  1024|   ap_fifo  |                  res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_full_n    |  in |     1|   ap_fifo  |                  res_V_data_0_V                  |    pointer   |
|res_V_data_0_V_write     | out |     1|   ap_fifo  |                  res_V_data_0_V                  |    pointer   |
|res_V_data_1_V_din       | out |  1024|   ap_fifo  |                  res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_full_n    |  in |     1|   ap_fifo  |                  res_V_data_1_V                  |    pointer   |
|res_V_data_1_V_write     | out |     1|   ap_fifo  |                  res_V_data_1_V                  |    pointer   |
+-------------------------+-----+------+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 2 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i27* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 3 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str23) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:38]   --->   Operation 6 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str23)" [firmware/nnet_utils/nnet_activation_stream.h:38]   --->   Operation 7 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str12) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:39]   --->   Operation 8 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.45ns)   --->   "%empty = call { i27, i27 } @_ssdm_op_Read.ap_fifo.volatile.i27P.i27P(i27* %data_V_data_0_V, i27* %data_V_data_1_V)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 9 'read' 'empty' <Predicate = true> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i27, i27 } %empty, 0" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 10 'extractvalue' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i27, i27 } %empty, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 11 'extractvalue' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_0_V_3 = sext i27 %tmp_data_0_V to i1024" [firmware/nnet_utils/nnet_activation_stream.h:47]   --->   Operation 12 'sext' 'tmp_data_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_data_1_V_3 = sext i27 %tmp_data_1_V to i1024" [firmware/nnet_utils/nnet_activation_stream.h:47]   --->   Operation 13 'sext' 'tmp_data_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1024P.i1024P(i1024* %res_V_data_0_V, i1024* %res_V_data_1_V, i1024 %tmp_data_0_V_3, i1024 %tmp_data_1_V_3)" [firmware/nnet_utils/nnet_activation_stream.h:50]   --->   Operation 14 'write' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 0> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str23, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 15 'specregionend' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:52]   --->   Operation 16 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specinterface_ln0 (specinterface  ) [ 00]
specloopname_ln38 (specloopname   ) [ 00]
tmp               (specregionbegin) [ 00]
specpipeline_ln39 (specpipeline   ) [ 00]
empty             (read           ) [ 00]
tmp_data_0_V      (extractvalue   ) [ 00]
tmp_data_1_V      (extractvalue   ) [ 00]
tmp_data_0_V_3    (sext           ) [ 00]
tmp_data_1_V_3    (sext           ) [ 00]
write_ln50        (write          ) [ 00]
empty_144         (specregionend  ) [ 00]
ret_ln52          (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P.i27P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1024P.i1024P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="empty_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="54" slack="0"/>
<pin id="42" dir="0" index="1" bw="27" slack="0"/>
<pin id="43" dir="0" index="2" bw="27" slack="0"/>
<pin id="44" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln50_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="1024" slack="0"/>
<pin id="51" dir="0" index="2" bw="1024" slack="0"/>
<pin id="52" dir="0" index="3" bw="27" slack="0"/>
<pin id="53" dir="0" index="4" bw="27" slack="0"/>
<pin id="54" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_data_0_V_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="54" slack="0"/>
<pin id="60" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_data_1_V_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="54" slack="0"/>
<pin id="64" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_data_0_V_3_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="27" slack="0"/>
<pin id="68" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_0_V_3/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="tmp_data_1_V_3_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="27" slack="0"/>
<pin id="73" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_data_1_V_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="34" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="40" pin=2"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="40" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="40" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="58" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="48" pin=3"/></net>

<net id="74"><net_src comp="62" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="75"><net_src comp="71" pin="1"/><net_sink comp="48" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {1 }
	Port: res_V_data_1_V | {1 }
 - Input state : 
	Port: linear<array,array<ap_fixed,2u>,linear_config14> : data_V_data_0_V | {1 }
	Port: linear<array,array<ap_fixed,2u>,linear_config14> : data_V_data_1_V | {1 }
	Port: linear<array,array<ap_fixed,2u>,linear_config14> : res_V_data_0_V | {}
	Port: linear<array,array<ap_fixed,2u>,linear_config14> : res_V_data_1_V | {}
  - Chain level:
	State 1
		tmp_data_0_V_3 : 1
		tmp_data_1_V_3 : 1
		write_ln50 : 2
		empty_144 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|   read   |    empty_read_fu_40    |
|----------|------------------------|
|   write  | write_ln50_write_fu_48 |
|----------|------------------------|
|extractvalue|   tmp_data_0_V_fu_58   |
|          |   tmp_data_1_V_fu_62   |
|----------|------------------------|
|   sext   |  tmp_data_0_V_3_fu_66  |
|          |  tmp_data_1_V_3_fu_71  |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
