Flow report for SaleTerminal
<<<<<<< Updated upstream
<<<<<<< Updated upstream
Wed Jun 16 09:09:03 2021
=======
Sun Jun 13 20:22:54 2021
>>>>>>> Stashed changes
=======
Sat Jun 19 12:29:21 2021
>>>>>>> Stashed changes
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream
; Flow Status                     ; Successful - Wed Jun 16 09:09:03 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; SaleTerminal                                ;
; Top-level Entity Name           ; StateMachine                                ;
=======
; Flow Status                     ; Successful - Sun Jun 13 20:22:54 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; SaleTerminal                                ;
; Top-level Entity Name           ; VGA_Controller                              ;
>>>>>>> Stashed changes
=======
; Flow Status                     ; Successful - Sat Jun 19 12:29:21 2021       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; SaleTerminal                                ;
; Top-level Entity Name           ; Direction2ProductID                         ;
>>>>>>> Stashed changes
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; N/A                                         ;
<<<<<<< Updated upstream
<<<<<<< Updated upstream
; Total registers                 ; 35                                          ;
; Total pins                      ; 43                                          ;
=======
; Total registers                 ; 55                                          ;
; Total pins                      ; 30                                          ;
>>>>>>> Stashed changes
=======
; Total registers                 ; 8                                           ;
; Total pins                      ; 14                                          ;
>>>>>>> Stashed changes
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,880,000                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream
; Start date & time ; 06/16/2021 09:08:52 ;
=======
; Start date & time ; 06/13/2021 20:22:35 ;
>>>>>>> Stashed changes
=======
; Start date & time ; 06/19/2021 12:19:14 ;
>>>>>>> Stashed changes
; Main task         ; Compilation         ;
; Revision Name     ; SaleTerminal        ;
+-------------------+---------------------+


<<<<<<< Updated upstream
<<<<<<< Updated upstream
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                ;
+-------------------------------------+----------------------------------------+---------------+--------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name  ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+--------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 141812761300711.162382373210676        ; --            ; --           ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --           ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --           ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --           ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --           ; eda_board_design_symbol           ;
; EDA_INPUT_DATA_FORMAT               ; Vqm                                    ; --            ; --           ; eda_design_synthesis              ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --           ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --           ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --           ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --           ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --           ; --                                ;
; MISC_FILE                           ; VGA_PLL_sim/VGA_PLL.vo                 ; --            ; --           ; --                                ;
; MISC_FILE                           ; VGA_PLL.cmp                            ; --            ; --           ; --                                ;
; MISC_FILE                           ; ImageROM.bsf                           ; --            ; --           ; --                                ;
; NUM_PARALLEL_PROCESSORS             ; All                                    ; --            ; --           ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; StateMachine ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; StateMachine ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; StateMachine ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --           ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --           ; --                                ;
; SPD_FILE                            ; VGA_PLL.spd                            ; --            ; --           ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                     ; --            ; --           ; --                                ;
; TOP_LEVEL_ENTITY                    ; StateMachine                           ; SaleTerminal  ; --           ; --                                ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES   ; Off                                    ; --            ; --           ; --                                ;
; VHDL_INPUT_VERSION                  ; VHDL_2008                              ; VHDL_1993     ; --           ; --                                ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES      ; Off                                    ; --            ; --           ; --                                ;
+-------------------------------------+----------------------------------------+---------------+--------------+-----------------------------------+
=======
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                  ;
+-------------------------------------+----------------------------------------+---------------+----------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name    ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+----------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 193989699161148.162360495519724        ; --            ; --             ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --             ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --             ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --             ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --             ; eda_board_design_symbol           ;
; EDA_INPUT_DATA_FORMAT               ; Vqm                                    ; --            ; --             ; eda_design_synthesis              ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --             ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --             ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --             ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --             ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --             ; --                                ;
; MISC_FILE                           ; VGA_PLL_sim/VGA_PLL.vo                 ; --            ; --             ; --                                ;
; MISC_FILE                           ; VGA_PLL.cmp                            ; --            ; --             ; --                                ;
; MISC_FILE                           ; ImageROM.bsf                           ; --            ; --             ; --                                ;
; NUM_PARALLEL_PROCESSORS             ; All                                    ; --            ; --             ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; VGA_Controller ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; VGA_Controller ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; VGA_Controller ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --             ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --             ; --                                ;
; SPD_FILE                            ; VGA_PLL.spd                            ; --            ; --             ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                     ; --            ; --             ; --                                ;
; TOP_LEVEL_ENTITY                    ; VGA_Controller                         ; SaleTerminal  ; --             ; --                                ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES   ; Off                                    ; --            ; --             ; --                                ;
; VHDL_INPUT_VERSION                  ; VHDL_2008                              ; VHDL_1993     ; --             ; --                                ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES      ; Off                                    ; --            ; --             ; --                                ;
+-------------------------------------+----------------------------------------+---------------+----------------+-----------------------------------+
>>>>>>> Stashed changes
=======
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                       ;
+-------------------------------------+----------------------------------------+---------------+---------------------+-----------------------------------+
; Assignment Name                     ; Value                                  ; Default Value ; Entity Name         ; Section Id                        ;
+-------------------------------------+----------------------------------------+---------------+---------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID               ; 141812761300711.162409435409120        ; --            ; --                  ; --                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                  ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                  ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                  ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST     ; Off                                    ; --            ; --                  ; eda_board_design_symbol           ;
; EDA_INPUT_DATA_FORMAT               ; Vqm                                    ; --            ; --                  ; eda_design_synthesis              ;
; EDA_OUTPUT_DATA_FORMAT              ; Verilog Hdl                            ; --            ; --                  ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                 ; ModelSim-Altera (Verilog)              ; <None>        ; --                  ; --                                ;
; EDA_TIME_SCALE                      ; 1 ps                                   ; --            ; --                  ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP              ; 85                                     ; --            ; --                  ; --                                ;
; MIN_CORE_JUNCTION_TEMP              ; 0                                      ; --            ; --                  ; --                                ;
; MISC_FILE                           ; VGA_PLL_sim/VGA_PLL.vo                 ; --            ; --                  ; --                                ;
; MISC_FILE                           ; VGA_PLL.cmp                            ; --            ; --                  ; --                                ;
; MISC_FILE                           ; ImageROM.bsf                           ; --            ; --                  ; --                                ;
; NUM_PARALLEL_PROCESSORS             ; All                                    ; --            ; --                  ; --                                ;
; PARTITION_COLOR                     ; -- (Not supported for targeted family) ; --            ; Direction2ProductID ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; -- (Not supported for targeted family) ; --            ; Direction2ProductID ; Top                               ;
; PARTITION_NETLIST_TYPE              ; -- (Not supported for targeted family) ; --            ; Direction2ProductID ; Top                               ;
; POWER_BOARD_THERMAL_MODEL           ; None (CONSERVATIVE)                    ; --            ; --                  ; --                                ;
; POWER_PRESET_COOLING_SOLUTION       ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --                  ; --                                ;
; SPD_FILE                            ; VGA_PLL.spd                            ; --            ; --                  ; --                                ;
; SYNTHESIS_ONLY_QIP                  ; On                                     ; --            ; --                  ; --                                ;
; TOP_LEVEL_ENTITY                    ; Direction2ProductID                    ; SaleTerminal  ; --                  ; --                                ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES   ; Off                                    ; --            ; --                  ; --                                ;
; VHDL_INPUT_VERSION                  ; VHDL_2008                              ; VHDL_1993     ; --                  ; --                                ;
; VHDL_SHOW_LMF_MAPPING_MESSAGES      ; Off                                    ; --            ; --                  ; --                                ;
+-------------------------------------+----------------------------------------+---------------+---------------------+-----------------------------------+
>>>>>>> Stashed changes


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
<<<<<<< Updated upstream
<<<<<<< Updated upstream
; Analysis & Synthesis ; 00:00:11     ; 1.0                     ; 4823 MB             ; 00:00:26                           ;
; Total                ; 00:00:11     ; --                      ; --                  ; 00:00:26                           ;
=======
; Analysis & Synthesis ; 00:00:18     ; 1.0                     ; 4874 MB             ; 00:00:37                           ;
; Total                ; 00:00:18     ; --                      ; --                  ; 00:00:37                           ;
>>>>>>> Stashed changes
=======
; Analysis & Synthesis ; 00:00:12     ; 1.0                     ; 4815 MB             ; 00:00:27                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4716 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4721 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4718 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4721 MB             ; 00:00:01                           ;
; Total                ; 00:00:16     ; --                      ; --                  ; 00:00:31                           ;
>>>>>>> Stashed changes
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
<<<<<<< Updated upstream
; Analysis & Synthesis ; Ataberk-PC       ; Windows 10 ; 10.0       ; x86_64         ;
<<<<<<< Updated upstream
=======
; Analysis & Synthesis ; DESKTOP-43SJ629  ; Windows 10 ; 10.0       ; x86_64         ;
>>>>>>> Stashed changes
=======
; EDA Netlist Writer   ; Ataberk-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ataberk-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ataberk-PC       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Ataberk-PC       ; Windows 10 ; 10.0       ; x86_64         ;
>>>>>>> Stashed changes
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off SaleTerminal -c SaleTerminal
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SaleTerminal -c SaleTerminal --vector_source=D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.vwf --testbench_file=D:/EE/EE314/Project/QuartusProjectFiles/simulation/qsim/Direction2ProductID.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/EE/EE314/Project/QuartusProjectFiles/simulation/qsim/ SaleTerminal -c SaleTerminal
quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SaleTerminal -c SaleTerminal --vector_source=D:/EE/EE314/Project/QuartusProjectFiles/Direction2ProductID.vwf --testbench_file=D:/EE/EE314/Project/QuartusProjectFiles/simulation/qsim/Direction2ProductID.vwf.vt
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/EE/EE314/Project/QuartusProjectFiles/simulation/qsim/ SaleTerminal -c SaleTerminal



