$date
	Sat Jul 19 17:37:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sign_extension $end
$var wire 32 ! immediate_extended [31:0] $end
$var parameter 32 " INST_WIDTH $end
$var parameter 32 # OPCODE $end
$var reg 32 $ i_inst [31:0] $end
$var reg 7 % i_opcode [6:0] $end
$scope module uut $end
$var wire 32 & i_inst [31:0] $end
$var wire 7 ' i_opcode [6:0] $end
$var reg 32 ( immediate_extended [31:0] $end
$upscope $end
$scope task display_test $end
$var reg 32 ) expected_imm [31:0] $end
$var reg 32 * inst [31:0] $end
$var reg 7 + opcode [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b111 #
b100000 "
$end
#0
$dumpvars
bx +
bx *
bx )
b1 (
b10011 '
b100010001000110010011 &
b10011 %
b100010001000110010011 $
b1 !
$end
#10000
b11111111111111111111111111111111 !
b11111111111111111111111111111111 (
b11111111111100010001000110010011 $
b11111111111100010001000110010011 &
b1 )
b10011 +
b100010001000110010011 *
#20000
b11111111111111111111111111100011 !
b11111111111111111111111111100011 (
b100011 %
b100011 '
b11111110001100010010000110100011 $
b11111110001100010010000110100011 &
b11111111111111111111111111111111 )
b11111111111100010001000110010011 *
#30000
b11111111111111111111111110011110 !
b11111111111111111111111110011110 (
b1100011 %
b1100011 '
b11111000110001000011111111100011 $
b11111000110001000011111111100011 &
b100011 +
b11111110001100010010000110100011 *
#40000
b1000000000000 !
b1000000000000 (
b110111 %
b110111 '
b1000100110111 $
b1000100110111 &
b11111111111111111111111111111110 )
b1100011 +
b11111000110001000011111111100011 *
#50000
b11111111100000000000 !
b11111111100000000000 (
b1101111 %
b1101111 '
b111111111000001101111 $
b111111111000001101111 &
b10000000000000000 )
b110111 +
b1000100110111 *
#60000
b111111111 )
b1101111 +
b111111111000001101111 *
#70000
