
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: /home/athieka/gowin/SynplifyPro
OS: Ubuntu 16.04.6 LTS
Hostname: gowin-vm
max virtual memory: unlimited (bytes)
max user processes: 15452
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Mon Sep  9 03:25:29 2019

##### DESIGN INFO #######################################################

Top View:                "PSRAM_RDFIFO"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting               Ending                 |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
PSRAM_RDFIFO|WrClk     PSRAM_RDFIFO|WrClk     |     11.312           |     No paths         |     No paths         |     No paths                         
PSRAM_RDFIFO|WrClk     PSRAM_RDFIFO|RdClk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
PSRAM_RDFIFO|RdClk     PSRAM_RDFIFO|WrClk     |     Diff grp         |     No paths         |     No paths         |     No paths                         
PSRAM_RDFIFO|RdClk     PSRAM_RDFIFO|RdClk     |     11.400           |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:Almost_Empty
p:Almost_Full
p:Data[0]
p:Data[1]
p:Data[2]
p:Data[3]
p:Data[4]
p:Data[5]
p:Data[6]
p:Data[7]
p:Data[8]
p:Data[9]
p:Data[10]
p:Data[11]
p:Data[12]
p:Data[13]
p:Data[14]
p:Data[15]
p:Data[16]
p:Data[17]
p:Data[18]
p:Empty
p:Full
p:Q[0]
p:Q[1]
p:Q[2]
p:Q[3]
p:Q[4]
p:Q[5]
p:Q[6]
p:Q[7]
p:Q[8]
p:Q[9]
p:Q[10]
p:Q[11]
p:Q[12]
p:Q[13]
p:Q[14]
p:Q[15]
p:Q[16]
p:Q[17]
p:Q[18]
p:RdEn
p:RdReset
p:Wnum[0]
p:Wnum[1]
p:Wnum[2]
p:Wnum[3]
p:Wnum[4]
p:Wnum[5]
p:Wnum[6]
p:Wnum[7]
p:Wnum[8]
p:Wnum[9]
p:WrEn
p:WrReset


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
