Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Jul  5 16:31:18 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file bd_0_wrapper_timing_summary_postroute_physopted.rpt -pb bd_0_wrapper_timing_summary_postroute_physopted.pb -rpx bd_0_wrapper_timing_summary_postroute_physopted.rpx
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.268        0.000                      0                  313        0.150        0.000                      0                  313        1.600        0.000                       0                   203  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.268        0.000                      0                  313        0.150        0.000                      0                  313        1.600        0.000                       0                   203  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/icmp_ln99_reg_319_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.570ns  (logic 1.497ns (58.243%)  route 1.073ns (41.757%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y118        FDRE                                         r  bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[1]/Q
                         net (fo=2, routed)           0.473     1.414    bd_0_i/hls_inst/inst/dist_load_1_reg_304[1]
    SLICE_X14Y118        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     1.721 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.721    bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[3]_i_1_n_1
    SLICE_X14Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.781 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.781    bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[7]_i_1_n_1
    SLICE_X14Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.841 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.841    bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[11]_i_1_n_1
    SLICE_X14Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.901 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.901    bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[15]_i_1_n_1
    SLICE_X14Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.961 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.961    bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[19]_i_1_n_1
    SLICE_X14Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.021 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.021    bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[23]_i_1_n_1
    SLICE_X14Y124        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.145     2.166 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[27]_i_1/O[2]
                         net (fo=3, routed)           0.600     2.766    bd_0_i/hls_inst/inst/add_ln99_3_fu_220_p2[26]
    SLICE_X15Y123        LUT4 (Prop_lut4_I1_O)        0.152     2.918 r  bd_0_i/hls_inst/inst/icmp_ln99_reg_319[0]_i_9/O
                         net (fo=1, routed)           0.000     2.918    bd_0_i/hls_inst/inst/icmp_ln99_reg_319[0]_i_9_n_1
    SLICE_X15Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.242 r  bd_0_i/hls_inst/inst/icmp_ln99_reg_319_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.242    bd_0_i/hls_inst/inst/icmp_ln99_fu_224_p2
    SLICE_X15Y123        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln99_reg_319_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y123        FDRE                                         r  bd_0_i/hls_inst/inst/icmp_ln99_reg_319_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)       -0.093     4.510    bd_0_i/hls_inst/inst/icmp_ln99_reg_319_reg[0]
  -------------------------------------------------------------------
                         required time                          4.510    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_71_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.375ns (18.712%)  route 1.629ns (81.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=9, routed)           0.809     1.750    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X14Y127        LUT5 (Prop_lut5_I0_O)        0.053     1.803 f  bd_0_i/hls_inst/inst/i_0_reg_71[3]_i_2/O
                         net (fo=6, routed)           0.430     2.234    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y127        LUT6 (Prop_lut6_I5_O)        0.053     2.287 r  bd_0_i/hls_inst/inst/i_0_reg_71[3]_i_1/O
                         net (fo=4, routed)           0.389     2.676    bd_0_i/hls_inst/inst/i_0_reg_71
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_71_reg[0]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_71_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.375ns (18.712%)  route 1.629ns (81.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=9, routed)           0.809     1.750    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X14Y127        LUT5 (Prop_lut5_I0_O)        0.053     1.803 f  bd_0_i/hls_inst/inst/i_0_reg_71[3]_i_2/O
                         net (fo=6, routed)           0.430     2.234    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y127        LUT6 (Prop_lut6_I5_O)        0.053     2.287 r  bd_0_i/hls_inst/inst/i_0_reg_71[3]_i_1/O
                         net (fo=4, routed)           0.389     2.676    bd_0_i/hls_inst/inst/i_0_reg_71
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_71_reg[1]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.375ns (18.712%)  route 1.629ns (81.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=9, routed)           0.809     1.750    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X14Y127        LUT5 (Prop_lut5_I0_O)        0.053     1.803 f  bd_0_i/hls_inst/inst/i_0_reg_71[3]_i_2/O
                         net (fo=6, routed)           0.430     2.234    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y127        LUT6 (Prop_lut6_I5_O)        0.053     2.287 r  bd_0_i/hls_inst/inst/i_0_reg_71[3]_i_1/O
                         net (fo=4, routed)           0.389     2.676    bd_0_i/hls_inst/inst/i_0_reg_71
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.583ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_0_reg_71_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.375ns (18.712%)  route 1.629ns (81.288%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=9, routed)           0.809     1.750    bd_0_i/hls_inst/inst/ap_CS_fsm_state4
    SLICE_X14Y127        LUT5 (Prop_lut5_I0_O)        0.053     1.803 f  bd_0_i/hls_inst/inst/i_0_reg_71[3]_i_2/O
                         net (fo=6, routed)           0.430     2.234    bd_0_i/hls_inst/inst/ap_NS_fsm1
    SLICE_X17Y127        LUT6 (Prop_lut6_I5_O)        0.053     2.287 r  bd_0_i/hls_inst/inst/i_0_reg_71[3]_i_1/O
                         net (fo=4, routed)           0.389     2.676    bd_0_i/hls_inst/inst/i_0_reg_71
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X14Y127        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/i_0_reg_71_reg[3]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.676    
  -------------------------------------------------------------------
                         slack                                  1.583    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_60_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.414ns (20.973%)  route 1.560ns (79.027%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/Q
                         net (fo=15, routed)          0.820     1.800    bd_0_i/hls_inst/inst/zext_ln99_3_fu_153_p1[3]
    SLICE_X15Y126        LUT5 (Prop_lut5_I1_O)        0.053     1.853 f  bd_0_i/hls_inst/inst/k_0_reg_60[3]_i_2/O
                         net (fo=6, routed)           0.248     2.101    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.053     2.154 r  bd_0_i/hls_inst/inst/k_0_reg_60[3]_i_1/O
                         net (fo=4, routed)           0.492     2.646    bd_0_i/hls_inst/inst/k_0_reg_60
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X16Y126        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/k_0_reg_60_reg[0]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_60_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.414ns (20.973%)  route 1.560ns (79.027%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/Q
                         net (fo=15, routed)          0.820     1.800    bd_0_i/hls_inst/inst/zext_ln99_3_fu_153_p1[3]
    SLICE_X15Y126        LUT5 (Prop_lut5_I1_O)        0.053     1.853 f  bd_0_i/hls_inst/inst/k_0_reg_60[3]_i_2/O
                         net (fo=6, routed)           0.248     2.101    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.053     2.154 r  bd_0_i/hls_inst/inst/k_0_reg_60[3]_i_1/O
                         net (fo=4, routed)           0.492     2.646    bd_0_i/hls_inst/inst/k_0_reg_60
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[1]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X16Y126        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/k_0_reg_60_reg[1]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_60_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.414ns (20.973%)  route 1.560ns (79.027%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/Q
                         net (fo=15, routed)          0.820     1.800    bd_0_i/hls_inst/inst/zext_ln99_3_fu_153_p1[3]
    SLICE_X15Y126        LUT5 (Prop_lut5_I1_O)        0.053     1.853 f  bd_0_i/hls_inst/inst/k_0_reg_60[3]_i_2/O
                         net (fo=6, routed)           0.248     2.101    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.053     2.154 r  bd_0_i/hls_inst/inst/k_0_reg_60[3]_i_1/O
                         net (fo=4, routed)           0.492     2.646    bd_0_i/hls_inst/inst/k_0_reg_60
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[2]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X16Y126        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/k_0_reg_60_reg[2]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_60_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.414ns (20.973%)  route 1.560ns (79.027%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/Q
                         net (fo=15, routed)          0.820     1.800    bd_0_i/hls_inst/inst/zext_ln99_3_fu_153_p1[3]
    SLICE_X15Y126        LUT5 (Prop_lut5_I1_O)        0.053     1.853 f  bd_0_i/hls_inst/inst/k_0_reg_60[3]_i_2/O
                         net (fo=6, routed)           0.248     2.101    bd_0_i/hls_inst/inst/ap_NS_fsm10_out
    SLICE_X16Y126        LUT3 (Prop_lut3_I2_O)        0.053     2.154 r  bd_0_i/hls_inst/inst/k_0_reg_60[3]_i_1/O
                         net (fo=4, routed)           0.492     2.646    bd_0_i/hls_inst/inst/k_0_reg_60
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[3]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X16Y126        FDRE (Setup_fdre_C_R)       -0.344     4.259    bd_0_i/hls_inst/inst/k_0_reg_60_reg[3]
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -2.646    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.851ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.372ns (23.285%)  route 1.226ns (76.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y127        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/i_0_reg_71_reg[2]/Q
                         net (fo=15, routed)          0.820     1.800    bd_0_i/hls_inst/inst/zext_ln99_3_fu_153_p1[3]
    SLICE_X15Y126        LUT5 (Prop_lut5_I0_O)        0.064     1.864 r  bd_0_i/hls_inst/inst/j_0_reg_82[3]_i_1/O
                         net (fo=17, routed)          0.406     2.270    bd_0_i/hls_inst/inst/j_0_reg_820
    SLICE_X13Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X13Y128        FDRE (Setup_fdre_C_R)       -0.482     4.121    bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]
  -------------------------------------------------------------------
                         required time                          4.121    
                         arrival time                          -2.270    
  -------------------------------------------------------------------
                         slack                                  1.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_0_reg_82_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln99_2_reg_283_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.790%)  route 0.124ns (49.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[2]/Q
                         net (fo=12, routed)          0.124     0.507    bd_0_i/hls_inst/inst/j_0_reg_82[2]
    SLICE_X12Y127        LUT6 (Prop_lut6_I1_O)        0.028     0.535 r  bd_0_i/hls_inst/inst/add_ln99_2_reg_283[3]_i_1/O
                         net (fo=1, routed)           0.000     0.535    bd_0_i/hls_inst/inst/add_ln99_2_fu_207_p2[3]
    SLICE_X12Y127        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln99_2_reg_283_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y127        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln99_2_reg_283_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/add_ln99_2_reg_283_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.535    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.174ns (67.894%)  route 0.082ns (32.106%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y125        FDRE                                         r  bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[31]/Q
                         net (fo=1, routed)           0.082     0.466    bd_0_i/hls_inst/inst/dist_load_1_reg_304[31]
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.028     0.494 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314[31]_i_2/O
                         net (fo=1, routed)           0.000     0.494    bd_0_i/hls_inst/inst/add_ln99_3_reg_314[31]_i_2_n_1
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.540 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.000     0.540    bd_0_i/hls_inst/inst/add_ln99_3_fu_220_p2[31]
    SLICE_X14Y125        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y125        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[31]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.090     0.388    bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.540    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_reg_273_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_0_reg_82_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.118ns (54.684%)  route 0.098ns (45.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_273_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y128        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/j_reg_273_reg[2]/Q
                         net (fo=1, routed)           0.098     0.499    bd_0_i/hls_inst/inst/j_reg_273[2]
    SLICE_X13Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y128        FDRE (Hold_fdre_C_D)         0.041     0.339    bd_0_i/hls_inst/inst/j_0_reg_82_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_237_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_60_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.118ns (53.934%)  route 0.101ns (46.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y127        FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_237_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/k_reg_237_reg[2]/Q
                         net (fo=1, routed)           0.101     0.502    bd_0_i/hls_inst/inst/k_reg_237[2]
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y126        FDRE (Hold_fdre_C_D)         0.040     0.338    bd_0_i/hls_inst/inst/k_0_reg_60_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.502    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.178ns (66.052%)  route 0.091ns (33.948%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y125        FDRE                                         r  bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[28]/Q
                         net (fo=2, routed)           0.091     0.475    bd_0_i/hls_inst/inst/dist_load_1_reg_304[28]
    SLICE_X14Y125        LUT2 (Prop_lut2_I0_O)        0.028     0.503 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314[31]_i_5/O
                         net (fo=1, routed)           0.000     0.503    bd_0_i/hls_inst/inst/add_ln99_3_reg_314[31]_i_5_n_1
    SLICE_X14Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.553 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[31]_i_1/O[0]
                         net (fo=3, routed)           0.000     0.553    bd_0_i/hls_inst/inst/add_ln99_3_fu_220_p2[28]
    SLICE_X14Y125        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y125        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[28]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y125        FDRE (Hold_fdre_C_D)         0.090     0.388    bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.178ns (66.052%)  route 0.091ns (33.948%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y120        FDRE                                         r  bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y120        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/dist_load_1_reg_304_reg[8]/Q
                         net (fo=2, routed)           0.091     0.475    bd_0_i/hls_inst/inst/dist_load_1_reg_304[8]
    SLICE_X14Y120        LUT2 (Prop_lut2_I0_O)        0.028     0.503 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314[11]_i_5/O
                         net (fo=1, routed)           0.000     0.503    bd_0_i/hls_inst/inst/add_ln99_3_reg_314[11]_i_5_n_1
    SLICE_X14Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.553 r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[11]_i_1/O[0]
                         net (fo=3, routed)           0.000     0.553    bd_0_i/hls_inst/inst/add_ln99_3_fu_220_p2[8]
    SLICE_X14Y120        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y120        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[8]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y120        FDRE (Hold_fdre_C_D)         0.090     0.388    bd_0_i/hls_inst/inst/add_ln99_3_reg_314_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.553    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_237_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_0_reg_60_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y127        FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_237_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y127        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/k_reg_237_reg[0]/Q
                         net (fo=1, routed)           0.100     0.501    bd_0_i/hls_inst/inst/k_reg_237[0]
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y126        FDRE                                         r  bd_0_i/hls_inst/inst/k_0_reg_60_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y126        FDRE (Hold_fdre_C_D)         0.037     0.335    bd_0_i/hls_inst/inst/k_0_reg_60_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.335    
                         arrival time                           0.501    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_273_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.129ns (45.132%)  route 0.157ns (54.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]/Q
                         net (fo=8, routed)           0.157     0.540    bd_0_i/hls_inst/inst/j_0_reg_82[0]
    SLICE_X14Y128        LUT2 (Prop_lut2_I1_O)        0.029     0.569 r  bd_0_i/hls_inst/inst/j_reg_273[1]_i_1/O
                         net (fo=1, routed)           0.000     0.569    bd_0_i/hls_inst/inst/j_fu_187_p2[1]
    SLICE_X14Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_273_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_273_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y128        FDRE (Hold_fdre_C_D)         0.096     0.394    bd_0_i/hls_inst/inst/j_reg_273_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/j_reg_273_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.130ns (45.482%)  route 0.156ns (54.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y128        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/j_0_reg_82_reg[0]/Q
                         net (fo=8, routed)           0.156     0.539    bd_0_i/hls_inst/inst/j_0_reg_82[0]
    SLICE_X14Y128        LUT4 (Prop_lut4_I2_O)        0.030     0.569 r  bd_0_i/hls_inst/inst/j_reg_273[3]_i_1/O
                         net (fo=1, routed)           0.000     0.569    bd_0_i/hls_inst/inst/j_fu_187_p2[3]
    SLICE_X14Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_273_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y128        FDRE                                         r  bd_0_i/hls_inst/inst/j_reg_273_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y128        FDRE (Hold_fdre_C_D)         0.096     0.394    bd_0_i/hls_inst/inst/j_reg_273_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.394    
                         arrival time                           0.569    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/dist_addr_1_reg_288_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.118ns (51.465%)  route 0.111ns (48.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y127        FDRE                                         r  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[1]/Q
                         net (fo=2, routed)           0.111     0.513    bd_0_i/hls_inst/inst/add_ln99_1_reg_278[1]
    SLICE_X12Y126        FDRE                                         r  bd_0_i/hls_inst/inst/dist_addr_1_reg_288_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=202, unset)          0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y126        FDRE                                         r  bd_0_i/hls_inst/inst/dist_addr_1_reg_288_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y126        FDRE (Hold_fdre_C_D)         0.037     0.335    bd_0_i/hls_inst/inst/dist_addr_1_reg_288_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.335    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X12Y127  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X15Y127  bd_0_i/hls_inst/inst/add_ln99_4_reg_260_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X16Y125  bd_0_i/hls_inst/inst/add_ln99_4_reg_260_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X16Y125  bd_0_i/hls_inst/inst/add_ln99_4_reg_260_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X15Y126  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X15Y118  bd_0_i/hls_inst/inst/dist_load_2_reg_309_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X15Y118  bd_0_i/hls_inst/inst/dist_load_2_reg_309_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         4.000       3.250      SLICE_X15Y124  bd_0_i/hls_inst/inst/dist_load_2_reg_309_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X12Y127  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X12Y127  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X15Y127  bd_0_i/hls_inst/inst/add_ln99_4_reg_260_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X15Y127  bd_0_i/hls_inst/inst/add_ln99_4_reg_260_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X16Y125  bd_0_i/hls_inst/inst/add_ln99_4_reg_260_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         2.000       1.600      SLICE_X16Y125  bd_0_i/hls_inst/inst/add_ln99_4_reg_260_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X12Y127  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X12Y127  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X12Y127  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X12Y127  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         2.000       1.650      SLICE_X14Y126  bd_0_i/hls_inst/inst/add_ln99_1_reg_278_reg[4]/C



