+incdir+./generic_fifos/rtl/verilog
+incdir+./buffers
+incdir+./state_machines
+incdir+../../../base/hw/rtl
+incdir+${FPGA_BBB_CCI_SRC}/BBB_cci_mpf/hw/rtl/cci-mpf-if/
// to avoid error
+incdir+/home/daniel/Desktop/transparent-acceleration/OPAE_Development/OPAE_Test/build_sim/rtl/
${FPGA_BBB_CCI_SRC}/BBB_cci_mpf/hw/rtl/cci-mpf-if/cci_mpf_if.vh
// to avoid error
/home/daniel/Desktop/transparent-acceleration/OPAE_Development/OPAE_Test/build_sim/rtl/afu_json_info.vh
./cci_mpf_app_conf.vh
./generic_fifos/bench/verilog/test_bench_top.v
./generic_fifos/rtl/verilog/lfsr.v
./generic_fifos/rtl/verilog/generic_fifo_dc.v
./generic_fifos/rtl/verilog/generic_fifo_lfsr.v
./generic_fifos/rtl/verilog/generic_fifo_dc_gray.v
./generic_fifos/rtl/verilog/generic_fifo_sc_b.v
./generic_fifos/rtl/verilog/generic_fifo_sc_a.v
./generic_fifos/rtl/verilog/generic_dpram.v
./state_machines/buffer_to_mpf_SM.sv
./state_machines/mpf_to_buffer_SM.sv
./buffers/buffer_512_to_64.sv
./buffers/buffer_512_to_64_tb.sv
./buffers/buffer_64_to_512.sv
./buffers/buffer_64_to_512_tb.sv
./fp_mult/fp_mult/fp_mult_bb.v
./fp_mult/fp_mult/sim/fp_mult.v
./fp_mult/fp_mult/altera_fpdsp_block_160/sim/fp_mult_altera_fpdsp_block_160_4mzrtia.sv
./fp_mult/fp_mult/altera_fpdsp_block_160/synth/fp_mult_altera_fpdsp_block_160_4mzrtia.sv
./fp_mult/fp_mult/synth/fp_mult.v
./fp_mult/fp_mult/greybox/fp_mult.v
./cci_mpf_matrix_mult_afu.sv

