// Seed: 2139250702
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1
    , id_3, id_4,
    input logic id_2
);
  logic id_5;
  assign id_4 = id_2;
  assign id_1 = id_5;
endmodule
