 
****************************************
Report : timing
        -path full
        -delay max
        -group in2out
        -max_paths 1
Design : simpleuart
Version: T-2022.03-SP4
Date   : Mon Mar 24 15:32:30 2025
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: reg_dat_we (input port clocked by clk)
  Endpoint: reg_dat_wait
            (output port clocked by clk)
  Path Group: in2out
  Path Type: max

  Point                                    Incr       Path      Voltage
  ---------------------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00      
  clock network delay (ideal)              0.00       0.00      
  input external delay                     0.50       0.50 r    
  reg_dat_we (in)                          0.00       0.50 r    
  U432/X (SAEDRVT14_OA21_1)                0.03 *     0.53 r    0.60
  reg_dat_wait (out)                       0.00 *     0.53 r    
  data arrival time                                   0.53      

  clock clk (rise edge)                    4.00       4.00      
  clock network delay (ideal)              0.00       4.00      
  output external delay                   -0.50       3.50      
  data required time                                  3.50      
  ---------------------------------------------------------------------
  data required time                                  3.50      
  data arrival time                                  -0.53      
  ---------------------------------------------------------------------
  slack (MET)                                         2.97      


1
