//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Tue Oct 21 03:30:04 2014 (1413858604)
// Cuda compilation tools, release 6.5, V6.5.24
//

.version 4.1
.target sm_20
.address_size 64


.visible .entry _Z4add2PdPKd(
	.param .u64 _Z4add2PdPKd_param_0,
	.param .u64 _Z4add2PdPKd_param_1
)
{
	.reg .s32 	%r<3>;
	.reg .s64 	%rd<9>;
	.reg .f64 	%fd<4>;


	ld.param.u64 	%rd1, [_Z4add2PdPKd_param_0];
	ld.param.u64 	%rd2, [_Z4add2PdPKd_param_1];
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mov.u32 	%r1, %tid.x;
	add.s32 	%r2, %r1, -1;
	mul.wide.s32 	%rd5, %r2, 8;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.f64 	%fd1, [%rd6];
	mul.wide.s32 	%rd7, %r1, 8;
	add.s64 	%rd8, %rd3, %rd7;
	ld.global.f64 	%fd2, [%rd8];
	sub.f64 	%fd3, %fd2, %fd1;
	st.global.f64 	[%rd8], %fd3;
	ret;
}


