INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/CPGN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPGN
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/bitslice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitslice
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/seven.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.srcs/sources_1/new/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/User/Desktop/FPGA/Lab_Second/lab_th/cla_git/cla_git.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
