$date
	Wed Sep 17 11:36:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module toggle_clock $end
$var reg 1 ! clk $end
$scope task toggle_clk_task $end
$var integer 32 " delay [31:0] $end
$var integer 32 # i [31:0] $end
$var integer 32 $ times [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 $
b0 #
b101 "
0!
$end
#5
b1 #
1!
#10
b10 #
0!
#15
b11 #
1!
#20
b100 #
0!
#25
b101 #
1!
#30
b110 #
0!
#35
b111 #
1!
#40
b1000 #
0!
#45
b1001 #
1!
#50
b1010 #
0!
#70
