library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 

entity karim_elgammal_MUX_behavioural is 
	port (A : in std_logic; 
			B : in std_logic; 
			S : in std_logic; 
			Y : out std_logic);
end karim_elgammal_MUX_behavioural; 

architecture behavioural of karim_elgammal_MUX_behavioural is 
begin
	with S select
		Y <= A when '0',
			  B when others; 
end behavioural; 
		