(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "master")
  (DATE "Sun Dec  3 22:28:22 2023")
  (VENDOR "Lattice")
  (PROGRAM "backanno")
  (VERSION "Radiant Software (64-bit) 2023.1.0.43.3")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "vga_portmap_SLICE_0")
    (INSTANCE vga_portmap\.SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_1")
    (INSTANCE vga_portmap\.SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_2")
    (INSTANCE vga_portmap\.SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_3")
    (INSTANCE vga_portmap\.SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_4")
    (INSTANCE vga_portmap\.SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_5")
    (INSTANCE vga_portmap\.SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_6")
    (INSTANCE vga_portmap\.SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_7")
    (INSTANCE vga_portmap\.SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_8")
    (INSTANCE vga_portmap\.SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_9")
    (INSTANCE vga_portmap\.SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_10")
    (INSTANCE vga_portmap\.SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_11")
    (INSTANCE vga_portmap\.SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_12")
    (INSTANCE clock_manager_portmap\.SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_13")
    (INSTANCE clock_manager_portmap\.SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_14")
    (INSTANCE clock_manager_portmap\.SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_15")
    (INSTANCE clock_manager_portmap\.SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_16")
    (INSTANCE clock_manager_portmap\.SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_17")
    (INSTANCE clock_manager_portmap\.SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_18")
    (INSTANCE clock_manager_portmap\.SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_19")
    (INSTANCE clock_manager_portmap\.SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_20")
    (INSTANCE clock_manager_portmap\.SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_21")
    (INSTANCE clock_manager_portmap\.SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_22")
    (INSTANCE clock_manager_portmap\.SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_23")
    (INSTANCE clock_manager_portmap\.SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_24")
    (INSTANCE clock_manager_portmap\.SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_25")
    (INSTANCE pattern_gen_portmap\.SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_26")
    (INSTANCE pattern_gen_portmap\.SLICE_26)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_27")
    (INSTANCE nes_controller_portmap\.SLICE_27)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_29")
    (INSTANCE nes_controller_portmap\.SLICE_29)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_31")
    (INSTANCE nes_controller_portmap\.SLICE_31)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_33")
    (INSTANCE pattern_gen_portmap\.SLICE_33)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_35")
    (INSTANCE pattern_gen_portmap\.SLICE_35)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_36")
    (INSTANCE pattern_gen_portmap\.SLICE_36)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_37")
    (INSTANCE pattern_gen_portmap\.SLICE_37)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH LSR Q0 (1123:1354:1586)(1123:1354:1586))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (negedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (negedge CLK) (423:423:423)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_38")
    (INSTANCE pattern_gen_portmap\.SLICE_38)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_39")
    (INSTANCE pattern_gen_portmap\.SLICE_39)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_40")
    (INSTANCE pattern_gen_portmap\.SLICE_40)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_41")
    (INSTANCE pattern_gen_portmap\.SLICE_41)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_42")
    (INSTANCE pattern_gen_portmap\.SLICE_42)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH LSR Q0 (1123:1354:1586)(1123:1354:1586))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (negedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (negedge CLK) (423:423:423)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_43")
    (INSTANCE pattern_gen_portmap\.SLICE_43)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_52")
    (INSTANCE pattern_gen_portmap\.SLICE_52)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_55")
    (INSTANCE pattern_gen_portmap\.SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_58")
    (INSTANCE pattern_gen_portmap\.SLICE_58)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_61")
    (INSTANCE pattern_gen_portmap\.SLICE_61)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH LSR Q0 (1123:1354:1586)(1123:1354:1586))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (negedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (negedge CLK) (423:423:423)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_63")
    (INSTANCE pattern_gen_portmap\.SLICE_63)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH LSR Q0 (1123:1354:1586)(1123:1354:1586))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (negedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (negedge CLK) (423:423:423)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_64")
    (INSTANCE pattern_gen_portmap\.SLICE_64)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH LSR Q0 (1123:1354:1586)(1123:1354:1586))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (negedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (negedge CLK) (423:423:423)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_65")
    (INSTANCE pattern_gen_portmap\.SLICE_65)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_67")
    (INSTANCE pattern_gen_portmap\.SLICE_67)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_68")
    (INSTANCE pattern_gen_portmap\.SLICE_68)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH LSR Q0 (1123:1354:1586)(1123:1354:1586))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (negedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (negedge CLK) (423:423:423)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_69")
    (INSTANCE pattern_gen_portmap\.SLICE_69)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH LSR Q0 (1123:1354:1586)(1123:1354:1586))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (negedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (negedge CLK) (423:423:423)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_72")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_72)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_73")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_73)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_74")
    (INSTANCE pattern_gen_portmap\.SLICE_74)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_75")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_75)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_76")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_76)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_77")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_77)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_78")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_78)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_80")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_80)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_81")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_81)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_83")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_83)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_84")
    (INSTANCE vga_portmap\.SLICE_84)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_87")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_87)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_88")
    (INSTANCE nes_controller_portmap\.SLICE_88)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_89")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_89)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_90")
    (INSTANCE nes_controller_portmap\.SLICE_90)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_91")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_91)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_92")
    (INSTANCE nes_controller_portmap\.SLICE_92)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_93")
    (INSTANCE pattern_gen_portmap\.SLICE_93)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_94")
    (INSTANCE nes_controller_portmap\.SLICE_94)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_95")
    (INSTANCE pattern_gen_portmap\.SLICE_95)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_96")
    (INSTANCE pattern_gen_portmap\.SLICE_96)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_98")
    (INSTANCE pattern_gen_portmap\.SLICE_98)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_99")
    (INSTANCE pattern_gen_portmap\.SLICE_99)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_100")
    (INSTANCE pattern_gen_portmap\.SLICE_100)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_102")
    (INSTANCE pattern_gen_portmap\.SLICE_102)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_103")
    (INSTANCE pattern_gen_portmap\.SLICE_103)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_104")
    (INSTANCE pattern_gen_portmap\.SLICE_104)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_106")
    (INSTANCE pattern_gen_portmap\.SLICE_106)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_108")
    (INSTANCE pattern_gen_portmap\.SLICE_108)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_110")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_110)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_112")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_112)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_114")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_114)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_116")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_116)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_119")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_119)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_120")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_120)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_122")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_122)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_123")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_123)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_124")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_124)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_126")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_126)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_127")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_127)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_128")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_128)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_130")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_130)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_131")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_131)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_132")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_132)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_134")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_134)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_135")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_135)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_136")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_136)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_138")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_138)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_140")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_140)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_143")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_143)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_144")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_144)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_145")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_145)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_146")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_146)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_148")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_148)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_149")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_149)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_150")
    (INSTANCE vga_portmap\.SLICE_150)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_151")
    (INSTANCE vga_portmap\.SLICE_151)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_152")
    (INSTANCE vga_portmap\.SLICE_152)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_153")
    (INSTANCE vga_portmap\.SLICE_153)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_155")
    (INSTANCE pattern_gen_portmap\.SLICE_155)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_156")
    (INSTANCE vga_portmap\.SLICE_156)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_157")
    (INSTANCE pattern_gen_portmap\.SLICE_157)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_158")
    (INSTANCE vga_portmap\.SLICE_158)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_159")
    (INSTANCE pattern_gen_portmap\.SLICE_159)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_161")
    (INSTANCE vga_portmap\.SLICE_161)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_162")
    (INSTANCE vga_portmap\.SLICE_162)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_163")
    (INSTANCE vga_portmap\.SLICE_163)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_166")
    (INSTANCE vga_portmap\.SLICE_166)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_168")
    (INSTANCE vga_portmap\.SLICE_168)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_170")
    (INSTANCE vga_portmap\.SLICE_170)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_172")
    (INSTANCE vga_portmap\.SLICE_172)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_portmap_SLICE_174")
    (INSTANCE vga_portmap\.SLICE_174)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_176")
    (INSTANCE nes_controller_portmap\.SLICE_176)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_177")
    (INSTANCE nes_controller_portmap\.SLICE_177)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_178")
    (INSTANCE nes_controller_portmap\.SLICE_178)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_180")
    (INSTANCE nes_controller_portmap\.SLICE_180)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_184")
    (INSTANCE clock_manager_portmap\.SLICE_184)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_185")
    (INSTANCE clock_manager_portmap\.SLICE_185)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_186")
    (INSTANCE clock_manager_portmap\.SLICE_186)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_187")
    (INSTANCE clock_manager_portmap\.SLICE_187)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_188")
    (INSTANCE pattern_gen_portmap\.SLICE_188)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_189")
    (INSTANCE pattern_gen_portmap\.SLICE_189)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_190")
    (INSTANCE pattern_gen_portmap\.SLICE_190)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_191")
    (INSTANCE pattern_gen_portmap\.SLICE_191)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_193")
    (INSTANCE pattern_gen_portmap\.SLICE_193)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_196")
    (INSTANCE pattern_gen_portmap\.SLICE_196)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_198")
    (INSTANCE pattern_gen_portmap\.SLICE_198)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_199")
    (INSTANCE pattern_gen_portmap\.SLICE_199)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_200")
    (INSTANCE pattern_gen_portmap\.SLICE_200)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_201")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_201)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_202")
    (INSTANCE pattern_gen_portmap\.SLICE_202)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_205")
    (INSTANCE pattern_gen_portmap\.SLICE_205)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_206")
    (INSTANCE pattern_gen_portmap\.SLICE_206)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_208")
    (INSTANCE pattern_gen_portmap\.SLICE_208)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_210")
    (INSTANCE pattern_gen_portmap\.SLICE_210)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_212")
    (INSTANCE pattern_gen_portmap\.SLICE_212)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_214")
    (INSTANCE pattern_gen_portmap\.SLICE_214)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_216")
    (INSTANCE pattern_gen_portmap\.SLICE_216)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_217")
    (INSTANCE pattern_gen_portmap\.SLICE_217)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_218")
    (INSTANCE pattern_gen_portmap\.SLICE_218)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_222")
    (INSTANCE pattern_gen_portmap\.SLICE_222)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_223")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_223)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_224")
    (INSTANCE pattern_gen_portmap\.SLICE_224)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_226")
    (INSTANCE pattern_gen_portmap\.SLICE_226)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_228")
    (INSTANCE pattern_gen_portmap\.SLICE_228)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_229")
    (INSTANCE pattern_gen_portmap\.SLICE_229)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_230")
    (INSTANCE pattern_gen_portmap\.SLICE_230)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_232")
    (INSTANCE pattern_gen_portmap\.SLICE_232)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_235")
    (INSTANCE pattern_gen_portmap\.SLICE_235)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_236")
    (INSTANCE pattern_gen_portmap\.SLICE_236)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_237")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_237)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_238")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_238)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_239")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_239)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_240")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_240)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_241")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_241)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_242")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_242)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_243")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_243)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_244")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_244)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_246")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_246)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_248")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_248)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_250")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_250)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_252")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_252)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_253")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_253)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_254")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_254)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_256")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_256)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_257")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_257)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_259")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_259)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_261")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_261)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_266")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_266)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_269")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_269)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_270")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_270)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_271")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_271)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_275")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_275)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_276")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_276)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_278")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_278)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_283")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_283)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_284")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_284)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_285")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_285)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_286")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_286)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_289")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_289)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_291")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_291)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_292")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_292)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_294")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_294)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_297")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_297)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_299")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_299)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_301")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_301)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_302")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_302)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_310")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_310)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_312")
    (INSTANCE pattern_gen_portmap\.SLICE_312)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_314")
    (INSTANCE pattern_gen_portmap\.SLICE_314)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_316")
    (INSTANCE pattern_gen_portmap\.SLICE_316)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_317")
    (INSTANCE pattern_gen_portmap\.SLICE_317)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_318")
    (INSTANCE pattern_gen_portmap\.SLICE_318)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_320")
    (INSTANCE pattern_gen_portmap\.SLICE_320)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_326")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_326)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_332")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_332)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_334")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_334)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_335")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_335)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_338")
    (INSTANCE pattern_gen_portmap\.SLICE_338)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_bottom_check_portmap_SLICE_343")
    (INSTANCE pattern_gen_portmap\.bottom_check_portmap\.SLICE_343)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_347")
    (INSTANCE pattern_gen_portmap\.SLICE_347)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_348")
    (INSTANCE pattern_gen_portmap\.SLICE_348)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_351")
    (INSTANCE pattern_gen_portmap\.SLICE_351)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_353")
    (INSTANCE pattern_gen_portmap\.SLICE_353)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_355")
    (INSTANCE pattern_gen_portmap\.SLICE_355)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "pattern_gen_portmap_SLICE_358")
    (INSTANCE pattern_gen_portmap\.SLICE_358)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
        (IOPATH LSR Q1 (1123:1354:1586)(1123:1354:1586))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (negedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (negedge CLK) (423:423:423)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B")
    (INSTANCE clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B)
    (DELAY
      (ABSOLUTE
        (IOPATH REFERENCECLK OUTGLOBAL (0:0:0)(0:0:0))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_data")
    (INSTANCE ctrlr_data_I)
    (DELAY
      (ABSOLUTE
        (IOPATH ctrlr_data PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "osc")
    (INSTANCE osc_I)
    (DELAY
      (ABSOLUTE
        (IOPATH osc PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "rotate_out")
    (INSTANCE rotate_out_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rotate_out (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_clk")
    (INSTANCE ctrlr_clk_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_clk (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_latch")
    (INSTANCE ctrlr_latch_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_latch (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "vsync")
    (INSTANCE vsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO vsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "hsync")
    (INSTANCE hsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO hsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_0_")
    (INSTANCE rgb\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb0 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_1_")
    (INSTANCE rgb\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb1 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_2_")
    (INSTANCE rgb\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb2 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_3_")
    (INSTANCE rgb\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb3 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_4_")
    (INSTANCE rgb\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb4 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_5_")
    (INSTANCE rgb\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb5 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "master")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT vga_portmap\.SLICE_0/F1 vga_portmap\.SLICE_0/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_0/F0 vga_portmap\.SLICE_0/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT0 vga_portmap\.SLICE_0/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT0 vga_portmap\.SLICE_0/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 vga_portmap\.SLICE_0/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 vga_portmap\.SLICE_150/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_155/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 vga_portmap\.SLICE_158/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 vga_portmap\.SLICE_163/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_214/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_218/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_224/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 pattern_gen_portmap\.SLICE_235/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_0/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT1 vga_portmap\.SLICE_0/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT1 vga_portmap\.SLICE_0/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_0/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_150/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_158/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_163/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 vga_portmap\.SLICE_170/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 pattern_gen_portmap\.SLICE_191/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_0/Q0 pattern_gen_portmap\.SLICE_232/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_0/CE (2948:3172:3397)
          (2948:3172:3397))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_1/CE (3490:3701:3913)
          (3490:3701:3913))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_2/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_3/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_4/LSR (2340:2538:2736)
          (2340:2538:2736))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_5/LSR (2340:2538:2736)
          (2340:2538:2736))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_6/CE (3490:3701:3913)
          (3490:3701:3913))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_7/LSR (2340:2538:2736)
          (2340:2538:2736))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_8/LSR (2340:2538:2736)
          (2340:2538:2736))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_9/CE (3490:3701:3913)
          (3490:3701:3913))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_10/CE (2948:3172:3397)
          (2948:3172:3397))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_11/CE (3490:3701:3913)
          (3490:3701:3913))
        (INTERCONNECT vga_portmap\.SLICE_152/F0 vga_portmap\.SLICE_150/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT vga_portmap\.SLICE_150/F1 vga_portmap\.SLICE_0/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_150/F1 vga_portmap\.SLICE_1/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT vga_portmap\.SLICE_150/F1 vga_portmap\.SLICE_6/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT vga_portmap\.SLICE_150/F1 vga_portmap\.SLICE_9/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT vga_portmap\.SLICE_150/F1 vga_portmap\.SLICE_10/LSR (3529:3687:3846)
          (3529:3687:3846))
        (INTERCONNECT vga_portmap\.SLICE_150/F1 vga_portmap\.SLICE_11/LSR (2987:3159:3331)
          (2987:3159:3331))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_0/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_1/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_2/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_3/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_4/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_5/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_6/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_7/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_8/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_9/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_10/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_portmap\.SLICE_11/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_12/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_13/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_14/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_15/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_16/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_17/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_18/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_19/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_20/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_21/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_22/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_23/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_24/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_33/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_35/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_36/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_38/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_39/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_40/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_41/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_43/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_52/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_55/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_58/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_65/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_67/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_189/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_200/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_202/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_236/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_347/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.SLICE_348/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RCLK (4177:4838:5499)
          (4177:4838:5499))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT1 vga_portmap\.SLICE_10/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_0/COUT1 vga_portmap\.SLICE_10/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/F1 vga_portmap\.SLICE_1/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/F0 vga_portmap\.SLICE_1/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT0 vga_portmap\.SLICE_1/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_1/COUT0 vga_portmap\.SLICE_1/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_1/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_150/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_158/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_163/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 vga_portmap\.SLICE_170/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 pattern_gen_portmap\.SLICE_193/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_1/Q1 pattern_gen_portmap\.SLICE_230/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT1 vga_portmap\.SLICE_1/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT1 vga_portmap\.SLICE_1/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_1/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_84/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_150/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_158/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 vga_portmap\.SLICE_163/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 pattern_gen_portmap\.SLICE_193/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 pattern_gen_portmap\.SLICE_226/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_1/Q0 pattern_gen_portmap\.SLICE_230/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_2/F0 vga_portmap\.SLICE_2/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_2/COUT0 vga_portmap\.SLICE_2/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_2/COUT0 vga_portmap\.SLICE_2/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT1 vga_portmap\.SLICE_2/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT1 vga_portmap\.SLICE_2/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_2/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_153/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_162/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_166/D1 (3106:3284:3463)
          (3106:3284:3463))
        (INTERCONNECT vga_portmap\.SLICE_2/Q0 vga_portmap\.SLICE_168/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_3/F1 vga_portmap\.SLICE_3/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/F0 vga_portmap\.SLICE_3/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT0 vga_portmap\.SLICE_3/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_3/COUT0 vga_portmap\.SLICE_3/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_3/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_152/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_161/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_163/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_166/A1 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT vga_portmap\.SLICE_3/Q1 vga_portmap\.SLICE_168/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT1 vga_portmap\.SLICE_3/D0 (952:1084:1216)
          (952:1084:1216))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT1 vga_portmap\.SLICE_3/CIN0 (449:502:555)
          (449:502:555))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_3/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 pattern_gen_portmap\.SLICE_96/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_152/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 pattern_gen_portmap\.SLICE_157/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 pattern_gen_portmap\.SLICE_159/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_161/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_166/B1 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 vga_portmap\.SLICE_168/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 pattern_gen_portmap\.SLICE_226/A1 
          (3516:3681:3846)(3516:3681:3846))
        (INTERCONNECT vga_portmap\.SLICE_3/Q0 pattern_gen_portmap\.SLICE_232/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_4/F1 vga_portmap\.SLICE_4/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/F0 vga_portmap\.SLICE_4/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT0 vga_portmap\.SLICE_4/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_4/COUT0 vga_portmap\.SLICE_4/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_4/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_84/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_84/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_153/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_166/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 vga_portmap\.SLICE_168/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 pattern_gen_portmap\.SLICE_191/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 pattern_gen_portmap\.SLICE_206/D1 
          (3106:3284:3463)(3106:3284:3463))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 pattern_gen_portmap\.SLICE_212/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_4/Q1 pattern_gen_portmap\.SLICE_229/A1 
          (3516:3681:3846)(3516:3681:3846))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT1 vga_portmap\.SLICE_4/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT1 vga_portmap\.SLICE_4/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_4/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_84/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_98/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_152/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_161/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_163/A1 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_166/D0 (2564:2756:2948)
          (2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 vga_portmap\.SLICE_168/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_206/D0 
          (3106:3284:3463)(3106:3284:3463))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_229/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_4/Q0 pattern_gen_portmap\.SLICE_312/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_5/F1 vga_portmap\.SLICE_5/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_5/F0 vga_portmap\.SLICE_5/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT0 vga_portmap\.SLICE_5/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_5/COUT0 vga_portmap\.SLICE_5/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 vga_portmap\.SLICE_5/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 vga_portmap\.SLICE_84/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_98/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_99/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 vga_portmap\.SLICE_153/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_159/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 vga_portmap\.SLICE_168/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_206/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_229/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_312/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_312/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_351/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_351/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_353/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_353/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_355/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_5/Q1 pattern_gen_portmap\.SLICE_355/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT1 vga_portmap\.SLICE_5/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT1 vga_portmap\.SLICE_5/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_5/Q0 vga_portmap\.SLICE_5/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_5/Q0 vga_portmap\.SLICE_153/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_5/Q0 vga_portmap\.SLICE_161/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_6/F1 vga_portmap\.SLICE_6/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/F0 vga_portmap\.SLICE_6/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT0 vga_portmap\.SLICE_6/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_6/COUT0 vga_portmap\.SLICE_6/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_6/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_84/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_156/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_158/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_159/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 vga_portmap\.SLICE_174/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_188/C1 
          (3410:3568:3727)(3410:3568:3727))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_193/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_212/B1 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_228/B0 
          (3463:3621:3780)(3463:3621:3780))
        (INTERCONNECT vga_portmap\.SLICE_6/Q1 pattern_gen_portmap\.SLICE_230/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT1 vga_portmap\.SLICE_6/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT1 vga_portmap\.SLICE_6/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_6/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_151/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_156/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_172/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_6/Q0 vga_portmap\.SLICE_174/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_7/F1 vga_portmap\.SLICE_7/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/F0 vga_portmap\.SLICE_7/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT0 vga_portmap\.SLICE_7/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_7/COUT0 vga_portmap\.SLICE_7/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/Q1 vga_portmap\.SLICE_7/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_7/Q1 vga_portmap\.SLICE_153/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_7/Q1 vga_portmap\.SLICE_161/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT1 vga_portmap\.SLICE_7/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT1 vga_portmap\.SLICE_7/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_7/Q0 vga_portmap\.SLICE_7/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_7/Q0 vga_portmap\.SLICE_153/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_8/F1 vga_portmap\.SLICE_8/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT0 vga_portmap\.SLICE_8/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_8/COUT0 vga_portmap\.SLICE_8/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_8/Q1 vga_portmap\.SLICE_8/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_8/Q1 vga_portmap\.SLICE_153/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT SLICE_344/F0 vga_portmap\.SLICE_8/B1 (5155:5267:5380)
          (5155:5267:5380))
        (INTERCONNECT SLICE_344/F0 vga_portmap\.SLICE_11/B1 (5697:5796:5895)
          (5697:5796:5895))
        (INTERCONNECT SLICE_344/F0 clock_manager_portmap\.SLICE_23/B1 (4507:4646:4785)
          (4507:4646:4785))
        (INTERCONNECT SLICE_344/F0 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/RESET_N 
          (8618:8644:8671)(8618:8644:8671))
        (INTERCONNECT SLICE_344/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RCLKE (4679:4851:5023)
          (4679:4851:5023))
        (INTERCONNECT SLICE_344/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RE (4071:4216:4362)
          (4071:4216:4362))
        (INTERCONNECT SLICE_344/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/WCLKE (4032:4230:4428)
          (4032:4230:4428))
        (INTERCONNECT vga_portmap\.SLICE_9/F1 vga_portmap\.SLICE_9/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/F0 vga_portmap\.SLICE_9/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT0 vga_portmap\.SLICE_9/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_9/COUT0 vga_portmap\.SLICE_9/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_9/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_151/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_156/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_172/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_9/Q1 vga_portmap\.SLICE_174/C0 (2221:2419:2617)
          (2221:2419:2617))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT1 vga_portmap\.SLICE_9/D0 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT1 vga_portmap\.SLICE_9/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_9/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_156/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_9/Q0 vga_portmap\.SLICE_174/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_10/F0 vga_portmap\.SLICE_10/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT0 vga_portmap\.SLICE_10/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_10/COUT0 vga_portmap\.SLICE_10/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_10/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_151/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_155/A1 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_162/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_163/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 vga_portmap\.SLICE_174/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_214/B0 
          (3463:3621:3780)(3463:3621:3780))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_218/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_224/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 pattern_gen_portmap\.SLICE_235/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT vga_portmap\.SLICE_10/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT vga_portmap\.SLICE_11/F1 vga_portmap\.SLICE_11/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT0 vga_portmap\.SLICE_11/D1 (502:581:661)
          (502:581:661))
        (INTERCONNECT vga_portmap\.SLICE_11/COUT0 vga_portmap\.SLICE_11/CIN1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 vga_portmap\.SLICE_11/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 vga_portmap\.SLICE_151/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT vga_portmap\.SLICE_11/Q1 vga_portmap\.SLICE_156/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/F1 
          clock_manager_portmap\.SLICE_12/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/F0 
          clock_manager_portmap\.SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          clock_manager_portmap\.SLICE_12/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          pattern_gen_portmap\.SLICE_37/CLK (6503:6529:6556)(6503:6529:6556))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          pattern_gen_portmap\.SLICE_42/CLK (4719:4758:4798)(4719:4758:4798))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          pattern_gen_portmap\.SLICE_61/CLK (5367:5380:5393)(5367:5380:5393))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          pattern_gen_portmap\.SLICE_63/CLK (4177:4230:4283)(4177:4230:4283))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          pattern_gen_portmap\.SLICE_64/CLK (4825:4851:4877)(4825:4851:4877))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          pattern_gen_portmap\.SLICE_68/CLK (5908:5908:5908)(5908:5908:5908))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          pattern_gen_portmap\.SLICE_69/CLK (4825:4851:4877)(4825:4851:4877))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          clock_manager_portmap\.SLICE_187/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q1 
          pattern_gen_portmap\.SLICE_358/CLK (4825:4851:4877)(4825:4851:4877))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_12/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_12/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          clock_manager_portmap\.SLICE_12/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          clock_manager_portmap\.SLICE_187/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/F1 
          clock_manager_portmap\.SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/F0 
          clock_manager_portmap\.SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          clock_manager_portmap\.SLICE_13/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          clock_manager_portmap\.SLICE_187/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT1 
          clock_manager_portmap\.SLICE_13/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT1 
          clock_manager_portmap\.SLICE_13/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          clock_manager_portmap\.SLICE_13/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          clock_manager_portmap\.SLICE_187/D0 (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F1 
          clock_manager_portmap\.SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F0 
          clock_manager_portmap\.SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          clock_manager_portmap\.SLICE_14/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_176/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_177/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_180/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT1 
          clock_manager_portmap\.SLICE_14/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT1 
          clock_manager_portmap\.SLICE_14/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          clock_manager_portmap\.SLICE_14/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_90/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_176/A1 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_176/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_180/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_24/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_24/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F1 
          clock_manager_portmap\.SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F0 
          clock_manager_portmap\.SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          clock_manager_portmap\.SLICE_15/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          nes_controller_portmap\.SLICE_90/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          nes_controller_portmap\.SLICE_178/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT1 
          clock_manager_portmap\.SLICE_15/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT1 
          clock_manager_portmap\.SLICE_15/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          clock_manager_portmap\.SLICE_15/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_176/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_178/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_22/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_22/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F1 
          clock_manager_portmap\.SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F0 
          clock_manager_portmap\.SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          clock_manager_portmap\.SLICE_16/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          nes_controller_portmap\.SLICE_178/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_16/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_16/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          clock_manager_portmap\.SLICE_16/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          nes_controller_portmap\.SLICE_178/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F1 
          clock_manager_portmap\.SLICE_17/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F0 
          clock_manager_portmap\.SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          clock_manager_portmap\.SLICE_17/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          clock_manager_portmap\.SLICE_186/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_17/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_17/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          clock_manager_portmap\.SLICE_17/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          clock_manager_portmap\.SLICE_186/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_21/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_21/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F1 
          clock_manager_portmap\.SLICE_18/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F0 
          clock_manager_portmap\.SLICE_18/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q1 
          clock_manager_portmap\.SLICE_18/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_18/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_18/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q0 
          clock_manager_portmap\.SLICE_18/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/F1 
          clock_manager_portmap\.SLICE_19/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/F0 
          clock_manager_portmap\.SLICE_19/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q1 
          clock_manager_portmap\.SLICE_19/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT1 
          clock_manager_portmap\.SLICE_19/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT1 
          clock_manager_portmap\.SLICE_19/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q0 
          clock_manager_portmap\.SLICE_19/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/F1 
          clock_manager_portmap\.SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/F0 
          clock_manager_portmap\.SLICE_20/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          clock_manager_portmap\.SLICE_20/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          clock_manager_portmap\.SLICE_187/A1 (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT1 
          clock_manager_portmap\.SLICE_20/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT1 
          clock_manager_portmap\.SLICE_20/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          clock_manager_portmap\.SLICE_20/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          nes_controller_portmap\.SLICE_177/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          nes_controller_portmap\.SLICE_180/A0 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q0 
          clock_manager_portmap\.SLICE_184/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/F1 
          clock_manager_portmap\.SLICE_21/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/F0 
          clock_manager_portmap\.SLICE_21/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT0 
          clock_manager_portmap\.SLICE_21/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/COUT0 
          clock_manager_portmap\.SLICE_21/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q1 
          clock_manager_portmap\.SLICE_21/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q1 
          clock_manager_portmap\.SLICE_187/B1 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q0 
          clock_manager_portmap\.SLICE_21/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_21/Q0 
          clock_manager_portmap\.SLICE_186/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/F1 
          clock_manager_portmap\.SLICE_22/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/F0 
          clock_manager_portmap\.SLICE_22/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT0 
          clock_manager_portmap\.SLICE_22/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/COUT0 
          clock_manager_portmap\.SLICE_22/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q1 
          clock_manager_portmap\.SLICE_22/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q1 
          nes_controller_portmap\.SLICE_90/A0 (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q1 
          nes_controller_portmap\.SLICE_176/C1 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q1 
          nes_controller_portmap\.SLICE_180/A1 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q0 
          clock_manager_portmap\.SLICE_22/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q0 
          nes_controller_portmap\.SLICE_177/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_22/Q0 
          nes_controller_portmap\.SLICE_178/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/F1 
          clock_manager_portmap\.SLICE_23/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT0 
          clock_manager_portmap\.SLICE_23/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/COUT0 
          clock_manager_portmap\.SLICE_23/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_23/Q1 
          clock_manager_portmap\.SLICE_23/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/F1 
          clock_manager_portmap\.SLICE_24/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/F0 
          clock_manager_portmap\.SLICE_24/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT0 
          clock_manager_portmap\.SLICE_24/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/COUT0 
          clock_manager_portmap\.SLICE_24/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q1 
          clock_manager_portmap\.SLICE_24/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q1 
          nes_controller_portmap\.SLICE_177/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q1 
          nes_controller_portmap\.SLICE_180/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q1 
          clock_manager_portmap\.SLICE_184/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q0 
          clock_manager_portmap\.SLICE_24/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q0 
          nes_controller_portmap\.SLICE_177/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q0 
          nes_controller_portmap\.SLICE_180/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_24/Q0 
          clock_manager_portmap\.SLICE_185/B0 (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/COUT0 
          pattern_gen_portmap\.SLICE_25/D1 (502:581:661)(502:581:661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/COUT0 
          pattern_gen_portmap\.SLICE_25/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_25/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_36/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_38/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_39/C1 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_41/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_43/A1 
          (3410:3588:3767)(3410:3588:3767))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_157/D1 
          (3648:3813:3979)(3648:3813:3979))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_189/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_189/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_199/B0 
          (3463:3621:3780)(3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_205/A1 
          (3516:3681:3846)(3516:3681:3846))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_205/B0 
          (3463:3621:3780)(3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_208/A1 
          (3410:3588:3767)(3410:3588:3767))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_210/B1 
          (4005:4150:4296)(4005:4150:4296))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_316/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_317/C1 
          (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_317/B0 
          (2921:3093:3265)(2921:3093:3265))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_318/A0 
          (3516:3681:3846)(3516:3681:3846))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_318/B1 
          (3463:3621:3780)(3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_320/C1 
          (3952:4097:4243)(3952:4097:4243))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/Q1 pattern_gen_portmap\.SLICE_320/B0 
          (4005:4150:4296)(4005:4150:4296))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT1 
          pattern_gen_portmap\.SLICE_25/D0 (502:581:661)(502:581:661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT1 
          pattern_gen_portmap\.SLICE_25/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_40/Q1 pattern_gen_portmap\.SLICE_25/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/F0 pattern_gen_portmap\.SLICE_40/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_25/F1 pattern_gen_portmap\.SLICE_189/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT0 
          pattern_gen_portmap\.SLICE_26/D1 (502:581:661)(502:581:661))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/COUT0 
          pattern_gen_portmap\.SLICE_26/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_40/Q0 pattern_gen_portmap\.SLICE_26/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_26/B1 
          (3754:3932:4111)(3754:3932:4111))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_36/C1 
          (3807:3972:4137)(3807:3972:4137))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_37/D0 
          (3503:3688:3873)(3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_38/B1 
          (3860:4025:4190)(3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_39/D1 
          (4045:4216:4388)(4045:4216:4388))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_41/A1 
          (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_42/D0 
          (3503:3688:3873)(3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_43/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_61/C0 
          (4349:4501:4653)(4349:4501:4653))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_63/B0 
          (3754:3932:4111)(3754:3932:4111))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_64/A0 
          (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_68/D0 
          (4587:4745:4904)(4587:4745:4904))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_69/D0 
          (4150:4309:4468)(4150:4309:4468))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_157/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_189/C0 
          (4349:4501:4653)(4349:4501:4653))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_189/D1 
          (4045:4216:4388)(4045:4216:4388))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_199/D0 
          (3503:3688:3873)(3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_205/C1 
          (4454:4593:4732)(4454:4593:4732))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_205/D0 
          (4150:4309:4468)(4150:4309:4468))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_208/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_210/D1 
          (4150:4309:4468)(4150:4309:4468))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_316/D0 
          (3397:3595:3794)(3397:3595:3794))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_317/A0 
          (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_317/B1 
          (3860:4025:4190)(3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_318/C1 
          (3807:3972:4137)(3807:3972:4137))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_318/B0 
          (3860:4025:4190)(3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_320/A0 
          (4560:4705:4851)(4560:4705:4851))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_320/B1 
          (4507:4646:4785)(4507:4646:4785))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F0 pattern_gen_portmap\.SLICE_358/D1 
          (4150:4309:4468)(4150:4309:4468))
        (INTERCONNECT pattern_gen_portmap\.SLICE_26/F1 pattern_gen_portmap\.SLICE_40/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/F1 
          nes_controller_portmap\.SLICE_27/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/F0 
          nes_controller_portmap\.SLICE_27/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/Q0 
          nes_controller_portmap\.SLICE_27/D1 (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/Q0 
          nes_controller_portmap\.SLICE_92/B0 (3463:3621:3780)(3463:3621:3780))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/Q1 
          nes_controller_portmap\.SLICE_27/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_176/F0 
          nes_controller_portmap\.SLICE_27/CLK (3820:3919:4018)(3820:3919:4018))
        (INTERCONNECT nes_controller_portmap\.SLICE_176/F0 
          nes_controller_portmap\.SLICE_29/CLK (3278:3390:3503)(3278:3390:3503))
        (INTERCONNECT nes_controller_portmap\.SLICE_176/F0 
          nes_controller_portmap\.SLICE_31/CLK (3278:3390:3503)(3278:3390:3503))
        (INTERCONNECT nes_controller_portmap\.SLICE_176/F0 ctrlr_clk_I/PADDO 
          (5935:5948:5961)(5935:5948:5961))
        (INTERCONNECT nes_controller_portmap\.SLICE_27/Q0 
          nes_controller_portmap\.SLICE_94/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/F1 
          nes_controller_portmap\.SLICE_29/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/F0 
          nes_controller_portmap\.SLICE_29/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_31/Q0 
          nes_controller_portmap\.SLICE_29/C1 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT nes_controller_portmap\.SLICE_31/Q0 
          nes_controller_portmap\.SLICE_88/D0 (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/Q1 
          nes_controller_portmap\.SLICE_29/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_29/Q1 
          nes_controller_portmap\.SLICE_90/B1 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT nes_controller_portmap\.SLICE_31/F1 
          nes_controller_portmap\.SLICE_31/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_31/F0 
          nes_controller_portmap\.SLICE_31/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT ctrlr_data_I/PADDI nes_controller_portmap\.SLICE_31/D1 
          (5327:5452:5578)(5327:5452:5578))
        (INTERCONNECT nes_controller_portmap\.SLICE_31/Q1 
          nes_controller_portmap\.SLICE_31/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_31/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/F1 pattern_gen_portmap\.SLICE_33/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/F0 pattern_gen_portmap\.SLICE_33/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_208/F1 pattern_gen_portmap\.SLICE_33/C0 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.SLICE_208/F1 pattern_gen_portmap\.SLICE_33/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_208/F1 pattern_gen_portmap\.SLICE_52/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_103/F0 pattern_gen_portmap\.SLICE_33/C1 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.SLICE_103/F0 pattern_gen_portmap\.SLICE_33/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 pattern_gen_portmap\.SLICE_33/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 pattern_gen_portmap\.SLICE_33/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 pattern_gen_portmap\.SLICE_96/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 pattern_gen_portmap\.SLICE_102/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_127/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 pattern_gen_portmap\.SLICE_206/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 pattern_gen_portmap\.SLICE_212/C0 
          (2868:3040:3212)(2868:3040:3212))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q0 pattern_gen_portmap\.SLICE_229/D1 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q1 pattern_gen_portmap\.SLICE_33/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q1 pattern_gen_portmap\.SLICE_96/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q1 pattern_gen_portmap\.SLICE_96/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/B1 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_123/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_33/Q1 pattern_gen_portmap\.SLICE_228/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/F1 pattern_gen_portmap\.SLICE_35/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/F0 pattern_gen_portmap\.SLICE_35/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_93/F1 pattern_gen_portmap\.SLICE_35/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_93/F1 pattern_gen_portmap\.SLICE_35/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_93/F1 pattern_gen_portmap\.SLICE_338/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_93/F1 pattern_gen_portmap\.SLICE_338/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q1 pattern_gen_portmap\.SLICE_35/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q1 pattern_gen_portmap\.SLICE_338/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_35/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_35/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_338/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_35/Q0 pattern_gen_portmap\.SLICE_338/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/F1 pattern_gen_portmap\.SLICE_36/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/F0 pattern_gen_portmap\.SLICE_36/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/Q1 pattern_gen_portmap\.SLICE_36/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/Q1 pattern_gen_portmap\.SLICE_36/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/Q1 pattern_gen_portmap\.SLICE_55/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/Q1 pattern_gen_portmap\.SLICE_93/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/Q0 pattern_gen_portmap\.SLICE_36/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/Q0 pattern_gen_portmap\.SLICE_36/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/Q0 pattern_gen_portmap\.SLICE_55/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_36/Q0 pattern_gen_portmap\.SLICE_93/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_92/F1 
          pattern_gen_portmap\.SLICE_36/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_36/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_38/A0 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_39/A0 
          (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_40/CE 
          (2948:3172:3397)(2948:3172:3397))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_41/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_43/A0 
          (4454:4613:4772)(4454:4613:4772))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_52/A1 
          (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_52/D0 
          (3503:3688:3873)(3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_55/A0 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_93/B1 
          (3212:3403:3595)(3212:3403:3595))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 
          nes_controller_portmap\.SLICE_94/B1 (3212:3403:3595)(3212:3403:3595))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_103/A0 
          (4560:4705:4851)(4560:4705:4851))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_188/B0 
          (5049:5174:5300)(5049:5174:5300))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_200/D1 
          (4045:4216:4388)(4045:4216:4388))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_202/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_236/A1 
          (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F0 pattern_gen_portmap\.SLICE_347/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_37/F0 pattern_gen_portmap\.SLICE_37/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_37/C0 (3265:3443:3622)(3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_42/B0 (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_61/B0 (3965:4117:4269)(3965:4117:4269))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_63/A0 (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_64/B0 (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_68/C0 (3913:4065:4217)(3913:4065:4217))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_69/C0 (3913:4065:4217)(3913:4065:4217))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_74/A0 (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/A0 (4454:4613:4772)
          (4454:4613:4772))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_108/A0 (4560:4705:4851)(4560:4705:4851))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_196/A0 (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/A1 (4454:4613:4772)
          (4454:4613:4772))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_217/B0 (4507:4646:4785)(4507:4646:4785))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_222/D0 (4150:4309:4468)(4150:4309:4468))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_236/A0 (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/B1 (4507:4646:4785)
          (4507:4646:4785))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/F0 
          pattern_gen_portmap\.SLICE_358/A1 (4018:4177:4336)(4018:4177:4336))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_37/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_42/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/D0 (3106:3284:3463)
          (3106:3284:3463))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_100/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 
          clock_manager_portmap\.SLICE_185/D1 (3106:3284:3463)(3106:3284:3463))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_190/C1 
          (3410:3568:3727)(3410:3568:3727))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_190/D0 
          (3106:3284:3463)(3106:3284:3463))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_193/D0 
          (3106:3284:3463)(3106:3284:3463))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_198/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_210/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_226/C0 
          (3410:3568:3727)(3410:3568:3727))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_230/C0 
          (3410:3568:3727)(3410:3568:3727))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q0 pattern_gen_portmap\.SLICE_358/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_37/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_42/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_68/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_69/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/A0 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/B0 (4653:4772:4891)
          (4653:4772:4891))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/B0 (4653:4772:4891)
          (4653:4772:4891))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_100/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 
          clock_manager_portmap\.SLICE_185/B1 (3463:3621:3780)(3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_188/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_188/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_190/A0 
          (4164:4302:4441)(4164:4302:4441))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_190/B1 
          (4111:4243:4375)(4111:4243:4375))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_193/C0 
          (4058:4190:4322)(4058:4190:4322))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_198/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_205/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_205/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_210/B0 
          (4005:4150:4296)(4005:4150:4296))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_212/D1 
          (3754:3906:4058)(3754:3906:4058))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_228/A0 
          (3516:3681:3846)(3516:3681:3846))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_230/D0 
          (3754:3906:4058)(3754:3906:4058))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/C0 (3410:3568:3727)
          (3410:3568:3727))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/D0 (4296:4434:4573)
          (4296:4434:4573))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/Q1 pattern_gen_portmap\.SLICE_358/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_318/F1 pattern_gen_portmap\.SLICE_37/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_37/Q0 pattern_gen_portmap\.SLICE_67/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/F1 pattern_gen_portmap\.SLICE_38/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/F0 pattern_gen_portmap\.SLICE_38/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q0 pattern_gen_portmap\.SLICE_38/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q0 pattern_gen_portmap\.SLICE_38/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q0 
          nes_controller_portmap\.SLICE_94/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q0 pattern_gen_portmap\.SLICE_202/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q1 pattern_gen_portmap\.SLICE_38/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q1 pattern_gen_portmap\.SLICE_38/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q1 pattern_gen_portmap\.SLICE_202/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_38/Q1 pattern_gen_portmap\.SLICE_202/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_95/F0 pattern_gen_portmap\.SLICE_38/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/F1 pattern_gen_portmap\.SLICE_39/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/F0 pattern_gen_portmap\.SLICE_39/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/Q1 pattern_gen_portmap\.SLICE_39/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/Q1 pattern_gen_portmap\.SLICE_39/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/Q1 pattern_gen_portmap\.SLICE_196/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/Q1 pattern_gen_portmap\.SLICE_236/C1 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/Q0 pattern_gen_portmap\.SLICE_39/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/Q0 pattern_gen_portmap\.SLICE_39/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/Q0 pattern_gen_portmap\.SLICE_196/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_39/Q0 pattern_gen_portmap\.SLICE_236/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_236/F0 pattern_gen_portmap\.SLICE_39/D0 
          (2855:3066:3278)(2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.SLICE_40/F1 pattern_gen_portmap\.SLICE_40/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_40/F0 pattern_gen_portmap\.SLICE_40/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/F1 pattern_gen_portmap\.SLICE_41/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/F0 pattern_gen_portmap\.SLICE_41/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/Q1 pattern_gen_portmap\.SLICE_41/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/Q1 pattern_gen_portmap\.SLICE_41/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/Q1 pattern_gen_portmap\.SLICE_198/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/Q1 pattern_gen_portmap\.SLICE_347/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/Q0 pattern_gen_portmap\.SLICE_41/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/Q0 pattern_gen_portmap\.SLICE_41/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/Q0 pattern_gen_portmap\.SLICE_198/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_41/Q0 pattern_gen_portmap\.SLICE_347/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_347/F0 pattern_gen_portmap\.SLICE_41/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/F0 pattern_gen_portmap\.SLICE_42/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_199/F0 pattern_gen_portmap\.SLICE_42/LSR 
          (2340:2538:2736)(2340:2538:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_42/Q0 pattern_gen_portmap\.SLICE_67/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/F1 pattern_gen_portmap\.SLICE_43/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/F0 pattern_gen_portmap\.SLICE_43/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_43/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_43/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_200/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q1 pattern_gen_portmap\.SLICE_208/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q0 pattern_gen_portmap\.SLICE_43/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q0 pattern_gen_portmap\.SLICE_43/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q0 pattern_gen_portmap\.SLICE_200/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_43/Q0 pattern_gen_portmap\.SLICE_208/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_200/F0 pattern_gen_portmap\.SLICE_43/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/F1 pattern_gen_portmap\.SLICE_52/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/F0 pattern_gen_portmap\.SLICE_52/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_102/F0 pattern_gen_portmap\.SLICE_52/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_102/F0 pattern_gen_portmap\.SLICE_103/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 pattern_gen_portmap\.SLICE_52/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/C1 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 pattern_gen_portmap\.SLICE_96/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 pattern_gen_portmap\.SLICE_98/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 pattern_gen_portmap\.SLICE_102/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_123/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 pattern_gen_portmap\.SLICE_157/A1 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 pattern_gen_portmap\.SLICE_206/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 pattern_gen_portmap\.SLICE_229/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q1 pattern_gen_portmap\.SLICE_312/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_196/F1 pattern_gen_portmap\.SLICE_52/C0 
          (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.SLICE_196/F1 pattern_gen_portmap\.SLICE_102/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_52/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_96/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_98/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_99/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_102/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_102/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_123/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/A0 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_206/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_229/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_261/B0 (1626:1850:2075)
          (1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_312/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_312/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/A1 (1679:1910:2141)
          (1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/D0 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_351/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_351/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_353/C1 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_353/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_355/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_52/Q0 pattern_gen_portmap\.SLICE_355/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_208/F0 pattern_gen_portmap\.SLICE_52/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_208/F0 pattern_gen_portmap\.SLICE_102/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_208/F0 pattern_gen_portmap\.SLICE_103/B0 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_208/F0 pattern_gen_portmap\.SLICE_208/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_55/F0 pattern_gen_portmap\.SLICE_55/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_55/Q0 pattern_gen_portmap\.SLICE_55/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_55/Q0 
          nes_controller_portmap\.SLICE_92/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_55/Q0 pattern_gen_portmap\.SLICE_93/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/F1 pattern_gen_portmap\.SLICE_58/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/F0 pattern_gen_portmap\.SLICE_58/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q1 pattern_gen_portmap\.SLICE_58/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q1 pattern_gen_portmap\.SLICE_58/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q1 pattern_gen_portmap\.SLICE_314/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q1 pattern_gen_portmap\.SLICE_314/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q1 pattern_gen_portmap\.SLICE_348/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q1 pattern_gen_portmap\.SLICE_348/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_94/F1 
          pattern_gen_portmap\.SLICE_58/C1 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_94/F1 
          pattern_gen_portmap\.SLICE_58/B0 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_94/F1 
          pattern_gen_portmap\.SLICE_314/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT nes_controller_portmap\.SLICE_94/F1 
          pattern_gen_portmap\.SLICE_314/C0 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_94/F1 
          pattern_gen_portmap\.SLICE_348/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_94/F1 
          pattern_gen_portmap\.SLICE_348/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q0 pattern_gen_portmap\.SLICE_58/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q0 pattern_gen_portmap\.SLICE_314/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q0 pattern_gen_portmap\.SLICE_314/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_58/Q0 pattern_gen_portmap\.SLICE_348/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_61/F0 pattern_gen_portmap\.SLICE_61/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_358/F0 pattern_gen_portmap\.SLICE_61/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_358/F0 pattern_gen_portmap\.SLICE_358/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 pattern_gen_portmap\.SLICE_61/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/B1 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/A1 (4164:4302:4441)
          (4164:4302:4441))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/A1 (4706:4831:4957)
          (4706:4831:4957))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/B0 (4653:4772:4891)
          (4653:4772:4891))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 pattern_gen_portmap\.SLICE_100/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/D0 (3212:3377:3542)
          (3212:3377:3542))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 pattern_gen_portmap\.SLICE_190/C0 
          (3516:3661:3807)(3516:3661:3807))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 pattern_gen_portmap\.SLICE_190/D1 
          (3212:3377:3542)(3212:3377:3542))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 pattern_gen_portmap\.SLICE_210/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 pattern_gen_portmap\.SLICE_230/B1 
          (3569:3714:3860)(3569:3714:3860))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/B0 (4653:4772:4891)
          (4653:4772:4891))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/A0 (3410:3588:3767)
          (3410:3588:3767))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/C0 (4494:4626:4759)
          (4494:4626:4759))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/A0 (4058:4210:4362)
          (4058:4210:4362))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/A0 (4058:4210:4362)
          (4058:4210:4362))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/B0 (4111:4243:4375)
          (4111:4243:4375))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/A0 (4706:4831:4957)
          (4706:4831:4957))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/B0 (4653:4772:4891)
          (4653:4772:4891))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 pattern_gen_portmap\.SLICE_358/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q1 pattern_gen_portmap\.SLICE_358/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_320/F1 pattern_gen_portmap\.SLICE_61/LSR 
          (2987:3159:3331)(2987:3159:3331))
        (INTERCONNECT pattern_gen_portmap\.SLICE_61/Q0 pattern_gen_portmap\.SLICE_65/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.SLICE_63/F0 pattern_gen_portmap\.SLICE_63/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 pattern_gen_portmap\.SLICE_63/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 pattern_gen_portmap\.SLICE_64/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/B1 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/A0 (4058:4210:4362)
          (4058:4210:4362))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/B0 (4005:4150:4296)
          (4005:4150:4296))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 pattern_gen_portmap\.SLICE_100/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 pattern_gen_portmap\.SLICE_100/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 pattern_gen_portmap\.SLICE_191/D0 
          (2564:2756:2948)(2564:2756:2948))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 pattern_gen_portmap\.SLICE_232/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/Q0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/A0 (3516:3681:3846)
          (3516:3681:3846))
        (INTERCONNECT pattern_gen_portmap\.SLICE_100/F0 pattern_gen_portmap\.SLICE_63/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_100/F0 pattern_gen_portmap\.SLICE_64/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_100/F0 pattern_gen_portmap\.SLICE_100/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_316/F0 pattern_gen_portmap\.SLICE_63/LSR 
          (2340:2538:2736)(2340:2538:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_63/Q0 pattern_gen_portmap\.SLICE_65/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.SLICE_64/F0 pattern_gen_portmap\.SLICE_64/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_317/F1 pattern_gen_portmap\.SLICE_64/LSR 
          (1692:1916:2141)(1692:1916:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_64/Q0 pattern_gen_portmap\.SLICE_65/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/F1 pattern_gen_portmap\.SLICE_65/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_65/F0 pattern_gen_portmap\.SLICE_65/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_358/Q1 pattern_gen_portmap\.SLICE_65/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_320/F0 pattern_gen_portmap\.SLICE_65/C1 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_320/F0 pattern_gen_portmap\.SLICE_320/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_317/F0 pattern_gen_portmap\.SLICE_65/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_317/F0 pattern_gen_portmap\.SLICE_317/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/F1 pattern_gen_portmap\.SLICE_67/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_67/F0 pattern_gen_portmap\.SLICE_67/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_69/Q0 pattern_gen_portmap\.SLICE_67/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_68/Q0 pattern_gen_portmap\.SLICE_67/C1 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.SLICE_188/F0 pattern_gen_portmap\.SLICE_67/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_188/F0 pattern_gen_portmap\.SLICE_188/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_318/F0 pattern_gen_portmap\.SLICE_67/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_318/F0 pattern_gen_portmap\.SLICE_318/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_68/F0 pattern_gen_portmap\.SLICE_68/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_205/F1 pattern_gen_portmap\.SLICE_68/LSR 
          (2921:3066:3212)(2921:3066:3212))
        (INTERCONNECT pattern_gen_portmap\.SLICE_69/F0 pattern_gen_portmap\.SLICE_69/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_205/F0 pattern_gen_portmap\.SLICE_69/LSR 
          (2340:2538:2736)(2340:2538:2736))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/D1 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/C0 (3159:3350:3542)
          (3159:3350:3542))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/D1 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/D0 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/D0 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/D0 (3609:3780:3952)
          (3609:3780:3952))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/D0 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/D0 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/D0 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/B1 (3212:3403:3595)
          (3212:3403:3595))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/D0 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/C0 (3807:3972:4137)
          (3807:3972:4137))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/A0 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/B0 (3965:4117:4269)
          (3965:4117:4269))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/C0 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/A0 (3913:4084:4256)
          (3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_286/C0 (3807:3972:4137)
          (3807:3972:4137))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/A0 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_297/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/D0 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/A0 (3913:4084:4256)
          (3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_240/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/C1 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/C0 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_286/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/B0 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_297/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_301/C1 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_301/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_326/C0 (3807:3972:4137)
          (3807:3972:4137))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_326/D1 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F1 
          nes_controller_portmap\.SLICE_90/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F1 
          clock_manager_portmap\.SLICE_185/A1 (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F1 
          pattern_gen_portmap\.SLICE_198/A0 (3913:4084:4256)(3913:4084:4256))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F1 
          pattern_gen_portmap\.SLICE_347/D0 (4150:4309:4468)(4150:4309:4468))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/C0 (3913:4065:4217)
          (3913:4065:4217))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F0 
          clock_manager_portmap\.SLICE_185/C1 (264:284:304)(264:284:304))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/D0 (3609:3780:3952)
          (3609:3780:3952))
        (INTERCONNECT clock_manager_portmap\.SLICE_185/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/A1 (4018:4177:4336)
          (4018:4177:4336))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_72/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_297/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_73/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_224/F1 pattern_gen_portmap\.SLICE_74/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_74/F0 pattern_gen_portmap\.SLICE_74/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_74/F0 pattern_gen_portmap\.SLICE_214/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_portmap\.SLICE_162/F1 pattern_gen_portmap\.SLICE_74/B1 
          (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT vga_portmap\.SLICE_162/F1 pattern_gen_portmap\.SLICE_106/B0 
          (4507:4646:4785)(4507:4646:4785))
        (INTERCONNECT vga_portmap\.SLICE_162/F1 pattern_gen_portmap\.SLICE_214/B1 
          (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT vga_portmap\.SLICE_162/F1 pattern_gen_portmap\.SLICE_216/A0 
          (4560:4705:4851)(4560:4705:4851))
        (INTERCONNECT vga_portmap\.SLICE_162/F1 pattern_gen_portmap\.SLICE_218/B1 
          (4507:4646:4785)(4507:4646:4785))
        (INTERCONNECT vga_portmap\.SLICE_162/F1 pattern_gen_portmap\.SLICE_222/A1 
          (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.SLICE_155/F1 pattern_gen_portmap\.SLICE_74/A1 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_155/F1 pattern_gen_portmap\.SLICE_214/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_155/F1 pattern_gen_portmap\.SLICE_216/B0 
          (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.SLICE_155/F1 pattern_gen_portmap\.SLICE_217/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_155/F1 pattern_gen_portmap\.SLICE_222/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/F1 
          pattern_gen_portmap\.SLICE_74/D0 (2855:3066:3278)(2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/F1 
          pattern_gen_portmap\.SLICE_108/B0 (3860:4025:4190)(3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/F1 
          pattern_gen_portmap\.SLICE_196/C0 (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/F1 
          pattern_gen_portmap\.SLICE_236/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/F0 
          pattern_gen_portmap\.SLICE_74/C0 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/F0 
          pattern_gen_portmap\.SLICE_74/B0 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/F0 
          pattern_gen_portmap\.SLICE_217/A0 (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/F0 
          pattern_gen_portmap\.SLICE_222/C0 (2617:2822:3027)(2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.SLICE_74/F1 rgb\[2\]_I/PADDO (5367:5512:5657)
          (5367:5512:5657))
        (INTERCONNECT pattern_gen_portmap\.SLICE_159/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_159/F1 pattern_gen_portmap\.SLICE_108/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_159/F1 pattern_gen_portmap\.SLICE_217/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_159/F1 pattern_gen_portmap\.SLICE_222/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_159/F1 pattern_gen_portmap\.SLICE_224/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_159/F1 pattern_gen_portmap\.SLICE_235/A0 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_159/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_224/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_224/F0 pattern_gen_portmap\.SLICE_106/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_224/F0 pattern_gen_portmap\.SLICE_108/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_224/F0 pattern_gen_portmap\.SLICE_108/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_224/F0 pattern_gen_portmap\.SLICE_217/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_224/F0 pattern_gen_portmap\.SLICE_222/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_224/F0 pattern_gen_portmap\.SLICE_224/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_75/F1 
          pattern_gen_portmap\.SLICE_106/C0 (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_297/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/A1 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/A1 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/A1 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/A0 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/D0 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/C0 (3913:4065:4217)
          (3913:4065:4217))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/D1 (3609:3780:3952)
          (3609:3780:3952))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/B1 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/B1 (3212:3403:3595)
          (3212:3403:3595))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/A1 (4018:4177:4336)
          (4018:4177:4336))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_240/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/D1 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/B1 (3965:4117:4269)
          (3965:4117:4269))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/D1 (3609:3780:3952)
          (3609:3780:3952))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/B0 (3212:3403:3595)
          (3212:3403:3595))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/B1 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/B1 (3212:3403:3595)
          (3212:3403:3595))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_286/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/B1 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/C0 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_301/A0 (4018:4177:4336)
          (4018:4177:4336))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_301/B1 (3965:4117:4269)
          (3965:4117:4269))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/A1 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/B1 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_326/A0 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_326/B1 (3212:3403:3595)
          (3212:3403:3595))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/C0 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_240/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/C0 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/C0 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/C1 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_76/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_297/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_297/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/D1 (4150:4309:4468)
          (4150:4309:4468))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_77/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_240/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/A0 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_78/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/D1 (3609:3780:3952)
          (3609:3780:3952))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F0 
          nes_controller_portmap\.SLICE_88/A0 (4018:4177:4336)(4018:4177:4336))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F0 
          nes_controller_portmap\.SLICE_90/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F0 
          nes_controller_portmap\.SLICE_92/C0 (3159:3350:3542)(3159:3350:3542))
        (INTERCONNECT nes_controller_portmap\.SLICE_90/F0 
          nes_controller_portmap\.SLICE_94/C0 (3159:3350:3542)(3159:3350:3542))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F1 
          nes_controller_portmap\.SLICE_88/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/A0 (3913:4084:4256)
          (3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/B1 (3212:3403:3595)
          (3212:3403:3595))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          nes_controller_portmap\.SLICE_88/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          nes_controller_portmap\.SLICE_88/C0 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          pattern_gen_portmap\.SLICE_196/B0 (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          pattern_gen_portmap\.SLICE_236/B0 (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/C0 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_80/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/D1 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/A0 (3913:4084:4256)
          (3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/B1 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/A0 (4018:4177:4336)
          (4018:4177:4336))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/B1 (3965:4117:4269)
          (3965:4117:4269))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/B1 (3965:4117:4269)
          (3965:4117:4269))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/A1 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/A1 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/D0 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/B0 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/A0 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/A1 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/B0 (4402:4554:4706)
          (4402:4554:4706))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/A0 (3913:4084:4256)
          (3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/A0 (3913:4084:4256)
          (3913:4084:4256))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/B1 (3860:4025:4190)
          (3860:4025:4190))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_81/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_286/A1 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_83/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT vga_portmap\.SLICE_84/F0 vga_portmap\.SLICE_84/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_84/F1 pattern_gen_portmap\.SLICE_159/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_261/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_87/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_261/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT nes_controller_portmap\.SLICE_88/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_240/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/C1 (3159:3350:3542)
          (3159:3350:3542))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_89/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_177/F1 
          nes_controller_portmap\.SLICE_90/C0 (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_91/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_92/F0 
          nes_controller_portmap\.SLICE_92/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_92/F0 
          nes_controller_portmap\.SLICE_92/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_92/F0 
          pattern_gen_portmap\.SLICE_93/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT nes_controller_portmap\.SLICE_92/F0 rotate_out_I/PADDO 
          (4825:4983:5142)(4825:4983:5142))
        (INTERCONNECT pattern_gen_portmap\.SLICE_93/F0 pattern_gen_portmap\.SLICE_93/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_202/F0 
          nes_controller_portmap\.SLICE_94/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_94/F0 
          nes_controller_portmap\.SLICE_94/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_94/F0 
          nes_controller_portmap\.SLICE_94/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_94/F0 
          pattern_gen_portmap\.SLICE_95/C0 (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_202/Q1 pattern_gen_portmap\.SLICE_95/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_202/Q1 pattern_gen_portmap\.SLICE_202/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.SLICE_202/Q1 pattern_gen_portmap\.SLICE_202/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_206/F1 pattern_gen_portmap\.SLICE_96/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_96/F0 pattern_gen_portmap\.SLICE_96/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_96/F0 pattern_gen_portmap\.SLICE_232/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_96/F1 pattern_gen_portmap\.SLICE_155/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_212/F1 pattern_gen_portmap\.SLICE_98/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_212/F1 pattern_gen_portmap\.SLICE_99/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_212/F1 pattern_gen_portmap\.SLICE_104/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_212/F1 pattern_gen_portmap\.SLICE_104/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_98/F0 pattern_gen_portmap\.SLICE_98/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_98/F0 pattern_gen_portmap\.SLICE_104/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_351/F1 pattern_gen_portmap\.SLICE_98/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_355/F1 pattern_gen_portmap\.SLICE_98/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_98/F1 pattern_gen_portmap\.SLICE_99/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_99/F0 pattern_gen_portmap\.SLICE_99/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_351/F0 pattern_gen_portmap\.SLICE_99/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA0 
          pattern_gen_portmap\.SLICE_99/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_291/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA1 
          pattern_gen_portmap\.SLICE_99/A0 (4058:4210:4362)(4058:4210:4362))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/D0 (3648:3813:3979)
          (3648:3813:3979))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_289/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.SLICE_99/F1 pattern_gen_portmap\.SLICE_228/B1 
          (3318:3496:3675)(3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.SLICE_198/F0 pattern_gen_portmap\.SLICE_100/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_198/F0 pattern_gen_portmap\.SLICE_188/A0 
          (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.SLICE_198/F0 pattern_gen_portmap\.SLICE_198/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_198/F0 pattern_gen_portmap\.SLICE_205/C0 
          (3265:3443:3622)(3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.SLICE_198/F0 pattern_gen_portmap\.SLICE_205/D1 
          (2961:3159:3357)(2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.SLICE_198/F0 pattern_gen_portmap\.SLICE_210/A0 
          (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.SLICE_100/F1 pattern_gen_portmap\.SLICE_316/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_100/F1 pattern_gen_portmap\.SLICE_317/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_100/F1 pattern_gen_portmap\.SLICE_317/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_102/F1 pattern_gen_portmap\.SLICE_191/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.SLICE_157/F1 pattern_gen_portmap\.SLICE_103/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_355/F0 pattern_gen_portmap\.SLICE_104/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_104/F0 pattern_gen_portmap\.SLICE_104/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_353/F1 pattern_gen_portmap\.SLICE_104/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_312/F1 pattern_gen_portmap\.SLICE_104/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_353/F0 pattern_gen_portmap\.SLICE_104/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_104/F1 pattern_gen_portmap\.SLICE_228/A1 
          (3371:3556:3741)(3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.SLICE_217/F1 pattern_gen_portmap\.SLICE_106/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_217/F1 pattern_gen_portmap\.SLICE_218/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_106/F0 rgb\[1\]_I/PADDO (5472:5604:5737)
          (5472:5604:5737))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/F1 
          pattern_gen_portmap\.SLICE_108/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/F1 
          pattern_gen_portmap\.SLICE_214/C0 (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/F1 
          pattern_gen_portmap\.SLICE_218/A0 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/F1 
          pattern_gen_portmap\.SLICE_224/A1 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.SLICE_108/F0 pattern_gen_portmap\.SLICE_108/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_108/F0 pattern_gen_portmap\.SLICE_218/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_108/F1 pattern_gen_portmap\.SLICE_216/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_110/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_112/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_301/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_301/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_114/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_291/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/D1 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/B1 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_116/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_289/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA5 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA5 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA5 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/D0 (3106:3284:3463)
          (3106:3284:3463))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA5 
          pattern_gen_portmap\.SLICE_355/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA3 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/A1 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA3 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/B0 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA3 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/B0 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA3 
          pattern_gen_portmap\.SLICE_351/A0 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_242/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_119/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_240/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_120/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_123/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_127/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/C0 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/C1 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/B1 (3212:3403:3595)
          (3212:3403:3595))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/C0 (3265:3443:3622)
          (3265:3443:3622))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_122/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_123/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_123/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_123/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_123/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_123/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_127/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/C0 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_326/C1 (2617:2822:3027)
          (2617:2822:3027))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_326/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_124/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_332/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_126/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_127/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_127/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_261/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_343/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/D1 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_256/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_128/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_145/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_261/A0 (3265:3463:3661)
          (3265:3463:3661))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_130/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA9 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/D1 (1269:1513:1758)
          (1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA9 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA9 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/D1 (3106:3284:3463)
          (3106:3284:3463))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA9 
          pattern_gen_portmap\.SLICE_355/A0 (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA15 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/B1 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA15 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/D0 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA15 
          pattern_gen_portmap\.SLICE_312/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_131/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_283/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_326/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_132/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_332/D0 (3503:3688:3873)
          (3503:3688:3873))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_254/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_302/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/A1 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_326/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_134/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_135/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/B0 (3318:3496:3675)
          (3318:3496:3675))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_136/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_334/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_138/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_326/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_275/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_140/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_334/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_257/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_143/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_286/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_301/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_259/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_301/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_144/C1 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_248/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_240/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_146/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/D0 (2961:3159:3357)
          (2961:3159:3357))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_148/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_149/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_284/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_150/F0 vga_portmap\.SLICE_150/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_150/F0 pattern_gen_portmap\.SLICE_155/A0 
          (3265:3463:3661)(3265:3463:3661))
        (INTERCONNECT vga_portmap\.SLICE_151/F1 vga_portmap\.SLICE_150/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT vga_portmap\.SLICE_151/F0 vga_portmap\.SLICE_151/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_156/F0 vga_portmap\.SLICE_151/A1 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT vga_portmap\.SLICE_156/F0 vga_portmap\.SLICE_156/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_153/F1 vga_portmap\.SLICE_152/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_153/F1 pattern_gen_portmap\.SLICE_157/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_153/F0 vga_portmap\.SLICE_153/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_153/F0 vga_portmap\.SLICE_161/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_155/F0 pattern_gen_portmap\.SLICE_155/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_232/F1 pattern_gen_portmap\.SLICE_155/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT vga_portmap\.SLICE_156/F1 pattern_gen_portmap\.SLICE_155/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_156/F1 pattern_gen_portmap\.SLICE_157/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_portmap\.SLICE_156/F1 vga_portmap\.SLICE_162/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_228/F1 pattern_gen_portmap\.SLICE_155/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_163/F1 pattern_gen_portmap\.SLICE_157/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_172/F0 vga_portmap\.SLICE_158/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_158/F0 vga_portmap\.SLICE_158/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_158/F0 pattern_gen_portmap\.SLICE_159/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT vga_portmap\.SLICE_158/F1 vga_portmap\.SLICE_174/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_170/F0 pattern_gen_portmap\.SLICE_159/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_159/F0 pattern_gen_portmap\.SLICE_159/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_166/F0 pattern_gen_portmap\.SLICE_159/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_166/F0 vga_portmap\.SLICE_166/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_161/F0 vga_portmap\.SLICE_161/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_161/F1 vga_portmap\.SLICE_162/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_162/F0 vga_portmap\.SLICE_162/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_163/F0 vga_portmap\.SLICE_162/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_163/F0 vga_portmap\.SLICE_163/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_163/F0 vga_portmap\.SLICE_174/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT vga_portmap\.SLICE_166/F1 pattern_gen_portmap\.SLICE_214/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_166/F1 pattern_gen_portmap\.SLICE_218/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT vga_portmap\.SLICE_166/F1 pattern_gen_portmap\.SLICE_224/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_portmap\.SLICE_166/F1 pattern_gen_portmap\.SLICE_232/D0 
          (2855:3066:3278)(2855:3066:3278))
        (INTERCONNECT vga_portmap\.SLICE_166/F1 pattern_gen_portmap\.SLICE_235/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT vga_portmap\.SLICE_166/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_246/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_168/F0 vga_portmap\.SLICE_168/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_168/F1 hsync_I/PADDO (5803:5941:6080)
          (5803:5941:6080))
        (INTERCONNECT vga_portmap\.SLICE_174/F0 vga_portmap\.SLICE_174/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT vga_portmap\.SLICE_174/F1 vsync_I/PADDO (5723:5756:5789)
          (5723:5756:5789))
        (INTERCONNECT nes_controller_portmap\.SLICE_178/F1 
          nes_controller_portmap\.SLICE_176/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_177/F0 
          nes_controller_portmap\.SLICE_176/B0 (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT nes_controller_portmap\.SLICE_177/F0 
          nes_controller_portmap\.SLICE_177/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_176/F1 
          clock_manager_portmap\.SLICE_185/D0 (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT nes_controller_portmap\.SLICE_178/F0 
          nes_controller_portmap\.SLICE_178/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_178/F0 
          nes_controller_portmap\.SLICE_180/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_180/F0 
          nes_controller_portmap\.SLICE_180/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_180/F1 ctrlr_latch_I/PADDO 
          (6001:6040:6080)(6001:6040:6080))
        (INTERCONNECT clock_manager_portmap\.SLICE_184/F0 
          clock_manager_portmap\.SLICE_185/A0 (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT clock_manager_portmap\.SLICE_187/F1 
          clock_manager_portmap\.SLICE_185/C0 (264:284:304)(264:284:304))
        (INTERCONNECT clock_manager_portmap\.SLICE_186/F0 
          clock_manager_portmap\.SLICE_187/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT clock_manager_portmap\.SLICE_187/F0 
          clock_manager_portmap\.SLICE_187/C1 (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_188/F1 pattern_gen_portmap\.SLICE_226/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_189/F1 
          pattern_gen_portmap\.SLICE_189/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_190/F0 pattern_gen_portmap\.SLICE_191/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_190/F1 pattern_gen_portmap\.SLICE_193/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_312/F0 pattern_gen_portmap\.SLICE_191/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_191/F0 pattern_gen_portmap\.SLICE_191/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_193/F1 pattern_gen_portmap\.SLICE_191/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_191/F1 pattern_gen_portmap\.SLICE_232/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_193/F0 pattern_gen_portmap\.SLICE_193/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_196/F0 pattern_gen_portmap\.SLICE_196/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_236/Q1 pattern_gen_portmap\.SLICE_196/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_236/Q1 pattern_gen_portmap\.SLICE_236/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_236/Q1 pattern_gen_portmap\.SLICE_236/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_347/Q1 pattern_gen_portmap\.SLICE_198/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_347/Q1 pattern_gen_portmap\.SLICE_347/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_347/Q1 pattern_gen_portmap\.SLICE_347/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_198/F1 pattern_gen_portmap\.SLICE_199/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_198/F1 pattern_gen_portmap\.SLICE_318/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_198/F1 pattern_gen_portmap\.SLICE_318/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_200/F1 
          pattern_gen_portmap\.SLICE_200/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_200/Q1 pattern_gen_portmap\.SLICE_200/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_200/Q1 pattern_gen_portmap\.SLICE_200/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT pattern_gen_portmap\.SLICE_200/Q1 pattern_gen_portmap\.SLICE_208/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/F1 
          pattern_gen_portmap\.SLICE_200/D0 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_201/F1 
          pattern_gen_portmap\.SLICE_208/C0 (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_202/F1 
          pattern_gen_portmap\.SLICE_202/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_206/F0 pattern_gen_portmap\.SLICE_206/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_210/F0 pattern_gen_portmap\.SLICE_210/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_210/F0 pattern_gen_portmap\.SLICE_320/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.SLICE_210/F0 pattern_gen_portmap\.SLICE_320/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_210/F1 
          pattern_gen_portmap\.SLICE_358/LSR (3529:3687:3846)(3529:3687:3846))
        (INTERCONNECT pattern_gen_portmap\.SLICE_212/F0 pattern_gen_portmap\.SLICE_212/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_212/F0 pattern_gen_portmap\.SLICE_226/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.SLICE_229/F0 pattern_gen_portmap\.SLICE_212/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_229/F0 pattern_gen_portmap\.SLICE_229/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_214/F0 pattern_gen_portmap\.SLICE_214/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_214/F1 rgb\[5\]_I/PADDO (5367:5512:5657)
          (5367:5512:5657))
        (INTERCONNECT pattern_gen_portmap\.SLICE_217/F0 pattern_gen_portmap\.SLICE_216/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_217/F0 pattern_gen_portmap\.SLICE_217/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_216/F0 rgb\[4\]_I/PADDO (5499:5631:5763)
          (5499:5631:5763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_218/F0 pattern_gen_portmap\.SLICE_218/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_218/F1 rgb\[3\]_I/PADDO (5367:5505:5644)
          (5367:5505:5644))
        (INTERCONNECT pattern_gen_portmap\.SLICE_235/F0 pattern_gen_portmap\.SLICE_222/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_222/F0 pattern_gen_portmap\.SLICE_222/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_222/F1 rgb\[0\]_I/PADDO (5261:5413:5565)
          (5261:5413:5565))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_291/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_283/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/B0 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_332/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_223/A0 (2723:2934:3146)
          (2723:2934:3146))
        (INTERCONNECT pattern_gen_portmap\.SLICE_226/F0 pattern_gen_portmap\.SLICE_226/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_226/F1 pattern_gen_portmap\.SLICE_228/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.SLICE_228/F0 pattern_gen_portmap\.SLICE_228/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_229/F1 pattern_gen_portmap\.SLICE_228/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_230/F0 pattern_gen_portmap\.SLICE_230/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_230/F1 pattern_gen_portmap\.SLICE_232/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_232/F0 pattern_gen_portmap\.SLICE_232/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_236/F1 
          pattern_gen_portmap\.SLICE_236/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_237/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_238/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_286/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_286/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/B1 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA2 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA2 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/D1 (1917:2135:2353)
          (1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA2 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA2 
          pattern_gen_portmap\.SLICE_351/B0 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_239/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_289/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_240/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_240/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_241/B1 (2670:2875:3080)
          (2670:2875:3080))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_243/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_270/D1 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_244/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA7 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/A0 (2326:2531:2736)
          (2326:2531:2736))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA7 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/B1 (2273:2471:2670)
          (2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA7 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/C0 (3410:3568:3727)
          (3410:3568:3727))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA7 
          pattern_gen_portmap\.SLICE_351/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/A1 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA11 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/C0 (1573:1797:2022)
          (1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA11 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA11 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/B1 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA11 
          pattern_gen_portmap\.SLICE_353/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_250/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_283/B0 (2022:2253:2485)
          (2022:2253:2485))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA13 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_252/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA13 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_332/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA13 
          pattern_gen_portmap\.SLICE_353/A0 (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA14 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/D0 (3106:3284:3463)
          (3106:3284:3463))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA14 
          pattern_gen_portmap\.SLICE_312/C1 (3410:3568:3727)(3410:3568:3727))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA14 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/D0 (2459:2663:2868)
          (2459:2663:2868))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA10 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA10 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_334/B0 (3463:3621:3780)
          (3463:3621:3780))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA10 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA10 
          pattern_gen_portmap\.SLICE_353/B1 (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA6 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_253/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA6 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/A1 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA6 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/A0 (4164:4302:4441)
          (4164:4302:4441))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA6 
          pattern_gen_portmap\.SLICE_351/C1 (3410:3568:3727)(3410:3568:3727))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA4 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/C0 (2763:2948:3133)
          (2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA4 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/B0 (2815:3000:3186)
          (2815:3000:3186))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA4 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_289/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA4 
          pattern_gen_portmap\.SLICE_355/B1 (3569:3714:3860)(3569:3714:3860))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA8 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/B0 (2921:3093:3265)
          (2921:3093:3265))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA8 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_332/A0 (2868:3060:3252)
          (2868:3060:3252))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA8 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/C1 (2868:3040:3212)
          (2868:3040:3212))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA8 
          pattern_gen_portmap\.SLICE_355/C0 (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA12 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_266/A0 (2974:3152:3331)
          (2974:3152:3331))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA12 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_334/A0 (3622:3774:3926)
          (3622:3774:3926))
        (INTERCONNECT pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RDATA12 
          pattern_gen_portmap\.SLICE_353/C0 (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_269/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_294/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_271/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_299/A0 (2075:2313:2551)
          (2075:2313:2551))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_276/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_291/C0 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_278/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_292/C0 (1969:2200:2432)
          (1969:2200:2432))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_283/D0 (2313:2538:2763)
          (2313:2538:2763))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_334/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_283/A0 (3371:3556:3741)
          (3371:3556:3741))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_335/F1 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/D1 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_285/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_286/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_286/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_289/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_291/D0 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/F0 
          pattern_gen_portmap\.bottom_check_portmap\.SLICE_310/C1 (264:284:304)
          (264:284:304))
        (INTERCONNECT pattern_gen_portmap\.SLICE_348/Q1 pattern_gen_portmap\.SLICE_314/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT pattern_gen_portmap\.SLICE_348/Q1 pattern_gen_portmap\.SLICE_348/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT pattern_gen_portmap\.SLICE_314/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR4 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_314/F1 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR3 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_338/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR0 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.SLICE_338/F1 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR1 (2855:3066:3278)
          (2855:3066:3278))
        (INTERCONNECT pattern_gen_portmap\.SLICE_347/F1 
          pattern_gen_portmap\.SLICE_347/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_348/F1 
          pattern_gen_portmap\.SLICE_348/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT pattern_gen_portmap\.SLICE_348/F0 
          pattern_gen_portmap\.piece_device\.piece_shape_15__I_0/RADDR2 (1665:1916:2168)
          (1665:1916:2168))
        (INTERCONNECT pattern_gen_portmap\.SLICE_358/F1 
          pattern_gen_portmap\.SLICE_358/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT osc_I/PADDI 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/REFERENCECLK 
          (7244:7323:7402)(7244:7323:7402))
        (INTERCONNECT clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/INTFBOUT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/FEEDBACK (0:0:0)
          (0:0:0))
      )
    )
  )
)
