{"Source Block": ["hdl/library/jesd204/jesd204_common/jesd204_scrambler_64b.v@70:83@HdlStmProcess", "  end else begin\n    data_out = feedback;\n  end\nend\n\nalways @(posedge clk) begin\n  if (reset == 1'b1) begin\n    state <= {1'b1,57'b0};\n  end else begin\n    state <= full_state[57:0] ^ {full_state[38:0],19'b0};\n  end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[75, "always @(posedge clk) begin\n"], [76, "  if (reset == 1'b1) begin\n"], [77, "    state <= {1'b1,57'b0};\n"], [78, "  end else begin\n"], [79, "    state <= full_state[57:0] ^ {full_state[38:0],19'b0};\n"], [81, "end\n"]], "Add": [[79, "  always @(posedge clk) begin\n"], [79, "    if (reset == 1'b1) begin\n"], [79, "      state <= {1'b1,57'b0};\n"], [79, "    end else begin\n"], [79, "      state <= full_state[57:0] ^ {full_state[38:0],19'b0};\n"], [79, "    end\n"]]}}