// Seed: 1699465291
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input wor id_2,
    output wand id_3,
    output supply1 id_4,
    output wand id_5
);
  assign id_4 = id_1;
  wire id_7;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  tri  id_2,
    output tri0 id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  nor primCall (id_0, id_2, id_6, id_7, id_5);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2;
  wire id_2;
  wire id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13 = 1;
endmodule
module module_3 (
    input wor  id_0,
    input wand id_1
);
  tri0 id_3 = 1;
  tri id_4, id_5;
  module_2 modCall_1 ();
  tri0 id_6;
  id_7(
      .id_0(id_3), .id_1(~1), .id_2(id_5 - 1)
  );
  final $display(1);
  wire id_8;
  wire id_9;
  assign id_6 = 1;
  wire id_10;
  logic [7:0]
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45;
  assign id_17[1] = 0;
endmodule
