/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [10:0] _02_;
  wire [2:0] _03_;
  wire [6:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_18z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire [17:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_6z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_17z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(celloutsig_1_0z ? celloutsig_1_4z[1] : celloutsig_1_0z);
  assign celloutsig_1_19z = !(celloutsig_1_3z ? celloutsig_1_17z : celloutsig_1_5z[8]);
  assign celloutsig_0_18z = !(celloutsig_0_12z[1] ? in_data[77] : _00_);
  assign celloutsig_1_3z = !(celloutsig_1_1z[9] ? in_data[157] : in_data[167]);
  assign celloutsig_1_8z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_1_17z = celloutsig_1_5z[14] ^ celloutsig_1_6z;
  assign celloutsig_1_0z = in_data[156] ^ in_data[132];
  reg [10:0] _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _11_ <= 11'h000;
    else _11_ <= { celloutsig_0_2z[10:8], celloutsig_0_0z, celloutsig_0_3z };
  assign { _02_[10:7], _00_, _02_[5:0] } = _11_;
  reg [2:0] _12_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _12_ <= 3'h0;
    else _12_ <= _02_[3:1];
  assign { _01_, celloutsig_0_10z[1], _03_[0] } = _12_;
  assign celloutsig_1_18z = { celloutsig_1_5z[14:6], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z } % { 1'h1, celloutsig_1_7z };
  assign celloutsig_0_9z = in_data[23:14] % { 1'h1, celloutsig_0_6z[8:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_2z[8:7], celloutsig_0_9z } % { 1'h1, celloutsig_0_6z[10:0] };
  assign celloutsig_0_6z = { celloutsig_0_2z[13], _02_[10:7], _00_, _02_[5:0] } * { in_data[90:83], celloutsig_0_3z, _01_, celloutsig_0_10z[1], _03_[0] };
  assign celloutsig_0_21z = in_data[86] ? { celloutsig_0_6z[11:5], celloutsig_0_18z, celloutsig_0_10z } : { celloutsig_0_2z[10:6], celloutsig_0_11z };
  assign celloutsig_0_0z = - in_data[69:63];
  assign celloutsig_1_7z = - { celloutsig_1_5z[18:11], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_5z = - in_data[172:150];
  assign celloutsig_0_11z = ~ celloutsig_0_9z[7:1];
  assign celloutsig_0_2z = ~ in_data[93:76];
  assign celloutsig_1_1z = ~ { in_data[186:177], celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[8:3], celloutsig_1_3z } ^ { in_data[123:119], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_20z = ~((celloutsig_0_3z & 1'h0) | (_02_[3] & _03_[0]));
  assign celloutsig_0_3z = ~((in_data[86] & in_data[14]) | (celloutsig_0_2z[14] & celloutsig_0_0z[1]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[121] & celloutsig_1_0z));
  assign { celloutsig_0_10z[0], celloutsig_0_10z[3:2] } = { celloutsig_0_3z, celloutsig_0_2z[13:12] } ^ { _03_[0], _01_, _01_ };
  assign _02_[6] = _00_;
  assign _03_[2:1] = { _01_, celloutsig_0_10z[1] };
  assign { out_data[139:128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
