Analysis & Synthesis report for RISC_V_multi_UART
Wed Mar 20 22:51:33 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: risc_v_mike_reg_file:i_risc_v_mike_reg_file
 16. Parameter Settings for User Entity Instance: risc_v_mike_data_memory:i_risc_v_mike_data_memory
 17. Parameter Settings for User Entity Instance: risc_v_mike_instruction_memory:i_risc_v_mike_instruction_memory
 18. Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter
 19. Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_clk_counter
 20. Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter_shift_en
 21. Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter
 22. Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_clk_counter
 23. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 24. Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_shifter:tx_shifter"
 25. Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_clk_counter"
 26. Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter"
 27. Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter"
 28. Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter_shift_en"
 29. Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_clk_counter"
 30. Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter"
 31. Port Connectivity Checks: "risc_v_mem_ctrl:i_risc_v_mem_ctrl"
 32. Port Connectivity Checks: "risc_v_mike_ctrl:i_risc_v_mike_ctrl"
 33. Signal Tap Logic Analyzer Settings
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Connections to In-System Debugging Instance "auto_signaltap_0"
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 20 22:51:32 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; RISC_V_multi_UART                              ;
; Top-level Entity Name           ; risc_v_mike_top                                ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 18761                                          ;
; Total pins                      ; 20                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 54,272                                         ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; risc_v_mike_top    ; RISC_V_multi_UART  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.79        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  26.4%      ;
;     Processor 3            ;  26.4%      ;
;     Processor 4            ;  26.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                  ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                             ; Library     ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; ../src/rtl/uart/UART_UNCORE.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv                                                            ;             ;
; ../src/rtl/uart/UART_MIKE_pkg.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv                                                          ;             ;
; ../src/rtl/uart/UART_MIKE.sv                                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv                                                              ;             ;
; ../src/rtl/uart/tx_shifter.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv                                                             ;             ;
; ../src/rtl/uart/rx_shifter.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv                                                             ;             ;
; ../src/rtl/uart/counter.sv                                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv                                                                ;             ;
; ../src/rtl/uart/ascii_dec_to_7_seg.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v                                                      ;             ;
; ../src/rtl/risc_v_mike_top.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv                                                             ;             ;
; ../src/rtl/risc_v_mike_sign_extend.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv                                                     ;             ;
; ../src/rtl/risc_v_mike_reg_file.sv                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv                                                        ;             ;
; ../src/rtl/risc_v_mike_pkg.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv                                                             ;             ;
; ../src/rtl/risc_v_mike_instruction_memory.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv                                              ;             ;
; ../src/rtl/risc_v_mike_gpio_module.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv                                                     ;             ;
; ../src/rtl/risc_v_mike_data_memory.sv                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv                                                     ;             ;
; ../src/rtl/risc_v_mike_ctrl.sv                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv                                                            ;             ;
; ../src/rtl/risc_v_mike_alu.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv                                                             ;             ;
; ../src/rtl/risc_v_mem_ctrl.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv                                                             ;             ;
; /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_header.svh    ; yes             ; Auto-Found Unspecified File                  ; /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_header.svh                                                           ;             ;
; /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/uart_mike_header.svh ; yes             ; Auto-Found Unspecified File                  ; /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/uart_mike_header.svh                                                        ;             ;
; sld_signaltap.vhd                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                              ;             ;
; sld_signaltap_impl.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                         ;             ;
; sld_ela_control.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                            ;             ;
; lpm_shiftreg.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                               ;             ;
; lpm_constant.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                               ;             ;
; dffeea.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                                                                     ;             ;
; aglobal221.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                 ;             ;
; sld_mbpmg.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                   ;             ;
; sld_buffer_manager.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                         ;             ;
; altsyncram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;             ;
; stratix_ram_block.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;             ;
; lpm_mux.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;             ;
; lpm_decode.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;             ;
; a_rdenreg.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;             ;
; altrom.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                     ;             ;
; altram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                     ;             ;
; altdpram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;             ;
; db/altsyncram_2h84.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/altsyncram_2h84.tdf                                             ;             ;
; altdpram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                                   ;             ;
; memmodes.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                                 ;             ;
; a_hdffe.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                                    ;             ;
; alt_le_rden_reg.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                            ;             ;
; altsyncram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                                 ;             ;
; lpm_mux.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                    ;             ;
; muxlut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                                                                                     ;             ;
; bypassff.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                   ;             ;
; altshift.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                                   ;             ;
; db/mux_blc.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/mux_blc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                 ;             ;
; declut.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                                                                                     ;             ;
; lpm_compare.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;             ;
; db/decode_vnf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                ;             ;
; lpm_add_sub.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;             ;
; cmpconst.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                                   ;             ;
; lpm_counter.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;             ;
; alt_counter_stratix.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                        ;             ;
; db/cntr_49i.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cntr_49i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_q1j.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cntr_q1j.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                              ;             ;
; sld_hub.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld  ;
; db/ip/sld6bdfe36b/alt_sld_fab.v                                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;             ;
+---------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 13119     ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 8395      ;
;     -- 7 input functions                    ; 13        ;
;     -- 6 input functions                    ; 6771      ;
;     -- 5 input functions                    ; 702       ;
;     -- 4 input functions                    ; 301       ;
;     -- <=3 input functions                  ; 608       ;
;                                             ;           ;
; Dedicated logic registers                   ; 18761     ;
;                                             ;           ;
; I/O pins                                    ; 20        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 54272     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 18314     ;
; Total fan-out                               ; 122430    ;
; Average fan-out                             ; 4.49      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                         ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |risc_v_mike_top                                                                                                                        ; 8395 (5728)         ; 18761 (224)               ; 54272             ; 0          ; 20   ; 0            ; |risc_v_mike_top                                                                                                                                                                                                                                                                                                                                            ; risc_v_mike_top                   ; work         ;
;    |UART_UNCORE:i_UART_UNCORE|                                                                                                          ; 196 (0)             ; 101 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE                                                                                                                                                                                                                                                                                                                  ; UART_UNCORE                       ; work         ;
;       |UART_MIKE:i_top_UART_MIKE|                                                                                                       ; 186 (23)            ; 80 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE                                                                                                                                                                                                                                                                                        ; UART_MIKE                         ; work         ;
;          |ascii_dec_to_7_seg:RX_ascii_dec_to_7_seg|                                                                                     ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|ascii_dec_to_7_seg:RX_ascii_dec_to_7_seg                                                                                                                                                                                                                                               ; ascii_dec_to_7_seg                ; work         ;
;          |ascii_dec_to_7_seg:TX_ascii_dec_to_7_seg|                                                                                     ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|ascii_dec_to_7_seg:TX_ascii_dec_to_7_seg                                                                                                                                                                                                                                               ; ascii_dec_to_7_seg                ; work         ;
;          |counter:rx_clk_counter|                                                                                                       ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_clk_counter                                                                                                                                                                                                                                                                 ; counter                           ; work         ;
;          |counter:rx_counter_shift_en|                                                                                                  ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter_shift_en                                                                                                                                                                                                                                                            ; counter                           ; work         ;
;          |counter:rx_counter|                                                                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter                                                                                                                                                                                                                                                                     ; counter                           ; work         ;
;          |counter:tx_clk_counter|                                                                                                       ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_clk_counter                                                                                                                                                                                                                                                                 ; counter                           ; work         ;
;          |counter:tx_counter|                                                                                                           ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter                                                                                                                                                                                                                                                                     ; counter                           ; work         ;
;          |rx_shifter:rx_shifter|                                                                                                        ; 2 (2)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter                                                                                                                                                                                                                                                                  ; rx_shifter                        ; work         ;
;          |tx_shifter:tx_shifter|                                                                                                        ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_shifter:tx_shifter                                                                                                                                                                                                                                                                  ; tx_shifter                        ; work         ;
;       |risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|                                                                               ; 10 (10)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module                                                                                                                                                                                                                                                                ; risc_v_mike_gpio_module           ; work         ;
;    |risc_v_mem_ctrl:i_risc_v_mem_ctrl|                                                                                                  ; 120 (120)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|risc_v_mem_ctrl:i_risc_v_mem_ctrl                                                                                                                                                                                                                                                                                                          ; risc_v_mem_ctrl                   ; work         ;
;    |risc_v_mike_alu:i_risc_v_mike_alu|                                                                                                  ; 429 (429)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu                                                                                                                                                                                                                                                                                                          ; risc_v_mike_alu                   ; work         ;
;    |risc_v_mike_ctrl:i_risc_v_mike_ctrl|                                                                                                ; 70 (70)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|risc_v_mike_ctrl:i_risc_v_mike_ctrl                                                                                                                                                                                                                                                                                                        ; risc_v_mike_ctrl                  ; work         ;
;    |risc_v_mike_data_memory:i_risc_v_mike_data_memory|                                                                                  ; 949 (949)           ; 16384 (16384)             ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory                                                                                                                                                                                                                                                                                          ; risc_v_mike_data_memory           ; work         ;
;    |risc_v_mike_instruction_memory:i_risc_v_mike_instruction_memory|                                                                    ; 121 (121)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|risc_v_mike_instruction_memory:i_risc_v_mike_instruction_memory                                                                                                                                                                                                                                                                            ; risc_v_mike_instruction_memory    ; work         ;
;    |risc_v_mike_reg_file:i_risc_v_mike_reg_file|                                                                                        ; 388 (388)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file                                                                                                                                                                                                                                                                                                ; risc_v_mike_reg_file              ; work         ;
;    |risc_v_mike_sign_extend:i_risc_v_mike_sign_extend|                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|risc_v_mike_sign_extend:i_risc_v_mike_sign_extend                                                                                                                                                                                                                                                                                          ; risc_v_mike_sign_extend           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 94 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 93 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 93 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 93 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 92 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 92 (59)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 294 (2)             ; 967 (106)                 ; 54272             ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 292 (0)             ; 861 (0)                   ; 54272             ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 292 (67)            ; 861 (292)                 ; 54272             ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 54272             ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_2h84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 54272             ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2h84:auto_generated                                                                                                                                                 ; altsyncram_2h84                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 66 (1)              ; 281 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 53 (0)              ; 265 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 159 (159)                 ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 53 (0)              ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (11)             ; 117 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_49i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_49i:auto_generated                                                             ; cntr_49i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                      ; cntr_q1j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 53 (53)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |risc_v_mike_top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2h84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 53           ; 1024         ; 53           ; 54272 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |risc_v_mike_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                                             ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+
; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[3..31]                                    ; Stuck at GND due to stuck port data_in                                                         ;
; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_shifter:tx_shifter|tx_index_ff[3] ; Merged with UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter|count_ff[3] ;
; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_shifter:tx_shifter|tx_index_ff[2] ; Merged with UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter|count_ff[2] ;
; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_shifter:tx_shifter|tx_index_ff[1] ; Merged with UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter|count_ff[1] ;
; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_shifter:tx_shifter|tx_index_ff[0] ; Merged with UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter|count_ff[0] ;
; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter|rx_done_ff     ; Merged with UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_done_ff                     ;
; Total Number of Removed Registers = 34                                                   ;                                                                                                ;
+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 18761 ;
; Number of registers using Synchronous Clear  ; 17810 ;
; Number of registers using Synchronous Load   ; 213   ;
; Number of registers using Asynchronous Clear ; 367   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 17972 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[437][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[0][25]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[1][0]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[2][0]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[3][0]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[4][0]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[438][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[5][0]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[6][0]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[7][0]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[8][12]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[9][5]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[10][28]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[11][21]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[12][11]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[13][31]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[14][3]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[15][16]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[16][22]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[17][30]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[439][1]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[18][19]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[19][7]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[20][20]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[21][17]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[22][7]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[23][28]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[24][26]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[25][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[26][4]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[27][15]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[440][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[28][18]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[29][31]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[30][30]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[31][31]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[32][3]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[33][10]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[34][26]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[35][10]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[36][13]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[37][23]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[38][3]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[441][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[39][31]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[40][30]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[41][2]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[42][15]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[43][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[44][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[45][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[46][5]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[47][31]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[442][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[48][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[49][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[50][9]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[51][6]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[52][1]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[53][20]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[54][11]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[55][31]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[443][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[56][1]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[57][30]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[58][9]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[59][9]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[60][16]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[61][5]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[62][18]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[63][12]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[444][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[64][24]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[65][17]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[66][19]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[67][20]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[68][28]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[69][11]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[70][20]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[71][28]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[72][31]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[73][13]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[74][28]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[445][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[75][25]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[76][19]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[77][17]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[78][21]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[79][2]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[80][10]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[81][25]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[82][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[83][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[446][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[84][9]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[85][6]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[86][16]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[87][7]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[88][5]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[89][1]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[90][4]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[447][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[91][19]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[92][30]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[93][0]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[94][10]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[95][1]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[96][8]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[97][15]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[98][28]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[448][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[99][19]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[100][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[101][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[102][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[103][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[104][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[105][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[106][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[449][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[107][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[108][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[109][21]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[110][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[111][12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[112][11]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[113][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[450][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[114][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[115][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[116][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[117][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[118][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[119][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[451][4]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[120][8]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[121][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[122][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[123][11]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[124][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[125][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[452][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[126][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[127][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[128][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[129][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[130][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[131][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[132][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[133][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[134][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[135][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[453][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[136][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[137][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[138][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[139][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[140][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[141][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[142][21]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[143][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[144][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[454][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[145][6]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[146][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[147][12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[148][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[149][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[150][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[151][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[152][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[455][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[153][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[154][11]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[155][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[156][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[157][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[158][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[159][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[160][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[456][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[161][20]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[162][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[163][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[164][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[165][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[166][21]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[167][1]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[168][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[457][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[169][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[170][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[171][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[172][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[173][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[174][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[175][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[458][13]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[176][6]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[177][23]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[178][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[179][13]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[180][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[181][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[459][12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[182][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[183][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[184][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[185][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[186][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[187][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[460][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[188][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[189][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[190][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[191][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[192][20]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[193][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[194][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[195][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[461][6]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[196][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[197][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[198][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[199][12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[200][7]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[201][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[202][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[462][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[203][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[204][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[205][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[206][8]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[207][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[208][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[209][6]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[463][13]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[210][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[211][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[212][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[213][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[214][7]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[215][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[216][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[464][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[217][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[218][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[219][21]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[220][12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[221][7]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[465][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[222][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[223][6]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[224][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[225][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[226][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[227][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[228][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[466][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[229][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[230][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[231][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[232][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[233][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[234][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[467][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[235][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[236][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[237][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[238][4]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[239][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[240][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[468][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[241][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[242][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[243][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[244][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[245][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[469][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[246][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[247][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[248][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[249][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[250][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[470][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[251][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[252][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[253][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[254][23]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[255][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[256][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[257][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[471][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[258][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[259][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[260][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[261][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[262][13]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[263][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[264][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[265][13]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[266][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[267][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[472][1]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[268][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[269][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[270][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[271][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[272][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[273][7]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[274][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[275][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[276][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[473][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[277][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[278][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[279][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[280][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[281][23]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[282][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[283][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[474][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[284][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[285][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[286][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[287][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[288][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[289][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[290][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[291][1]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[475][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[292][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[293][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[294][4]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[295][8]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[296][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[297][11]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[298][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[299][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[476][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[300][6]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[301][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[302][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[303][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[304][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[305][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[306][21]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[477][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[307][23]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[308][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[309][8]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[310][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[311][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[312][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[478][4]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[313][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[314][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[315][23]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[316][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[317][11]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[479][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[318][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[319][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[320][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[321][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[322][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[323][20]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[324][8]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[325][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[326][13]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[480][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[327][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[328][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[329][7]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[330][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[331][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[332][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[333][4]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[481][11]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[334][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[335][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[336][23]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[337][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[338][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[339][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[340][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[482][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[341][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[342][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[343][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[344][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[345][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[346][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[483][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[347][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[348][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[349][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[350][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[351][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[352][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[484][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[353][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[354][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[355][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[356][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[357][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[358][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[359][21]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[485][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[360][13]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[361][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[362][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[363][8]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[364][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[486][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[365][4]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[366][23]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[367][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[368][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[369][4]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[370][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[487][7]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[371][11]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[372][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[373][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[374][2]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[375][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[488][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[376][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[377][8]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[378][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[379][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[380][12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[489][10]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[381][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[382][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[383][25]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[384][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[385][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[386][12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[387][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[388][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[490][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[389][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[390][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[391][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[392][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[393][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[394][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[395][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[491][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[396][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[397][9]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[398][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[399][1]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[400][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[401][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[402][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[492][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[403][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[404][1]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[405][22]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[406][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[407][20]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[408][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[493][18]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[409][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[410][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[411][7]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[412][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[413][6]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[494][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[414][11]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[415][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[416][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[417][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[418][21]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[419][27]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[420][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[421][1]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[495][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[422][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[423][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[424][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[425][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[426][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[427][12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[496][17]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[428][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[429][15]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[430][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[431][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[432][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[497][16]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[433][26]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[434][24]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[435][3]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[436][4]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[498][5]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[499][8]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[500][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[501][30]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[502][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[503][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[504][28]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[505][31]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[506][11]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[507][19]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[508][0]                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[509][29]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[510][12]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_data_memory:i_risc_v_mike_data_memory|data_mem_ff[511][14]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|instruction_ff[28]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[5]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_shifter:tx_shifter|temp_index_ff[2]  ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_clk_counter|count_ff[12]     ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |risc_v_mike_top|pc_addr[3]                                                                                  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |risc_v_mike_top|reg_file_rd_data_1_ff[20]                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|Mux70                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter|count[3]             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_ctrl:i_risc_v_mike_ctrl|alu_src_sel_a_output[0]                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|ShiftLeft0                                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|ShiftRight0                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|ShiftRight0                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|ShiftRight0                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|ShiftRight0                                               ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|ShiftLeft0                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|Mux23                                                                                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|Mux53                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |risc_v_mike_top|Mux126                                                                                      ;
; 16:1               ; 14 bits   ; 140 LEs       ; 84 LEs               ; 56 LEs                 ; No         ; |risc_v_mike_top|Mux115                                                                                      ;
; 16:1               ; 16 bits   ; 160 LEs       ; 112 LEs              ; 48 LEs                 ; No         ; |risc_v_mike_top|Mux107                                                                                      ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|Mux50                                           ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|Mux33                                                                                       ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |risc_v_mike_top|Mux60                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |risc_v_mike_top|Mux49                                                                                       ;
; 515:1              ; 7 bits    ; 2401 LEs      ; 2401 LEs             ; 0 LEs                  ; No         ; |risc_v_mike_top|data_mem_bus_rd_data[24]                                                                    ;
; 515:1              ; 17 bits   ; 5831 LEs      ; 5831 LEs             ; 0 LEs                  ; No         ; |risc_v_mike_top|data_mem_bus_rd_data[27]                                                                    ;
; 15:1               ; 4 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|Selector9                                                 ;
; 15:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|Selector27                                                ;
; 16:1               ; 8 bits    ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|Selector10                                                ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|Selector25                                                ;
; 519:1              ; 6 bits    ; 2076 LEs      ; 2076 LEs             ; 0 LEs                  ; No         ; |risc_v_mike_top|data_mem_bus_rd_data[1]                                                                     ;
; 19:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|Selector3                                                 ;
; 19:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |risc_v_mike_top|risc_v_mike_alu:i_risc_v_mike_alu|Selector29                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[16][14]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[8][30]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[24][6]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[4][22]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[20][25]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[12][26]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[28][17]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[2][6]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[18][15]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[10][13]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[26][2]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[6][18]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[22][3]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[14][16]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[30][30]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[1][0]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[17][1]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[9][3]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[25][16]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[5][0]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[21][5]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[13][30]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[29][25]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[3][29]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[19][8]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[11][23]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[27][24]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[7][23]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[23][30]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[15][16]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |risc_v_mike_top|risc_v_mike_reg_file:i_risc_v_mike_reg_file|reg_file_ff[31][31]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter|rx_byte_tmp.stop  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter|rx_byte_buffer[3] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter_shift_en|count_ff[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter|count_ff[3]          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |risc_v_mike_top|UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_clk_counter|count_ff[12]     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_v_mike_reg_file:i_risc_v_mike_reg_file ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; REG_FILE_WIDTH ; 32    ; Signed Integer                                                  ;
; REG_FILE_DEPTH ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_v_mike_data_memory:i_risc_v_mike_data_memory ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DATA_MEM_DEPTH ; 512   ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: risc_v_mike_instruction_memory:i_risc_v_mike_instruction_memory ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; DATA_MEM_WIDTH ; 32    ; Signed Integer                                                                      ;
; DATA_MEM_DEPTH ; 1024  ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; COUNTER_SIZE   ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_clk_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; COUNTER_SIZE   ; 13    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter_shift_en ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; COUNTER_SIZE   ; 13    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; COUNTER_SIZE   ; 4     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_clk_counter ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; COUNTER_SIZE   ; 13    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                            ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                               ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                         ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 53                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 53                                                                                                                                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                      ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                   ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                   ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                       ; Untyped        ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                    ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                       ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                       ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                    ; String         ;
; sld_inversion_mask_length                       ; 183                                                                                                                                                                                     ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                     ; Untyped        ;
; sld_storage_qualifier_bits                      ; 53                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                       ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                       ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_shifter:tx_shifter" ;
+-----------------------+-------+----------+------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------+
; tx_byte.stop          ; Input ; Info     ; Stuck at VCC                                               ;
; tx_byte.start         ; Input ; Info     ; Stuck at GND                                               ;
; uart_data_width[2..0] ; Input ; Info     ; Stuck at GND                                               ;
; uart_data_width[3]    ; Input ; Info     ; Stuck at VCC                                               ;
+-----------------------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_clk_counter"                                                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inc            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; count          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; cnt_goal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cnt_goal[4..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[9..7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[12]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[6]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:tx_counter"                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inc            ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cnt_goal       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cnt_goal[1..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cnt_goal[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cnt_goal[2]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter"                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_byte.stop          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rx_byte.parity        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_data_width[2..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; uart_data_width[3]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter_shift_en"                                                                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inc            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; count          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; cnt_goal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cnt_goal[3..2] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[8..6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[12]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[11]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[10]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[9]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[5]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[4]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_clk_counter"                                                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inc            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; count          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; cnt_goal       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (13 bits) it drives.  The 19 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cnt_goal[4..3] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[9..7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[2..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[12]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[11]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; cnt_goal[10]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[6]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; cnt_goal[5]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter"                                                                                                                  ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inc         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cnt_goal    ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; cnt_goal[3] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cnt_goal[2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; cnt_goal[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; cnt_goal[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risc_v_mem_ctrl:i_risc_v_mem_ctrl"                                                                   ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; data_text_rd_addr     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mem_bus_read          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; mem_bus_wr_addr_error ; Output ; Info     ; Explicitly unconnected                                                              ;
; mem_bus_rd_addr_error ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_stack_rd_addr    ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_mem_rd_addr      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_mmio_rd_addr     ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "risc_v_mike_ctrl:i_risc_v_mike_ctrl"                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; funct3    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; funct7    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pc_src    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; intr_nmen ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; pc_write  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 53                  ; 53               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 17704                       ;
;     ENA               ; 4                           ;
;     ENA SCLR          ; 17473                       ;
;     ENA SCLR SLD      ; 31                          ;
;     SCLR              ; 191                         ;
;     SLD               ; 1                           ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 8006                        ;
;     arith             ; 200                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 48                          ;
;         3 data inputs ; 72                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 12                          ;
;         7 data inputs ; 12                          ;
;     normal            ; 7794                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 100                         ;
;         3 data inputs ; 165                         ;
;         4 data inputs ; 259                         ;
;         5 data inputs ; 583                         ;
;         6 data inputs ; 6686                        ;
; boundary_port         ; 20                          ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 6.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:49     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                                                                      ; Type         ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                         ; Details                                                                                  ;
+-------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+
; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_flag                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_flag                               ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_flag                               ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_flag                               ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_send_ff                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_send_ff                            ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_send_ff                            ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_send_ff                            ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[0] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[0] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[1] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[1] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[2] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[2] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[3] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[3] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[4] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[4] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[4] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[4] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[5] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[5] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[5] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[5] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[6] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[6] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[6] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[6] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[7] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[7] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[7] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|rx_data_ff[7] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[0] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[0] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[0] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[1] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[1] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[1] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[2] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[2] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[2] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[3] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[3] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[3] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[4] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[4] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[4] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[4] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[5] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[5] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[5] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[5] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[6] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[6] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[6] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[6] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[7] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[7] ; N/A                                                                                      ;
; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[7] ; post-fitting ; connected ; Top                            ; post-synthesis    ; UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module|tx_data_ff[7] ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|gnd                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; auto_signaltap_0|vcc                                                                      ; post-fitting ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A                                                                                      ;
; clk~inputCLKENA0                                                                          ; post-fitting ; connected ; Top                            ; post-synthesis    ; clk                                                                                       ; N/A                                                                                      ;
; pc_addr[0]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[0]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[10]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[10]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[11]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[11]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[12]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[12]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[13]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[13]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[14]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[14]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[15]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[15]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[16]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[16]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[17]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[17]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[18]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[18]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[19]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[19]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[1]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[1]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[20]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[20]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[21]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[21]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[23]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[23]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[24]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[24]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[25]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[25]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[26]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[26]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[27]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[27]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[28]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[28]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[29]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[29]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[2]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[2]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[30]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[30]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[31]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[31]~feeder                                                                        ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[3]~0                                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; pc_addr[3]~0                                                                              ; N/A                                                                                      ;
; pc_addr[3]~0                                                                              ; post-fitting ; connected ; Top                            ; post-synthesis    ; pc_addr[3]~0                                                                              ; N/A                                                                                      ;
; pc_addr[3]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[3]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[4]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[4]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[5]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[5]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[6]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[6]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[7]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[7]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[8]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[8]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[9]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; pc_addr[9]~feeder                                                                         ; post-fitting ; missing   ; Top                            ; post-synthesis    ; GND                                                                                       ; The post-fitting netlist is not being used.  Set the partition's netlist type to source. ;
; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[0]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[0]                                         ; N/A                                                                                      ;
; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[0]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[0]                                         ; N/A                                                                                      ;
; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[1]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[1]                                         ; N/A                                                                                      ;
; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[1]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[1]                                         ; N/A                                                                                      ;
; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[2]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[2]                                         ; N/A                                                                                      ;
; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[2]                                         ; post-fitting ; connected ; Top                            ; post-synthesis    ; risc_v_mike_ctrl:i_risc_v_mike_ctrl|curr_state[2]                                         ; N/A                                                                                      ;
+-------------------------------------------------------------------------------------------+--------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Wed Mar 20 22:49:46 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_multi_UART -c RISC_V_multi_UART
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/uart_uncore.sv
    Info (12023): Found entity 1: UART_UNCORE File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/uart_mike_pkg.sv
    Info (12022): Found design unit 1: UART_MIKE_pkg (SystemVerilog) File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/uart_mike_ctrl.sv
    Info (12023): Found entity 1: UART_MIKE_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE_ctrl.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/uart_mike.sv
    Info (12023): Found entity 1: UART_MIKE File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/tx_shifter.sv
    Info (12023): Found entity 1: tx_shifter File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/top_uart_mike.sv
    Info (12023): Found entity 1: top_UART_MIKE File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/top_UART_MIKE.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/rx_shifter.sv
    Info (12023): Found entity 1: rx_shifter File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/uart/ascii_dec_to_7_seg.v
    Info (12023): Found entity 1: ascii_dec_to_7_seg File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/ascii_dec_to_7_seg.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_top.sv
    Info (12023): Found entity 1: risc_v_mike_top File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_tb.sv
    Info (12023): Found entity 1: risc_v_mike_tb File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_tb.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_sign_extend.sv
    Info (12023): Found entity 1: risc_v_mike_sign_extend File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_sign_extend.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_reg_file.sv
    Info (12023): Found entity 1: risc_v_mike_reg_file File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_reg_file.sv Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_pkg.sv
    Info (12022): Found design unit 1: risc_v_mike_pkg (SystemVerilog) File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_instruction_memory.sv
    Info (12023): Found entity 1: risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_gpio_module.sv
    Info (12023): Found entity 1: risc_v_mike_gpio_module File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_data_memory.sv
    Info (12023): Found entity 1: risc_v_mike_data_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_ctrl.sv
    Info (12023): Found entity 1: risc_v_mike_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mike_alu.sv
    Info (12023): Found entity 1: risc_v_mike_alu File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_alu.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/risc_v_mem_ctrl.sv
    Info (12023): Found entity 1: risc_v_mem_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/matriana/personal/masters/diseno de micros/risc-v/risc-v/src/rtl/reg_file_tb.sv
    Info (12023): Found entity 1: reg_file_tb File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/reg_file_tb.sv Line: 5
Warning (10236): Verilog HDL Implicit Net warning at UART_MIKE.sv(128): created implicit net for "rx_start" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 128
Warning (10236): Verilog HDL Implicit Net warning at risc_v_mike_top.sv(76): created implicit net for "rst_test" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 76
Warning (10236): Verilog HDL Implicit Net warning at risc_v_mike_top.sv(256): created implicit net for "data_mem_read" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 256
Warning (10222): Verilog HDL Parameter Declaration warning at risc_v_mike_data_memory.sv(19): Parameter Declaration in module "risc_v_mike_data_memory" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_data_memory.sv Line: 19
Info (12127): Elaborating entity "risc_v_mike_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at risc_v_mike_top.sv(76): object "rst_test" assigned a value but never read File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 76
Warning (10036): Verilog HDL or VHDL warning at risc_v_mike_top.sv(256): object "data_mem_read" assigned a value but never read File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 256
Info (10264): Verilog HDL Case Statement information at risc_v_mike_top.sv(268): all case item expressions in this case statement are onehot File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 268
Info (12128): Elaborating entity "risc_v_mike_ctrl" for hierarchy "risc_v_mike_ctrl:i_risc_v_mike_ctrl" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 111
Warning (10036): Verilog HDL or VHDL warning at risc_v_mike_ctrl.sv(74): object "mem_write" assigned a value but never read File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv Line: 74
Warning (10272): Verilog HDL Case Statement warning at risc_v_mike_ctrl.sv(360): case item expression covers a value already covered by a previous case item File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv Line: 360
Warning (10034): Output port "pc_write" at risc_v_mike_ctrl.sv(28) has no driver File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_ctrl.sv Line: 28
Info (12128): Elaborating entity "risc_v_mike_alu" for hierarchy "risc_v_mike_alu:i_risc_v_mike_alu" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 122
Info (12128): Elaborating entity "risc_v_mike_reg_file" for hierarchy "risc_v_mike_reg_file:i_risc_v_mike_reg_file" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 166
Info (12128): Elaborating entity "risc_v_mike_sign_extend" for hierarchy "risc_v_mike_sign_extend:i_risc_v_mike_sign_extend" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 172
Info (12128): Elaborating entity "risc_v_mem_ctrl" for hierarchy "risc_v_mem_ctrl:i_risc_v_mem_ctrl" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 243
Info (12128): Elaborating entity "risc_v_mike_data_memory" for hierarchy "risc_v_mike_data_memory:i_risc_v_mike_data_memory" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 312
Info (12128): Elaborating entity "risc_v_mike_instruction_memory" for hierarchy "risc_v_mike_instruction_memory:i_risc_v_mike_instruction_memory" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 321
Warning (10036): Verilog HDL or VHDL warning at risc_v_mike_instruction_memory.sv(16): object "error_addr" assigned a value but never read File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 16
Warning (10030): Net "data_mem_ff[1023..96]" at risc_v_mike_instruction_memory.sv(19) has no driver or initial value, using a default initial value '0' File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 19
Info (12128): Elaborating entity "UART_UNCORE" for hierarchy "UART_UNCORE:i_UART_UNCORE" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 350
Info (12128): Elaborating entity "risc_v_mike_gpio_module" for hierarchy "UART_UNCORE:i_UART_UNCORE|risc_v_mike_gpio_module:i_risc_v_mike_gpio_module" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv Line: 61
Warning (10036): Verilog HDL or VHDL warning at risc_v_mike_gpio_module.sv(49): object "parity_error_ff" assigned a value but never read File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv Line: 49
Warning (10762): Verilog HDL Case Statement warning at risc_v_mike_gpio_module.sv(62): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_gpio_module.sv Line: 62
Info (12128): Elaborating entity "UART_MIKE" for hierarchy "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_UNCORE.sv Line: 93
Warning (10036): Verilog HDL or VHDL warning at UART_MIKE.sv(51): object "rx_clk_cnt_delete" assigned a value but never read File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 51
Warning (10036): Verilog HDL or VHDL warning at UART_MIKE.sv(59): object "rx_shift_en_ff" assigned a value but never read File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 59
Warning (10034): Output port "parity_error" at UART_MIKE.sv(15) has no driver File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 15
Info (12128): Elaborating entity "counter" for hierarchy "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_counter" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 159
Warning (10230): Verilog HDL assignment warning at counter.sv(23): truncated value with size 32 to match size of target (4) File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv Line: 23
Info (12128): Elaborating entity "counter" for hierarchy "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|counter:rx_clk_counter" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 174
Warning (10230): Verilog HDL assignment warning at counter.sv(23): truncated value with size 32 to match size of target (13) File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/counter.sv Line: 23
Info (12128): Elaborating entity "rx_shifter" for hierarchy "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 201
Warning (10230): Verilog HDL assignment warning at rx_shifter.sv(34): truncated value with size 11 to match size of target (10) File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv Line: 34
Info (12128): Elaborating entity "tx_shifter" for hierarchy "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|tx_shifter:tx_shifter" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 239
Warning (10230): Verilog HDL assignment warning at tx_shifter.sv(20): truncated value with size 32 to match size of target (4) File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/tx_shifter.sv Line: 20
Info (12128): Elaborating entity "ascii_dec_to_7_seg" for hierarchy "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|ascii_dec_to_7_seg:RX_ascii_dec_to_7_seg" File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/UART_MIKE.sv Line: 253
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2h84.tdf
    Info (12023): Found entity 1: altsyncram_2h84 File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/altsyncram_2h84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/mux_blc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf
    Info (12023): Found entity 1: cntr_49i File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cntr_49i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cmpr_e9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cntr_q1j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): Picked up _JAVA_OPTIONS: -Djava.net.preferIPv4Stack=true
Info (11172): 2024.03.20.22:50:20 Progress: Loading sld6bdfe36b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdfe36b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/proj_quartus_w_UART/db/ip/sld6bdfe36b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter|rx_byte_nxt.rx_byte[7]" feeding internal logic into a wire File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv Line: 20
    Warning (13049): Converted tri-state buffer "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter|rx_byte_nxt.rx_byte[6]" feeding internal logic into a wire File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv Line: 20
    Warning (13049): Converted tri-state buffer "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter|rx_byte_nxt.rx_byte[5]" feeding internal logic into a wire File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv Line: 20
    Warning (13049): Converted tri-state buffer "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter|rx_byte_nxt.rx_byte[4]" feeding internal logic into a wire File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv Line: 20
    Warning (13049): Converted tri-state buffer "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter|rx_byte_nxt.rx_byte[3]" feeding internal logic into a wire File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv Line: 20
    Warning (13049): Converted tri-state buffer "UART_UNCORE:i_UART_UNCORE|UART_MIKE:i_top_UART_MIKE|rx_shifter:rx_shifter|rx_byte_nxt.rx_byte[2]" feeding internal logic into a wire File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/uart/rx_shifter.sv Line: 20
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 77 of its 139 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 62 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 26918 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 26840 logic cells
    Info (21064): Implemented 53 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 5133 megabytes
    Info: Processing ended: Wed Mar 20 22:51:33 2024
    Info: Elapsed time: 00:01:47
    Info: Total CPU time (on all processors): 00:01:06


