// Seed: 2113049230
module module_0 (
    input  id_0,
    output id_1
);
  logic id_2;
  logic id_3;
  reg   id_4;
  reg   id_5;
  assign id_5 = id_4;
  assign id_3 = id_0;
  always #1 id_4 <= ~1;
  logic id_6, id_7, id_8, id_9;
  type_14(
      id_7
  );
endmodule
module module_1 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output id_5
    , id_16,
    output logic id_6,
    input id_7,
    output id_8,
    input id_9,
    output logic id_10,
    output logic id_11,
    input logic id_12,
    input logic id_13,
    input id_14,
    input id_15
);
endmodule
