INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/alu_1/alu_1.srcs/sources_1/new/addbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/alu_1/alu_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/alu_1/alu_1.srcs/sources_1/new/andbit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andbit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/alu_1/alu_1.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/alu_1/alu_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naich/CS152B/CSM152B_S23/alu_1/alu_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
