{
    "nl": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.nl.v",
    "pnl": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.odb",
    "sdc": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/36-openroad-resizertimingpostcts/viterbi_decoder.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/12-openroad-staprepnr/nom_tt_025C_1v80/viterbi_decoder__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/12-openroad-staprepnr/nom_ss_100C_1v60/viterbi_decoder__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/12-openroad-staprepnr/nom_ff_n40C_1v95/viterbi_decoder__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/05-yosys-jsonheader/viterbi_decoder.h.json",
    "vh": "/mnt/d/backup_later/ET4340/prj/main_prj/main_prj/src/runs/RUN_2025-12-04_07-52-11/28-odb-writeverilogheader/viterbi_decoder.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 33,
        "design__inferred_latch__count": 0,
        "design__instance__count": 1282,
        "design__instance__area": 10626.4,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 9,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 9.41734e-05,
        "power__switching__total": 2.68588e-05,
        "power__leakage__total": 6.15182e-09,
        "power__total": 0.000121038,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.257099,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.256557,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.289481,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 78.6404,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.289481,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 97.0696,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 202,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 9,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.717432300540934,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 73.84584175391262,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.717432,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 93.636909,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 161,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 9,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 1,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.04715930557324203,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 77.79564235230065,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.047159,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 98.031456,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 9,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.257099,
        "clock__skew__worst_setup": 0.256557,
        "timing__hold__ws": 0.289481,
        "timing__setup__ws": 78.6404,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.289481,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 97.0696,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 162.1 172.82",
        "design__core__bbox": "5.52 10.88 156.4 160.48",
        "design__io": 30,
        "design__die__area": 28014.1,
        "design__core__area": 22571.6,
        "design__instance__count__stdcell": 1282,
        "design__instance__area__stdcell": 10626.4,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.470787,
        "design__instance__utilization__stdcell": 0.470787,
        "design__instance__count__class:inverter": 165,
        "design__instance__count__class:sequential_cell": 166,
        "design__instance__count__class:multi_input_combinational_cell": 430,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 110,
        "design__instance__count__class:tap_cell": 313,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 28,
        "design__io__hpwl": 1182766,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 716.852,
        "design__instance__displacement__mean": 0.514,
        "design__instance__displacement__max": 12.045,
        "route__wirelength__estimated": 16467.3,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 176,
        "design__instance__count__class:clock_buffer": 18,
        "design__instance__count__class:clock_inverter": 14,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 111
    }
}