$date
	Mon Dec  6 23:32:08 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module BancoPruebas $end
$var wire 1 # write $end
$var wire 1 $ valid_entrada $end
$var wire 3 % th_fifos_almost_full [2:0] $end
$var wire 3 & th_fifos_almost_empty [2:0] $end
$var wire 1 ' reset_L $end
$var wire 1 ( push3_synth $end
$var wire 1 ) push3 $end
$var wire 1 * push2_synth $end
$var wire 1 + push2 $end
$var wire 1 , push1_synth $end
$var wire 1 - push1 $end
$var wire 1 . push0_synth $end
$var wire 1 / push0 $end
$var wire 1 0 pop_synth $end
$var wire 1 1 pop $end
$var wire 1 2 fifo_empty $end
$var wire 12 3 fifo_data_out [11:0] $end
$var wire 1 4 fifo3_almost_full $end
$var wire 1 5 fifo2_almost_full $end
$var wire 1 6 fifo1_almost_full $end
$var wire 1 7 fifo0_almost_full $end
$var wire 12 8 data_out_synth [11:0] $end
$var wire 12 9 data_out [11:0] $end
$var wire 12 : data_in [11:0] $end
$var wire 5 ; cont4_synth [4:0] $end
$var wire 5 < cont4 [4:0] $end
$var wire 1 = clk $end
$scope module FIFO_0_salida $end
$var wire 1 > read $end
$var wire 1 / write $end
$var wire 3 ? th_fifos_almost_full [2:0] $end
$var wire 3 @ th_fifos_almost_empty [2:0] $end
$var wire 1 ' reset_L $end
$var wire 12 A data_out [11:0] $end
$var wire 12 B data_in [11:0] $end
$var wire 1 = clk $end
$var reg 1 C almost_empty $end
$var reg 1 7 almost_full $end
$var reg 3 D count [2:0] $end
$var reg 12 E fifo_data_out [11:0] $end
$var reg 1 F fifo_empty $end
$var reg 1 G fifo_error $end
$var reg 1 H fifo_full $end
$var reg 3 I ptr_read [2:0] $end
$var reg 3 J ptr_write [2:0] $end
$var reg 1 K system_pause $end
$var reg 1 L valid $end
$scope module mem $end
$var wire 3 M ptr_read [2:0] $end
$var wire 3 N ptr_write [2:0] $end
$var wire 1 > read $end
$var wire 1 / write $end
$var wire 1 ' reset_L $end
$var wire 12 O data_in [11:0] $end
$var wire 1 = clk $end
$var reg 12 P data_out [11:0] $end
$var integer 32 Q i [31:0] $end
$upscope $end
$upscope $end
$scope module FIFO_1_salida $end
$var wire 1 R read $end
$var wire 1 - write $end
$var wire 3 S th_fifos_almost_full [2:0] $end
$var wire 3 T th_fifos_almost_empty [2:0] $end
$var wire 1 ' reset_L $end
$var wire 12 U data_out [11:0] $end
$var wire 12 V data_in [11:0] $end
$var wire 1 = clk $end
$var reg 1 W almost_empty $end
$var reg 1 6 almost_full $end
$var reg 3 X count [2:0] $end
$var reg 12 Y fifo_data_out [11:0] $end
$var reg 1 Z fifo_empty $end
$var reg 1 [ fifo_error $end
$var reg 1 \ fifo_full $end
$var reg 3 ] ptr_read [2:0] $end
$var reg 3 ^ ptr_write [2:0] $end
$var reg 1 _ system_pause $end
$var reg 1 ` valid $end
$scope module mem $end
$var wire 3 a ptr_read [2:0] $end
$var wire 3 b ptr_write [2:0] $end
$var wire 1 R read $end
$var wire 1 - write $end
$var wire 1 ' reset_L $end
$var wire 12 c data_in [11:0] $end
$var wire 1 = clk $end
$var reg 12 d data_out [11:0] $end
$var integer 32 e i [31:0] $end
$upscope $end
$upscope $end
$scope module FIFO_2_salida $end
$var wire 1 f read $end
$var wire 1 + write $end
$var wire 3 g th_fifos_almost_full [2:0] $end
$var wire 3 h th_fifos_almost_empty [2:0] $end
$var wire 1 ' reset_L $end
$var wire 12 i data_out [11:0] $end
$var wire 12 j data_in [11:0] $end
$var wire 1 = clk $end
$var reg 1 k almost_empty $end
$var reg 1 5 almost_full $end
$var reg 3 l count [2:0] $end
$var reg 12 m fifo_data_out [11:0] $end
$var reg 1 n fifo_empty $end
$var reg 1 o fifo_error $end
$var reg 1 p fifo_full $end
$var reg 3 q ptr_read [2:0] $end
$var reg 3 r ptr_write [2:0] $end
$var reg 1 s system_pause $end
$var reg 1 t valid $end
$scope module mem $end
$var wire 3 u ptr_read [2:0] $end
$var wire 3 v ptr_write [2:0] $end
$var wire 1 f read $end
$var wire 1 + write $end
$var wire 1 ' reset_L $end
$var wire 12 w data_in [11:0] $end
$var wire 1 = clk $end
$var reg 12 x data_out [11:0] $end
$var integer 32 y i [31:0] $end
$upscope $end
$upscope $end
$scope module FIFO_3_salida $end
$var wire 1 z read $end
$var wire 1 ) write $end
$var wire 3 { th_fifos_almost_full [2:0] $end
$var wire 3 | th_fifos_almost_empty [2:0] $end
$var wire 1 ' reset_L $end
$var wire 12 } data_out [11:0] $end
$var wire 12 ~ data_in [11:0] $end
$var wire 1 = clk $end
$var reg 1 !" almost_empty $end
$var reg 1 4 almost_full $end
$var reg 3 "" count [2:0] $end
$var reg 12 #" fifo_data_out [11:0] $end
$var reg 1 $" fifo_empty $end
$var reg 1 %" fifo_error $end
$var reg 1 &" fifo_full $end
$var reg 3 '" ptr_read [2:0] $end
$var reg 3 (" ptr_write [2:0] $end
$var reg 1 )" system_pause $end
$var reg 1 *" valid $end
$scope module mem $end
$var wire 3 +" ptr_read [2:0] $end
$var wire 3 ," ptr_write [2:0] $end
$var wire 1 z read $end
$var wire 1 ) write $end
$var wire 1 ' reset_L $end
$var wire 12 -" data_in [11:0] $end
$var wire 1 = clk $end
$var reg 12 ." data_out [11:0] $end
$var integer 32 /" i [31:0] $end
$upscope $end
$upscope $end
$scope module FIFO_entrada $end
$var wire 1 # write $end
$var wire 3 0" th_fifos_almost_full [2:0] $end
$var wire 3 1" th_fifos_almost_empty [2:0] $end
$var wire 1 ' reset_L $end
$var wire 1 1 read $end
$var wire 12 2" data_out [11:0] $end
$var wire 12 3" data_in [11:0] $end
$var wire 1 = clk $end
$var reg 1 4" almost_empty $end
$var reg 1 5" almost_full $end
$var reg 3 6" count [2:0] $end
$var reg 12 7" fifo_data_out [11:0] $end
$var reg 1 2 fifo_empty $end
$var reg 1 8" fifo_error $end
$var reg 1 9" fifo_full $end
$var reg 3 :" ptr_read [2:0] $end
$var reg 3 ;" ptr_write [2:0] $end
$var reg 1 <" system_pause $end
$var reg 1 $ valid $end
$scope module mem $end
$var wire 3 =" ptr_read [2:0] $end
$var wire 3 >" ptr_write [2:0] $end
$var wire 1 # write $end
$var wire 1 ' reset_L $end
$var wire 1 1 read $end
$var wire 12 ?" data_in [11:0] $end
$var wire 1 = clk $end
$var reg 12 @" data_out [11:0] $end
$var integer 32 A" i [31:0] $end
$upscope $end
$upscope $end
$scope module arbitro2_cond $end
$var wire 12 B" data_in [11:0] $end
$var wire 1 7 fifo0_almost_full $end
$var wire 1 6 fifo1_almost_full $end
$var wire 1 5 fifo2_almost_full $end
$var wire 1 4 fifo3_almost_full $end
$var wire 1 2 fifo_empty $end
$var wire 1 $ valid $end
$var wire 1 ' reset_L $end
$var wire 1 = clk $end
$var reg 3 C" clase [2:0] $end
$var reg 5 D" cont4 [4:0] $end
$var reg 12 E" data_out [11:0] $end
$var reg 4 F" fifos_almost_full [3:0] $end
$var reg 1 1 pop $end
$var reg 1 / push0 $end
$var reg 1 - push1 $end
$var reg 1 + push2 $end
$var reg 1 ) push3 $end
$upscope $end
$scope module arbitro2_estruct $end
$var wire 12 G" data_in [11:0] $end
$var wire 1 7 fifo0_almost_full $end
$var wire 1 6 fifo1_almost_full $end
$var wire 1 5 fifo2_almost_full $end
$var wire 1 4 fifo3_almost_full $end
$var wire 1 2 fifo_empty $end
$var wire 1 $ valid $end
$var wire 1 ' reset_L $end
$var wire 1 ( push3_synth $end
$var wire 1 * push2_synth $end
$var wire 1 , push1_synth $end
$var wire 1 . push0_synth $end
$var wire 1 0 pop_synth $end
$var wire 12 H" data_out_synth [11:0] $end
$var wire 5 I" cont4_synth [4:0] $end
$var wire 1 = clk $end
$var wire 1 J" _048_ $end
$var wire 1 K" _047_ $end
$var wire 1 L" _046_ $end
$var wire 1 M" _045_ $end
$var wire 1 N" _044_ $end
$var wire 1 O" _043_ $end
$var wire 1 P" _042_ $end
$var wire 1 Q" _041_ $end
$var wire 1 R" _040_ $end
$var wire 1 S" _039_ $end
$var wire 1 T" _038_ $end
$var wire 1 U" _037_ $end
$var wire 1 V" _036_ $end
$var wire 1 W" _035_ $end
$var wire 1 X" _034_ $end
$var wire 1 Y" _033_ $end
$var wire 1 Z" _032_ $end
$var wire 1 [" _031_ $end
$var wire 1 \" _030_ $end
$var wire 1 ]" _029_ $end
$var wire 1 ^" _028_ $end
$var wire 1 _" _027_ $end
$var wire 1 `" _026_ $end
$var wire 1 a" _025_ $end
$var wire 1 b" _024_ $end
$var wire 1 c" _023_ $end
$var wire 1 d" _022_ $end
$var wire 1 e" _021_ $end
$var wire 1 f" _020_ $end
$var wire 1 g" _019_ $end
$var wire 1 h" _018_ $end
$var wire 1 i" _017_ $end
$var wire 1 j" _016_ $end
$var wire 1 k" _015_ $end
$var wire 1 l" _014_ $end
$var wire 1 m" _013_ $end
$var wire 1 n" _012_ $end
$var wire 1 o" _011_ $end
$var wire 1 p" _010_ $end
$var wire 1 q" _009_ $end
$var wire 1 r" _008_ $end
$var wire 1 s" _007_ $end
$var wire 1 t" _006_ $end
$var wire 1 u" _005_ $end
$var wire 1 v" _004_ $end
$var wire 1 w" _003_ $end
$var wire 1 x" _002_ $end
$var wire 1 y" _001_ $end
$var wire 5 z" _000_ [4:0] $end
$scope module _049_ $end
$var wire 1 $ A $end
$var wire 1 {" B $end
$var wire 1 o" Y $end
$upscope $end
$scope module _050_ $end
$var wire 1 $ A $end
$var wire 1 |" B $end
$var wire 1 n" Y $end
$upscope $end
$scope module _051_ $end
$var wire 1 n" A $end
$var wire 1 m" Y $end
$var wire 1 ' B $end
$upscope $end
$scope module _052_ $end
$var wire 1 m" A $end
$var wire 1 o" B $end
$var wire 1 }" Y $end
$upscope $end
$scope module _053_ $end
$var wire 1 ~" A $end
$var wire 1 l" Y $end
$upscope $end
$scope module _054_ $end
$var wire 1 n" A $end
$var wire 1 l" B $end
$var wire 1 k" Y $end
$upscope $end
$scope module _055_ $end
$var wire 1 n" A $end
$var wire 1 l" B $end
$var wire 1 j" Y $end
$upscope $end
$scope module _056_ $end
$var wire 1 j" A $end
$var wire 1 i" Y $end
$var wire 1 ' B $end
$upscope $end
$scope module _057_ $end
$var wire 1 i" A $end
$var wire 1 k" B $end
$var wire 1 !# Y $end
$upscope $end
$scope module _058_ $end
$var wire 1 "# A $end
$var wire 1 h" Y $end
$upscope $end
$scope module _059_ $end
$var wire 1 ## A $end
$var wire 1 g" Y $end
$upscope $end
$scope module _060_ $end
$var wire 1 $ A $end
$var wire 1 f" Y $end
$upscope $end
$scope module _061_ $end
$var wire 1 f" A $end
$var wire 1 g" B $end
$var wire 1 e" Y $end
$upscope $end
$scope module _062_ $end
$var wire 1 e" A $end
$var wire 1 $# B $end
$var wire 1 d" Y $end
$upscope $end
$scope module _063_ $end
$var wire 1 d" A $end
$var wire 1 h" B $end
$var wire 1 c" Y $end
$upscope $end
$scope module _064_ $end
$var wire 1 d" A $end
$var wire 1 h" B $end
$var wire 1 b" Y $end
$upscope $end
$scope module _065_ $end
$var wire 1 b" A $end
$var wire 1 a" Y $end
$var wire 1 ' B $end
$upscope $end
$scope module _066_ $end
$var wire 1 a" A $end
$var wire 1 c" B $end
$var wire 1 %# Y $end
$upscope $end
$scope module _067_ $end
$var wire 1 &# A $end
$var wire 1 `" Y $end
$upscope $end
$scope module _068_ $end
$var wire 1 k" A $end
$var wire 1 '# B $end
$var wire 1 _" Y $end
$upscope $end
$scope module _069_ $end
$var wire 1 _" A $end
$var wire 1 `" B $end
$var wire 1 ^" Y $end
$upscope $end
$scope module _070_ $end
$var wire 1 _" A $end
$var wire 1 `" B $end
$var wire 1 ]" Y $end
$upscope $end
$scope module _071_ $end
$var wire 1 ]" A $end
$var wire 1 \" Y $end
$var wire 1 ' B $end
$upscope $end
$scope module _072_ $end
$var wire 1 \" A $end
$var wire 1 ^" B $end
$var wire 1 (# Y $end
$upscope $end
$scope module _073_ $end
$var wire 1 [" Y $end
$var wire 1 ' A $end
$upscope $end
$scope module _074_ $end
$var wire 1 )# A $end
$var wire 1 Z" Y $end
$upscope $end
$scope module _075_ $end
$var wire 1 ^" A $end
$var wire 1 Z" B $end
$var wire 1 Y" Y $end
$upscope $end
$scope module _076_ $end
$var wire 1 c" A $end
$var wire 1 *# B $end
$var wire 1 X" Y $end
$upscope $end
$scope module _077_ $end
$var wire 1 X" A $end
$var wire 1 +# B $end
$var wire 1 W" Y $end
$upscope $end
$scope module _078_ $end
$var wire 1 W" A $end
$var wire 1 Y" B $end
$var wire 1 V" Y $end
$upscope $end
$scope module _079_ $end
$var wire 1 V" A $end
$var wire 1 [" B $end
$var wire 1 ,# Y $end
$upscope $end
$scope module _080_ $end
$var wire 1 -# A $end
$var wire 1 U" Y $end
$upscope $end
$scope module _081_ $end
$var wire 1 [" A $end
$var wire 1 f" B $end
$var wire 1 T" Y $end
$upscope $end
$scope module _082_ $end
$var wire 1 T" A $end
$var wire 1 S" Y $end
$upscope $end
$scope module _083_ $end
$var wire 1 S" A $end
$var wire 1 U" B $end
$var wire 1 .# Y $end
$upscope $end
$scope module _084_ $end
$var wire 1 /# A $end
$var wire 1 R" Y $end
$upscope $end
$scope module _085_ $end
$var wire 1 S" A $end
$var wire 1 R" B $end
$var wire 1 0# Y $end
$upscope $end
$scope module _086_ $end
$var wire 1 1# A $end
$var wire 1 Q" Y $end
$upscope $end
$scope module _087_ $end
$var wire 1 S" A $end
$var wire 1 Q" B $end
$var wire 1 2# Y $end
$upscope $end
$scope module _088_ $end
$var wire 1 3# A $end
$var wire 1 P" Y $end
$upscope $end
$scope module _089_ $end
$var wire 1 S" A $end
$var wire 1 P" B $end
$var wire 1 4# Y $end
$upscope $end
$scope module _090_ $end
$var wire 1 5# A $end
$var wire 1 O" Y $end
$upscope $end
$scope module _091_ $end
$var wire 1 S" A $end
$var wire 1 O" B $end
$var wire 1 6# Y $end
$upscope $end
$scope module _092_ $end
$var wire 1 7# A $end
$var wire 1 N" Y $end
$upscope $end
$scope module _093_ $end
$var wire 1 S" A $end
$var wire 1 N" B $end
$var wire 1 8# Y $end
$upscope $end
$scope module _094_ $end
$var wire 1 9# A $end
$var wire 1 M" Y $end
$upscope $end
$scope module _095_ $end
$var wire 1 S" A $end
$var wire 1 M" B $end
$var wire 1 :# Y $end
$upscope $end
$scope module _096_ $end
$var wire 1 ;# A $end
$var wire 1 L" Y $end
$upscope $end
$scope module _097_ $end
$var wire 1 S" A $end
$var wire 1 L" B $end
$var wire 1 <# Y $end
$upscope $end
$scope module _098_ $end
$var wire 1 =# A $end
$var wire 1 K" Y $end
$upscope $end
$scope module _099_ $end
$var wire 1 S" A $end
$var wire 1 K" B $end
$var wire 1 ># Y $end
$upscope $end
$scope module _100_ $end
$var wire 1 ?# A $end
$var wire 1 J" Y $end
$upscope $end
$scope module _101_ $end
$var wire 1 S" A $end
$var wire 1 J" B $end
$var wire 1 @# Y $end
$upscope $end
$scope module _102_ $end
$var wire 1 T" A $end
$var wire 1 A# B $end
$var wire 1 y" Y $end
$upscope $end
$scope module _103_ $end
$var wire 1 y" A $end
$var wire 1 B# Y $end
$upscope $end
$scope module _104_ $end
$var wire 1 T" A $end
$var wire 1 C# B $end
$var wire 1 x" Y $end
$upscope $end
$scope module _105_ $end
$var wire 1 x" A $end
$var wire 1 D# Y $end
$upscope $end
$scope module _106_ $end
$var wire 1 2 A $end
$var wire 1 w" Y $end
$upscope $end
$scope module _107_ $end
$var wire 1 4 A $end
$var wire 1 7 B $end
$var wire 1 v" Y $end
$upscope $end
$scope module _108_ $end
$var wire 1 v" A $end
$var wire 1 w" B $end
$var wire 1 u" Y $end
$upscope $end
$scope module _109_ $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 t" Y $end
$upscope $end
$scope module _110_ $end
$var wire 1 t" A $end
$var wire 1 s" Y $end
$var wire 1 ' B $end
$upscope $end
$scope module _111_ $end
$var wire 1 s" A $end
$var wire 1 u" B $end
$var wire 1 0 Y $end
$upscope $end
$scope module _112_ $end
$var wire 1 E# A $end
$var wire 1 r" Y $end
$upscope $end
$scope module _113_ $end
$var wire 1 x" A $end
$var wire 1 r" B $end
$var wire 1 ( Y $end
$upscope $end
$scope module _114_ $end
$var wire 1 x" A $end
$var wire 1 F# B $end
$var wire 1 * Y $end
$upscope $end
$scope module _115_ $end
$var wire 1 y" A $end
$var wire 1 G# B $end
$var wire 1 , Y $end
$upscope $end
$scope module _116_ $end
$var wire 1 H# A $end
$var wire 1 q" Y $end
$upscope $end
$scope module _117_ $end
$var wire 1 q" A $end
$var wire 1 r" B $end
$var wire 1 p" Y $end
$upscope $end
$scope module _118_ $end
$var wire 1 p" A $end
$var wire 1 S" B $end
$var wire 1 . Y $end
$upscope $end
$scope module _119_ $end
$var wire 1 I# D $end
$var wire 1 = C $end
$var reg 1 J# Q $end
$upscope $end
$scope module _120_ $end
$var wire 1 K# D $end
$var wire 1 = C $end
$var reg 1 L# Q $end
$upscope $end
$scope module _121_ $end
$var wire 1 M# D $end
$var wire 1 = C $end
$var reg 1 N# Q $end
$upscope $end
$scope module _122_ $end
$var wire 1 O# D $end
$var wire 1 = C $end
$var reg 1 P# Q $end
$upscope $end
$scope module _123_ $end
$var wire 1 Q# D $end
$var wire 1 = C $end
$var reg 1 R# Q $end
$upscope $end
$upscope $end
$scope module probador $end
$var wire 5 S# cont4 [4:0] $end
$var wire 5 T# cont4_synth [4:0] $end
$var wire 12 U# data_out [11:0] $end
$var wire 12 V# data_out_synth [11:0] $end
$var wire 1 7 fifo0_almost_full $end
$var wire 1 6 fifo1_almost_full $end
$var wire 1 5 fifo2_almost_full $end
$var wire 1 4 fifo3_almost_full $end
$var wire 1 2 fifo_empty $end
$var wire 1 1 pop $end
$var wire 1 0 pop_synth $end
$var wire 1 / push0 $end
$var wire 1 . push0_synth $end
$var wire 1 - push1 $end
$var wire 1 , push1_synth $end
$var wire 1 + push2 $end
$var wire 1 * push2_synth $end
$var wire 1 ) push3 $end
$var wire 1 ( push3_synth $end
$var wire 1 $ valid_entrada $end
$var reg 1 = clk $end
$var reg 12 W# data_in [11:0] $end
$var reg 1 ' reset_L $end
$var reg 3 X# th_fifos_almost_empty [2:0] $end
$var reg 3 Y# th_fifos_almost_full [2:0] $end
$var reg 1 # write $end
$upscope $end
$upscope $end
$scope module DFFSR $end
$var wire 1 Z# C $end
$var wire 1 [# D $end
$var wire 1 \# R $end
$var wire 1 ]# S $end
$var reg 1 ^# Q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x^#
z]#
z\#
z[#
zZ#
b110 Y#
b1 X#
b0 W#
b0 V#
b0 U#
bx T#
bx S#
xR#
0Q#
xP#
0O#
xN#
0M#
xL#
0K#
xJ#
0I#
xH#
xG#
xF#
xE#
0D#
xC#
0B#
xA#
0@#
x?#
0>#
x=#
0<#
x;#
0:#
x9#
08#
x7#
06#
x5#
04#
x3#
02#
x1#
00#
x/#
0.#
x-#
0,#
x+#
x*#
x)#
0(#
x'#
x&#
0%#
x$#
x##
x"#
0!#
x~"
0}"
x|"
x{"
b0 z"
1y"
1x"
0w"
1v"
1u"
1t"
1s"
xr"
xq"
xp"
xo"
xn"
1m"
xl"
xk"
xj"
1i"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
1a"
x`"
x_"
x^"
x]"
1\"
1["
xZ"
xY"
xX"
xW"
xV"
xU"
0T"
1S"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
bx I"
b0 H"
bx G"
bx F"
b0 E"
bx D"
b100 C"
bx B"
bx A"
b0 @"
b0 ?"
bx >"
bx ="
0<"
bx ;"
bx :"
09"
08"
bx 7"
bx 6"
05"
04"
b0 3"
b0 2"
b1 1"
b110 0"
bx /"
b0 ."
b0 -"
bx ,"
bx +"
x*"
0)"
bx ("
bx '"
0&"
0%"
1$"
bx #"
bx ""
0!"
b0 ~
b0 }
b1 |
b110 {
zz
bx y
b0 x
b0 w
bx v
bx u
xt
0s
bx r
bx q
0p
0o
1n
bx m
bx l
0k
b0 j
b0 i
b1 h
b110 g
zf
bx e
b0 d
b0 c
bx b
bx a
x`
0_
bx ^
bx ]
0\
0[
1Z
bx Y
bx X
0W
b0 V
b0 U
b1 T
b110 S
zR
bx Q
b0 P
b0 O
bx N
bx M
xL
0K
bx J
bx I
0H
0G
1F
bx E
bx D
0C
b0 B
b0 A
b1 @
b110 ?
z>
0=
bx <
bx ;
b0 :
b0 9
b0 8
07
06
05
04
bx 3
12
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
b1 &
b110 %
x$
0#
z"
z!
$end
#200
1V"
0b"
0]"
0W"
0p"
0k"
0j"
0c"
0^"
0Y"
0e"
1d"
1_"
1X"
1o"
1n"
1U"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1J"
1r"
1q"
1g"
1l"
1h"
1`"
1Z"
1f"
12
0-#
0/#
01#
03#
05#
07#
09#
0;#
0=#
0?#
0A#
0C#
0E#
0F#
0G#
0H#
0##
0|"
0{"
0$#
0~"
0'#
0"#
0*#
0&#
0+#
0)#
1F
1Z
1n
1$"
0$
b0 :"
b0 ="
b0 ;"
b0 >"
b0 6"
b0 3
b0 7"
b0 B"
b0 G"
b0 <
b0 D"
b0 S#
0J#
0L#
0N#
0P#
b0 ;
b0 I"
b0 T#
0R#
0L
b0 I
b0 M
b0 J
b0 N
b0 D
b0 E
0`
b0 ]
b0 a
b0 ^
b0 b
b0 X
b0 Y
0t
b0 q
b0 u
b0 r
b0 v
b0 l
b0 m
0*"
b0 '"
b0 +"
b0 ("
b0 ,"
b0 ""
b0 #"
b1000 A"
b1000 Q
b1000 e
b1000 y
b1000 /"
1=
#400
0=
#600
0s"
0m"
0["
1F
1Z
1n
1$"
12
b0 F"
1'
b1000 /"
b1000 y
b1000 e
b1000 Q
b1000 A"
1=
#800
0=
#1000
12
b1111111111 :
b1111111111 3"
b1111111111 ?"
b1111111111 W#
1#
1=
#1200
0=
#1400
10
0u"
b1111111111 2"
b1111111111 @"
11
1w"
14"
02
b11111111111 :
b11111111111 3"
b11111111111 ?"
b11111111111 W#
b1 ;"
b1 >"
b1 6"
1=
#1600
0=
#1800
1.#
10#
12#
14#
16#
18#
1:#
1<#
1>#
b1111111111 8
b1111111111 H"
b1111111111 V#
1@#
1.
1I#
b1 z"
1}"
0S"
1T"
0o"
1F
0U"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
b11111111111 2"
b11111111111 @"
0f"
1/
b0 C"
b1111111111 9
b1111111111 B
b1111111111 O
b1111111111 V
b1111111111 c
b1111111111 j
b1111111111 w
b1111111111 ~
b1111111111 -"
b1111111111 E"
b1111111111 U#
1-#
1/#
11#
13#
15#
17#
19#
1;#
1=#
1?#
b1 :"
b1 ="
b10 ;"
b10 >"
1$
b1111111111 3
b1111111111 7"
b1111111111 B"
b1111111111 G"
b101111111111 :
b101111111111 3"
b101111111111 ?"
b101111111111 W#
1=
#2000
0=
#2200
1K#
1!#
0I#
b10 z"
0}"
0i"
0.
1m"
1j"
1,
1e"
b11111111111 8
b11111111111 H"
b11111111111 V#
1B#
1p"
0n"
0y"
0g"
0r"
1Z
1F
1##
1|"
1{"
1A#
1E#
1F#
1-
0/
b11111111111 9
b11111111111 B
b11111111111 O
b11111111111 V
b11111111111 c
b11111111111 j
b11111111111 w
b11111111111 ~
b11111111111 -"
b11111111111 E"
b11111111111 U#
b1 C"
b101111111111 2"
b101111111111 @"
b111111111111 :
b111111111111 3"
b111111111111 ?"
b111111111111 W#
b1 ;
b1 I"
b1 T#
1J#
b1 <
b1 D"
b1 S#
b10 :"
b10 ="
b11 ;"
b11 >"
b11111111111 3
b11111111111 7"
b11111111111 B"
b11111111111 G"
1=
#2400
0=
#2600
0M#
0%#
1I#
1}"
1a"
1K#
b11 z"
1!#
1*
0m"
0b"
1D#
b101111111111 8
b101111111111 H"
b101111111111 V#
0B#
0e"
0k"
0x"
0,
1y"
1n"
1d"
0q"
1n
1Z
1r"
1g"
0l"
b111111111111 2"
b111111111111 @"
1C#
1G#
1H#
1+
0-
b101111111111 9
b101111111111 B
b101111111111 O
b101111111111 V
b101111111111 c
b101111111111 j
b101111111111 w
b101111111111 ~
b101111111111 -"
b101111111111 E"
b101111111111 U#
b10 C"
0A#
0E#
0F#
0##
0|"
0{"
1$#
1~"
14"
b11 :"
b11 ="
b100 ;"
b100 >"
b101111111111 3
b101111111111 7"
b101111111111 B"
b101111111111 G"
b10 <
b10 D"
b10 S#
0J#
b10 ;
b10 I"
b10 T#
1L#
0#
1=
#2800
0=
#3000
1M#
1%#
0a"
1b"
0I#
0K#
0}"
b100 z"
0!#
0d"
00
1m"
1k"
1e"
1u"
b111111111111 8
b111111111111 H"
b111111111111 V#
1B#
1(
0n"
0y"
0*
0g"
01
0w"
0r"
1$"
1n
1##
1|"
1{"
b0 2"
b0 @"
0<"
08"
12
04"
1A#
1E#
1F#
1)
0+
b111111111111 9
b111111111111 B
b111111111111 O
b111111111111 V
b111111111111 c
b111111111111 j
b111111111111 w
b111111111111 ~
b111111111111 -"
b111111111111 E"
b111111111111 U#
b11 C"
b11 ;
b11 I"
b11 T#
1J#
b11 <
b11 D"
b11 S#
b100 :"
b100 ="
b0 6"
b111111111111 3
b111111111111 7"
b111111111111 B"
b111111111111 G"
1=
#3200
0=
#3400
0O#
0(#
0K#
1\"
1M#
0!#
1i"
b100 z"
1%#
0]"
0m"
1S"
0.#
00#
02#
04#
06#
08#
0:#
0<#
0>#
0@#
0B#
b0 8
b0 H"
b0 V#
0D#
0(
0p"
0k"
0j"
0c"
0e"
0T"
1y"
1x"
0*
0,
1d"
1_"
1o"
1n"
1$"
1U"
1R"
1Q"
1P"
1O"
1N"
1M"
1L"
1K"
1J"
1r"
1q"
1g"
1l"
0h"
1f"
0)
b0 9
b0 B
b0 O
b0 V
b0 c
b0 j
b0 w
b0 ~
b0 -"
b0 E"
b0 U#
b100 C"
0-#
0/#
01#
03#
05#
07#
09#
0;#
0=#
0?#
0A#
0C#
0E#
0F#
0G#
0H#
0##
0|"
0{"
0$#
0~"
1'#
1"#
12
0$
b0 3
b0 7"
b0 B"
b0 G"
b100 <
b100 D"
b100 S#
0J#
0L#
b100 ;
b100 I"
b100 T#
1N#
b10000 :
b10000 3"
b10000 ?"
b10000 W#
1#
1=
#3600
0=
#3800
10
0u"
b10000 2"
b10000 @"
11
1w"
14"
02
b11010 :
b11010 3"
b11010 ?"
b11010 W#
b101 ;"
b101 >"
b1 6"
1=
#4000
0=
#4200
b10000 8
b10000 H"
b10000 V#
16#
1.
1I#
b101 z"
1}"
0S"
1T"
0o"
1F
0O"
b11010 2"
b11010 @"
0f"
1/
b0 C"
b10000 9
b10000 B
b10000 O
b10000 V
b10000 c
b10000 j
b10000 w
b10000 ~
b10000 -"
b10000 E"
b10000 U#
15#
b101 :"
b101 ="
b0 ;"
b0 >"
1$
b10000 3
b10000 7"
b10000 B"
b10000 G"
b100100 :
b100100 3"
b100100 ?"
b100100 W#
1=
#4400
0=
#4600
1K#
1!#
0I#
b110 z"
0}"
0i"
1m"
1j"
1e"
10#
b11010 8
b11010 H"
b11010 V#
14#
0n"
0g"
0R"
0P"
1F
1##
1|"
1{"
1/#
13#
1/
b11010 9
b11010 B
b11010 O
b11010 V
b11010 c
b11010 j
b11010 w
b11010 ~
b11010 -"
b11010 E"
b11010 U#
b0 C"
b100100 2"
b100100 @"
b101110 :
b101110 3"
b101110 ?"
b101110 W#
b101 ;
b101 I"
b101 T#
1J#
b101 <
b101 D"
b101 S#
b0 :"
b0 ="
b1 ;"
b1 >"
b11010 3
b11010 7"
b11010 B"
b11010 G"
1=
#4800
0=
#5000
0O#
0(#
1\"
1I#
1M#
0]"
1}"
1%#
1K#
b111 z"
1!#
1_"
0m"
0c"
12#
18#
00#
04#
b100100 8
b100100 H"
b100100 V#
06#
0e"
0k"
1n"
1d"
0Q"
0N"
1F
1R"
1P"
1O"
1g"
0l"
b101110 2"
b101110 @"
11#
17#
1/
b100100 9
b100100 B
b100100 O
b100100 V
b100100 c
b100100 j
b100100 w
b100100 ~
b100100 -"
b100100 E"
b100100 U#
b0 C"
0/#
03#
05#
0##
0|"
0{"
1$#
1~"
b1 :"
b1 ="
b10 ;"
b10 >"
b100100 3
b100100 7"
b100100 B"
b100100 G"
b110 <
b110 D"
b110 S#
0J#
b110 ;
b110 I"
b110 T#
1L#
b111000 :
b111000 3"
b111000 ?"
b111000 W#
1=
#5200
0=
#5400
1O#
1(#
0M#
0\"
0%#
1]"
1c"
0I#
0K#
0}"
b1000 z"
0!#
0_"
0d"
1m"
1k"
1e"
10#
b101110 8
b101110 H"
b101110 V#
14#
0n"
0g"
0R"
0P"
1F
1##
1|"
1{"
1/#
13#
1/
b101110 9
b101110 B
b101110 O
b101110 V
b101110 c
b101110 j
b101110 w
b101110 ~
b101110 -"
b101110 E"
b101110 U#
b0 C"
b111000 2"
b111000 @"
b1000010 :
b1000010 3"
b1000010 ?"
b1000010 W#
b111 ;
b111 I"
b111 T#
1J#
b111 <
b111 D"
b111 S#
b10 :"
b10 ="
b11 ;"
b11 >"
b101110 3
b101110 7"
b101110 B"
b101110 G"
1=
#5600
0=
#5800
0Q#
0,#
1I#
1}"
1i"
1a"
0K#
0M#
1V"
1O#
0!#
0%#
b1001 z"
1(#
0m"
0j"
0b"
0W"
16#
00#
b111000 8
b111000 H"
b111000 V#
02#
0e"
0k"
0c"
0^"
1n"
1d"
1_"
1X"
0O"
1F
1R"
1Q"
1g"
1l"
1h"
0`"
b1000010 2"
b1000010 @"
15#
1/
b111000 9
b111000 B
b111000 O
b111000 V
b111000 c
b111000 j
b111000 w
b111000 ~
b111000 -"
b111000 E"
b111000 U#
b0 C"
0/#
01#
0##
0|"
0{"
0$#
0~"
0'#
0"#
1*#
1&#
b11 :"
b11 ="
b100 ;"
b100 >"
b111000 3
b111000 7"
b111000 B"
b111000 G"
b1000 <
b1000 D"
b1000 S#
0J#
0L#
0N#
b1000 ;
b1000 I"
b1000 T#
1P#
b1001100 :
b1001100 3"
b1001100 ?"
b1001100 W#
1=
#6000
0=
#6200
1K#
1!#
0I#
b1010 z"
0}"
0i"
1m"
1j"
1e"
10#
1:#
04#
06#
b1000010 8
b1000010 H"
b1000010 V#
08#
0n"
0g"
0R"
0M"
1F
1P"
1O"
1N"
1##
1|"
1{"
1/#
19#
1/
b1000010 9
b1000010 B
b1000010 O
b1000010 V
b1000010 c
b1000010 j
b1000010 w
b1000010 ~
b1000010 -"
b1000010 E"
b1000010 U#
b0 C"
03#
05#
07#
b1001100 2"
b1001100 @"
b1010110 :
b1010110 3"
b1010110 ?"
b1010110 W#
b1001 ;
b1001 I"
b1001 T#
1J#
b1001 <
b1001 D"
b1001 S#
b100 :"
b100 ="
b101 ;"
b101 >"
b1000010 3
b1000010 7"
b1000010 B"
b1000010 G"
1=
#6400
0=
#6600
0M#
0%#
1I#
1}"
1a"
1K#
b1011 z"
1!#
0m"
0b"
12#
14#
b1001100 8
b1001100 H"
b1001100 V#
00#
0e"
0k"
1n"
1d"
0Q"
0P"
1F
1R"
1g"
0l"
b1010110 2"
b1010110 @"
11#
13#
1/
b1001100 9
b1001100 B
b1001100 O
b1001100 V
b1001100 c
b1001100 j
b1001100 w
b1001100 ~
b1001100 -"
b1001100 E"
b1001100 U#
b0 C"
0/#
0##
0|"
0{"
1$#
1~"
b101 :"
b101 ="
b0 ;"
b0 >"
b1001100 3
b1001100 7"
b1001100 B"
b1001100 G"
b1010 <
b1010 D"
b1010 S#
0J#
b1010 ;
b1010 I"
b1010 T#
1L#
b1100000 :
b1100000 3"
b1100000 ?"
b1100000 W#
1=
#6800
0=
#7000
1M#
1%#
0a"
1b"
0I#
0K#
0}"
b1100 z"
0!#
0d"
1m"
1k"
1e"
10#
16#
b1010110 8
b1010110 H"
b1010110 V#
04#
0n"
0g"
0R"
0O"
1F
1P"
1##
1|"
1{"
1/#
15#
1/
b1010110 9
b1010110 B
b1010110 O
b1010110 V
b1010110 c
b1010110 j
b1010110 w
b1010110 ~
b1010110 -"
b1010110 E"
b1010110 U#
b0 C"
03#
b1100000 2"
b1100000 @"
b10001100000 :
b10001100000 3"
b10001100000 ?"
b10001100000 W#
b1011 ;
b1011 I"
b1011 T#
1J#
b1011 <
b1011 D"
b1011 S#
b0 :"
b0 ="
b1 ;"
b1 >"
b1010110 3
b1010110 7"
b1010110 B"
b1010110 G"
1=
#7200
0=
#7400
0Q#
0,#
1V"
1I#
1O#
0W"
1}"
1i"
0K#
1(#
1M#
0!#
b1101 z"
1%#
1X"
0m"
0j"
0^"
18#
00#
02#
b1100000 8
b1100000 H"
b1100000 V#
06#
0e"
0k"
0c"
1n"
1d"
1_"
0N"
1F
1R"
1Q"
1O"
1g"
1l"
0h"
b10001100000 2"
b10001100000 @"
17#
1/
b1100000 9
b1100000 B
b1100000 O
b1100000 V
b1100000 c
b1100000 j
b1100000 w
b1100000 ~
b1100000 -"
b1100000 E"
b1100000 U#
b0 C"
0/#
01#
05#
0##
0|"
0{"
0$#
0~"
1'#
1"#
b1 :"
b1 ="
b10 ;"
b10 >"
b1100000 3
b1100000 7"
b1100000 B"
b1100000 G"
b1100 <
b1100 D"
b1100 S#
0J#
0L#
b1100 ;
b1100 I"
b1100 T#
1N#
1=
#7600
0=
#7800
1K#
1!#
0I#
b1110 z"
0}"
0i"
0.
1m"
1j"
1,
1e"
b10001100000 8
b10001100000 H"
b10001100000 V#
1B#
1p"
0n"
0y"
0g"
0r"
1Z
1F
1##
1|"
1{"
1A#
1E#
1F#
1-
0/
b10001100000 9
b10001100000 B
b10001100000 O
b10001100000 V
b10001100000 c
b10001100000 j
b10001100000 w
b10001100000 ~
b10001100000 -"
b10001100000 E"
b10001100000 U#
b1 C"
b10001100000 2"
b10001100000 @"
b1101 ;
b1101 I"
b1101 T#
1J#
b1101 <
b1101 D"
b1101 S#
b10 :"
b10 ="
b11 ;"
b11 >"
b10001100000 3
b10001100000 7"
b10001100000 B"
b10001100000 G"
1=
#8000
0=
#8200
0Q#
0,#
1V"
1O#
1(#
0W"
1I#
1M#
0^"
1}"
1%#
1X"
1K#
b1111 z"
1!#
1_"
0m"
0c"
0e"
0k"
1n"
1d"
1Z
1g"
0l"
b10001100000 2"
b10001100000 @"
1-
b10001100000 9
b10001100000 B
b10001100000 O
b10001100000 V
b10001100000 c
b10001100000 j
b10001100000 w
b10001100000 ~
b10001100000 -"
b10001100000 E"
b10001100000 U#
b1 C"
0##
0|"
0{"
1$#
1~"
b11 :"
b11 ="
b100 ;"
b100 >"
b10001100000 3
b10001100000 7"
b10001100000 B"
b10001100000 G"
b1110 <
b1110 D"
b1110 S#
0J#
b1110 ;
b1110 I"
b1110 T#
1L#
1=
#8400
0=
#8600
1Q#
1,#
0V"
1W"
0O#
0M#
0(#
0%#
0X"
1^"
1c"
0I#
0K#
0}"
b10000 z"
0!#
0_"
0d"
1m"
1k"
1e"
0n"
0g"
1Z
1##
1|"
1{"
1-
b10001100000 9
b10001100000 B
b10001100000 O
b10001100000 V
b10001100000 c
b10001100000 j
b10001100000 w
b10001100000 ~
b10001100000 -"
b10001100000 E"
b10001100000 U#
b1 C"
b10001100000 2"
b10001100000 @"
b1111 ;
b1111 I"
b1111 T#
1J#
b1111 <
b1111 D"
b1111 S#
b100 :"
b100 ="
b101 ;"
b101 >"
b10001100000 3
b10001100000 7"
b10001100000 B"
b10001100000 G"
1=
#8800
0=
#9000
1I#
1Q#
1}"
1i"
1a"
0K#
1\"
0M#
0O#
1,#
0!#
0%#
b10001 z"
0(#
1Y"
0m"
0j"
0b"
0]"
0V"
0e"
0k"
0c"
0^"
1n"
1d"
1_"
1X"
0W"
1Z
1g"
1l"
1h"
1`"
0Z"
b10001100000 2"
b10001100000 @"
1-
b10001100000 9
b10001100000 B
b10001100000 O
b10001100000 V
b10001100000 c
b10001100000 j
b10001100000 w
b10001100000 ~
b10001100000 -"
b10001100000 E"
b10001100000 U#
b1 C"
0##
0|"
0{"
0$#
0~"
0'#
0"#
0*#
0&#
1+#
1)#
b101 :"
b101 ="
b0 ;"
b0 >"
b10001100000 3
b10001100000 7"
b10001100000 B"
b10001100000 G"
b10000 <
b10000 D"
b10000 S#
0J#
0L#
0N#
0P#
b10000 ;
b10000 I"
b10000 T#
1R#
1=
