Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 12 20:28:35 2025
| Host         : DESKTOP-9K3T8HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     70.927        0.000                      0                 2162        0.138        0.000                      0                 2162       48.750        0.000                       0                   737  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              70.927        0.000                      0                 2162        0.138        0.000                      0                 2162       48.750        0.000                       0                   737  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       70.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             70.927ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_C_active_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.927ns  (logic 8.837ns (30.549%)  route 20.090ns (69.451%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.598 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.312    30.910    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[3]
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.307    31.217 f  game_data_path/game_alu/bullet_encode/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.798    32.015    game_data_path/game_cu/D_score_q_reg[19]
    SLICE_X51Y62         LUT2 (Prop_lut2_I1_O)        0.124    32.139 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.403    32.543    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.667 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          1.403    34.070    game_data_path/game_regfile/D[18]
    SLICE_X47Y58         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.437   104.841    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[19]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)       -0.067   104.997    game_data_path/game_regfile/D_enemy_C_active_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.997    
                         arrival time                         -34.070    
  -------------------------------------------------------------------
                         slack                                 70.927    

Slack (MET) :             71.068ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.786ns  (logic 8.837ns (30.699%)  route 19.949ns (69.301%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.598 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.312    30.910    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[3]
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.307    31.217 f  game_data_path/game_alu/bullet_encode/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.798    32.015    game_data_path/game_cu/D_score_q_reg[19]
    SLICE_X51Y62         LUT2 (Prop_lut2_I1_O)        0.124    32.139 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.403    32.543    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.667 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          1.262    33.929    game_data_path/game_regfile/D[18]
    SLICE_X47Y57         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.437   104.841    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X47Y57         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[19]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X47Y57         FDRE (Setup_fdre_C_D)       -0.067   104.997    game_data_path/game_regfile/D_check_boundary_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.997    
                         arrival time                         -33.929    
  -------------------------------------------------------------------
                         slack                                 71.068    

Slack (MET) :             71.091ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_temp_reg1_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.757ns  (logic 8.996ns (31.282%)  route 19.761ns (68.718%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.533 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           1.040    30.574    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[2]
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.301    30.875 f  game_data_path/game_alu/bullet_encode/D_score_q[18]_i_4/O
                         net (fo=1, routed)           0.976    31.850    game_data_path/game_cu/D_score_q_reg[18]
    SLICE_X53Y62         LUT2 (Prop_lut2_I1_O)        0.152    32.002 r  game_data_path/game_cu/D_score_q[18]_i_3/O
                         net (fo=1, routed)           0.312    32.314    game_data_path/game_cu/D_score_q[18]_i_3_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.326    32.640 r  game_data_path/game_cu/D_score_q[18]_i_1/O
                         net (fo=14, routed)          1.260    33.900    game_data_path/game_regfile/D[17]
    SLICE_X44Y65         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.432   104.836    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X44Y65         FDRE                                         r  game_data_path/game_regfile/D_temp_reg1_q_reg[18]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X44Y65         FDRE (Setup_fdre_C_D)       -0.067   104.992    game_data_path/game_regfile/D_temp_reg1_q_reg[18]
  -------------------------------------------------------------------
                         required time                        104.992    
                         arrival time                         -33.900    
  -------------------------------------------------------------------
                         slack                                 71.091    

Slack (MET) :             71.219ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_enemy_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.635ns  (logic 8.837ns (30.861%)  route 19.798ns (69.139%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.598 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.312    30.910    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[3]
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.307    31.217 f  game_data_path/game_alu/bullet_encode/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.798    32.015    game_data_path/game_cu/D_score_q_reg[19]
    SLICE_X51Y62         LUT2 (Prop_lut2_I1_O)        0.124    32.139 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.403    32.543    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.667 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          1.111    33.778    game_data_path/game_regfile/D[18]
    SLICE_X44Y58         FDRE                                         r  game_data_path/game_regfile/D_check_enemy_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.437   104.841    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X44Y58         FDRE                                         r  game_data_path/game_regfile/D_check_enemy_q_reg[19]/C
                         clock pessimism              0.258   105.099    
                         clock uncertainty           -0.035   105.064    
    SLICE_X44Y58         FDRE (Setup_fdre_C_D)       -0.067   104.997    game_data_path/game_regfile/D_check_enemy_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.997    
                         arrival time                         -33.778    
  -------------------------------------------------------------------
                         slack                                 71.219    

Slack (MET) :             71.269ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_C_active_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.619ns  (logic 8.996ns (31.434%)  route 19.623ns (68.566%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 104.836 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.533 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           1.040    30.574    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[2]
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.301    30.875 f  game_data_path/game_alu/bullet_encode/D_score_q[18]_i_4/O
                         net (fo=1, routed)           0.976    31.850    game_data_path/game_cu/D_score_q_reg[18]
    SLICE_X53Y62         LUT2 (Prop_lut2_I1_O)        0.152    32.002 r  game_data_path/game_cu/D_score_q[18]_i_3/O
                         net (fo=1, routed)           0.312    32.314    game_data_path/game_cu/D_score_q[18]_i_3_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.326    32.640 r  game_data_path/game_cu/D_score_q[18]_i_1/O
                         net (fo=14, routed)          1.121    33.762    game_data_path/game_regfile/D[17]
    SLICE_X46Y65         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.432   104.836    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y65         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_active_q_reg[18]/C
                         clock pessimism              0.258   105.094    
                         clock uncertainty           -0.035   105.059    
    SLICE_X46Y65         FDRE (Setup_fdre_C_D)       -0.028   105.031    game_data_path/game_regfile/D_enemy_C_active_q_reg[18]
  -------------------------------------------------------------------
                         required time                        105.031    
                         arrival time                         -33.762    
  -------------------------------------------------------------------
                         slack                                 71.269    

Slack (MET) :             71.285ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_score_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.551ns  (logic 8.996ns (31.509%)  route 19.555ns (68.491%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.533 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           1.040    30.574    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[2]
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.301    30.875 f  game_data_path/game_alu/bullet_encode/D_score_q[18]_i_4/O
                         net (fo=1, routed)           0.976    31.850    game_data_path/game_cu/D_score_q_reg[18]
    SLICE_X53Y62         LUT2 (Prop_lut2_I1_O)        0.152    32.002 r  game_data_path/game_cu/D_score_q[18]_i_3/O
                         net (fo=1, routed)           0.312    32.314    game_data_path/game_cu/D_score_q[18]_i_3_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.326    32.640 r  game_data_path/game_cu/D_score_q[18]_i_1/O
                         net (fo=14, routed)          1.053    33.694    game_data_path/game_regfile/D[17]
    SLICE_X45Y64         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.433   104.837    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X45Y64         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[18]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X45Y64         FDRE (Setup_fdre_C_D)       -0.081   104.979    game_data_path/game_regfile/D_score_q_reg[18]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                         -33.694    
  -------------------------------------------------------------------
                         slack                                 71.285    

Slack (MET) :             71.321ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.517ns  (logic 8.837ns (30.988%)  route 19.680ns (69.012%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.598 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.312    30.910    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[3]
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.307    31.217 f  game_data_path/game_alu/bullet_encode/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.798    32.015    game_data_path/game_cu/D_score_q_reg[19]
    SLICE_X51Y62         LUT2 (Prop_lut2_I1_O)        0.124    32.139 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.403    32.543    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.667 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          0.994    33.660    game_data_path/game_regfile/D[18]
    SLICE_X45Y59         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.436   104.840    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X45Y59         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[19]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)       -0.081   104.982    game_data_path/game_regfile/D_enemy_B_data_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.982    
                         arrival time                         -33.660    
  -------------------------------------------------------------------
                         slack                                 71.321    

Slack (MET) :             71.347ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_encode_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.506ns  (logic 8.837ns (31.001%)  route 19.669ns (68.999%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 104.840 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.598 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.312    30.910    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[3]
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.307    31.217 f  game_data_path/game_alu/bullet_encode/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.798    32.015    game_data_path/game_cu/D_score_q_reg[19]
    SLICE_X51Y62         LUT2 (Prop_lut2_I1_O)        0.124    32.139 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.403    32.543    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.667 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          0.982    33.649    game_data_path/game_regfile/D[18]
    SLICE_X47Y59         FDRE                                         r  game_data_path/game_regfile/D_bullet_encode_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.436   104.840    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X47Y59         FDRE                                         r  game_data_path/game_regfile/D_bullet_encode_q_reg[19]/C
                         clock pessimism              0.258   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)       -0.067   104.996    game_data_path/game_regfile/D_bullet_encode_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.996    
                         arrival time                         -33.649    
  -------------------------------------------------------------------
                         slack                                 71.347    

Slack (MET) :             71.368ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_B_active_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.488ns  (logic 8.837ns (31.020%)  route 19.651ns (68.980%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.598 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           1.312    30.910    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[3]
    SLICE_X53Y62         LUT6 (Prop_lut6_I2_O)        0.307    31.217 f  game_data_path/game_alu/bullet_encode/D_score_q[19]_i_5/O
                         net (fo=1, routed)           0.798    32.015    game_data_path/game_cu/D_score_q_reg[19]
    SLICE_X51Y62         LUT2 (Prop_lut2_I1_O)        0.124    32.139 f  game_data_path/game_cu/D_score_q[19]_i_2/O
                         net (fo=1, routed)           0.403    32.543    game_data_path/game_cu/D_score_q[19]_i_2_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    32.667 r  game_data_path/game_cu/D_score_q[19]_i_1/O
                         net (fo=14, routed)          0.964    33.631    game_data_path/game_regfile/D[18]
    SLICE_X44Y63         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_active_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.433   104.837    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X44Y63         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_active_q_reg[19]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X44Y63         FDRE (Setup_fdre_C_D)       -0.061   104.999    game_data_path/game_regfile/D_enemy_B_active_q_reg[19]
  -------------------------------------------------------------------
                         required time                        104.999    
                         arrival time                         -33.631    
  -------------------------------------------------------------------
                         slack                                 71.368    

Slack (MET) :             71.405ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_enemy_A_active_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.431ns  (logic 8.996ns (31.642%)  route 19.435ns (68.358%))
  Logic Levels:           15  (CARRY4=1 DSP48E1=2 LUT2=3 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 104.837 - 100.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.559     5.143    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.599 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=700, routed)         3.140     8.739    game_data_path/game_cu/Q[0]
    SLICE_X42Y65         LUT6 (Prop_lut6_I4_O)        0.124     8.863 r  game_data_path/game_cu/out_sig0_i_188/O
                         net (fo=173, routed)         1.714    10.577    game_data_path/game_regfile/out_sig0__1_2
    SLICE_X45Y62         LUT5 (Prop_lut5_I1_O)        0.124    10.701 f  game_data_path/game_regfile/out_sig0_i_278/O
                         net (fo=1, routed)           0.661    11.362    game_data_path/game_regfile/out_sig0_i_278_n_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I3_O)        0.124    11.486 f  game_data_path/game_regfile/out_sig0_i_237/O
                         net (fo=1, routed)           0.000    11.486    game_data_path/game_cu/out_sig0_54
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    11.698 f  game_data_path/game_cu/out_sig0_i_123/O
                         net (fo=28, routed)          0.687    12.385    game_data_path/game_cu/out_sig0_i_123_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I3_O)        0.299    12.684 f  game_data_path/game_cu/out_sig0_i_126/O
                         net (fo=121, routed)         5.359    18.043    game_data_path/game_cu/D_stage_q_reg[3]_8
    SLICE_X56Y58         LUT2 (Prop_lut2_I0_O)        0.150    18.193 f  game_data_path/game_cu/out_sig0_i_134/O
                         net (fo=28, routed)          1.466    19.659    game_data_path/game_cu/D_stage_q_reg[3]_9
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.348    20.007 f  game_data_path/game_cu/out_sig0__0_i_50/O
                         net (fo=1, routed)           0.798    20.805    game_data_path/game_regfile/out_sig0__0_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.124    20.929 r  game_data_path/game_regfile/out_sig0__0_i_13/O
                         net (fo=12, routed)          1.324    22.253    game_data_path/game_alu/out_sig0__0_3[4]
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036    26.289 r  game_data_path/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    26.291    game_data_path/game_alu/out_sig0__0_n_106
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    27.809 r  game_data_path/game_alu/out_sig0__1/P[0]
                         net (fo=2, routed)           1.023    28.831    game_data_path/game_alu/out_sig0__1_n_105
    SLICE_X54Y66         LUT2 (Prop_lut2_I0_O)        0.124    28.955 r  game_data_path/game_alu/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    28.955    game_data_path/game_alu/i__carry_i_3__1_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    29.533 r  game_data_path/game_alu/out_sig0_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           1.040    30.574    game_data_path/game_alu/bullet_encode/D_score_q[19]_i_2[2]
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.301    30.875 f  game_data_path/game_alu/bullet_encode/D_score_q[18]_i_4/O
                         net (fo=1, routed)           0.976    31.850    game_data_path/game_cu/D_score_q_reg[18]
    SLICE_X53Y62         LUT2 (Prop_lut2_I1_O)        0.152    32.002 r  game_data_path/game_cu/D_score_q[18]_i_3/O
                         net (fo=1, routed)           0.312    32.314    game_data_path/game_cu/D_score_q[18]_i_3_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.326    32.640 r  game_data_path/game_cu/D_score_q[18]_i_1/O
                         net (fo=14, routed)          0.933    33.574    game_data_path/game_regfile/D[17]
    SLICE_X45Y63         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.433   104.837    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X45Y63         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[18]/C
                         clock pessimism              0.258   105.095    
                         clock uncertainty           -0.035   105.060    
    SLICE_X45Y63         FDRE (Setup_fdre_C_D)       -0.081   104.979    game_data_path/game_regfile/D_enemy_A_active_q_reg[18]
  -------------------------------------------------------------------
                         required time                        104.979    
                         arrival time                         -33.574    
  -------------------------------------------------------------------
                         slack                                 71.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.560     1.504    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/Q
                         net (fo=1, routed)           0.057     1.702    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][3]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.747 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.747    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[3]
    SLICE_X40Y59         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.830     2.019    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.092     1.609    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_B_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.563     1.507    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X49Y57         FDRE                                         r  game_data_path/game_regfile/D_enemy_B_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_data_path/game_regfile/D_enemy_B_data_q_reg[10]/Q
                         net (fo=4, routed)           0.124     1.772    game_data_path/ram_mode/ram/D[6]
    SLICE_X49Y56         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.833     2.023    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[6]/C
                         clock pessimism             -0.500     1.524    
    SLICE_X49Y56         FDRE (Hold_fdre_C_D)         0.070     1.594    game_data_path/ram_mode/ram/D_enemy_B_writer_pointer_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.560     1.504    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[5]/Q
                         net (fo=1, routed)           0.099     1.743    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][5]
    SLICE_X40Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.788 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.788    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[5]
    SLICE_X40Y59         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.830     2.019    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.503     1.517    
    SLICE_X40Y59         FDRE (Hold_fdre_C_D)         0.092     1.609    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.028%)  route 0.135ns (41.972%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.559     1.503    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X41Y60         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  game_data_path/game_regfile/D_bullet_y_q_reg[3]/Q
                         net (fo=3, routed)           0.135     1.778    game_data_path/game_regfile/M_game_regfile_player_bullet_y_out[3]
    SLICE_X42Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[7]_i_2/O
                         net (fo=1, routed)           0.000     1.823    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[7]
    SLICE_X42Y59         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.830     2.019    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.641    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.334%)  route 0.108ns (36.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.561     1.505    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  game_data_path/ram_mode/driver/D_ctr_q_reg[1]/Q
                         net (fo=7, routed)           0.108     1.753    game_data_path/ram_mode/driver/D_ctr_q[1]
    SLICE_X41Y53         LUT5 (Prop_lut5_I2_O)        0.045     1.798 r  game_data_path/ram_mode/driver/D_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    game_data_path/ram_mode/driver/D_ctr_q[3]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.831     2.020    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[3]/C
                         clock pessimism             -0.503     1.518    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091     1.609    game_data_path/ram_mode/driver/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 btn_cond_start_btn/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            edge_dt_btn_start_btn/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.835%)  route 0.110ns (37.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.553     1.497    btn_cond_start_btn/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  btn_cond_start_btn/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  btn_cond_start_btn/D_ctr_q_reg[4]/Q
                         net (fo=4, routed)           0.110     1.748    btn_cond_start_btn/D_ctr_q_reg[4]
    SLICE_X41Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.793 r  btn_cond_start_btn/D_last_q_i_1__3/O
                         net (fo=1, routed)           0.000     1.793    edge_dt_btn_start_btn/M_edge_dt_btn_start_btn_in
    SLICE_X41Y69         FDRE                                         r  edge_dt_btn_start_btn/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.821     2.010    edge_dt_btn_start_btn/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  edge_dt_btn_start_btn/D_last_q_reg/C
                         clock pessimism             -0.501     1.510    
    SLICE_X41Y69         FDRE (Hold_fdre_C_D)         0.091     1.601    edge_dt_btn_start_btn/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 game_data_path/fast_clk/D_ctr_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/fast_clk_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.557     1.501    game_data_path/fast_clk/clk_IBUF_BUFG
    SLICE_X38Y65         FDRE                                         r  game_data_path/fast_clk/D_ctr_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  game_data_path/fast_clk/D_ctr_q_reg[21]/Q
                         net (fo=3, routed)           0.121     1.786    game_data_path/ram_mode/fast_clk_edge/S[0]
    SLICE_X39Y64         FDRE                                         r  game_data_path/ram_mode/fast_clk_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.824     2.014    game_data_path/ram_mode/fast_clk_edge/clk_IBUF_BUFG
    SLICE_X39Y64         FDRE                                         r  game_data_path/ram_mode/fast_clk_edge/D_last_q_reg/C
                         clock pessimism             -0.499     1.516    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.066     1.582    game_data_path/ram_mode/fast_clk_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.561     1.505    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]/Q
                         net (fo=3, routed)           0.122     1.791    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]_0[4]
    SLICE_X46Y58         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.831     2.020    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X46Y58         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.063     1.584    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.561     1.505    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[19]/Q
                         net (fo=3, routed)           0.125     1.794    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]_0[10]
    SLICE_X46Y58         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.831     2.020    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X46Y58         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]/C
                         clock pessimism             -0.500     1.521    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.063     1.584    game_data_path/ram_mode/ram/D_enemy_A_writer_pointer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.149%)  route 0.128ns (43.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.560     1.504    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]/Q
                         net (fo=3, routed)           0.128     1.796    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[7]
    SLICE_X42Y58         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.830     2.019    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[7]/C
                         clock pessimism             -0.500     1.520    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.063     1.583    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y68   btn_cond_greenshoot/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y70   btn_cond_greenshoot/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y70   btn_cond_greenshoot/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y71   btn_cond_greenshoot/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y71   btn_cond_greenshoot/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y68   btn_cond_greenshoot/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y68   btn_cond_greenshoot/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y68   btn_cond_greenshoot/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X45Y69   btn_cond_greenshoot/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y56   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y56   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y53   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y56   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X42Y56   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/D_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.266ns  (logic 4.590ns (44.713%)  route 5.676ns (55.287%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.551     5.135    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  game_data_path/ram_mode/ram/D_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDRE (Prop_fdre_C_Q)         0.456     5.591 r  game_data_path/ram_mode/ram/D_fsm_q_reg[2]/Q
                         net (fo=60, routed)          2.009     7.600    game_data_path/ram_mode/ram/D_fsm_q[2]
    SLICE_X40Y55         LUT5 (Prop_lut5_I0_O)        0.152     7.752 r  game_data_path/ram_mode/ram/data_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.575     8.326    game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_1_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I5_O)        0.326     8.652 r  game_data_path/ram_mode/ram/ram/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.488     9.140    game_data_path/ram_mode/driver/data
    SLICE_X40Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.264 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.605    11.869    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    15.401 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    15.401    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.069ns (54.192%)  route 3.439ns (45.808%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.553     5.137    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  game_data_path/game_regfile/D_score_q_reg[2]/Q
                         net (fo=3, routed)           3.439     9.094    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    12.645 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    12.645    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.360ns  (logic 4.067ns (55.264%)  route 3.293ns (44.736%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.553     5.137    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.518     5.655 r  game_data_path/game_regfile/D_score_q_reg[3]/Q
                         net (fo=3, routed)           3.293     8.948    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    12.497 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    12.497    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.186ns  (logic 3.969ns (55.232%)  route 3.217ns (44.768%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.552     5.136    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y60         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDSE (Prop_fdse_C_Q)         0.456     5.592 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.217     8.809    lopt_14
    K13                  OBUF (Prop_obuf_I_O)         3.513    12.322 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.322    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.106ns (57.880%)  route 2.988ns (42.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.552     5.136    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.419     5.555 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/Q
                         net (fo=4, routed)           2.988     8.543    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.687    12.231 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.231    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.040ns  (logic 4.064ns (57.724%)  route 2.976ns (42.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.550     5.134    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X50Y67         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y67         FDRE (Prop_fdre_C_Q)         0.518     5.652 r  game_data_path/game_regfile/D_score_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.976     8.628    lopt_1
    B5                   OBUF (Prop_obuf_I_O)         3.546    12.174 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    12.174    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.883ns  (logic 4.004ns (58.177%)  route 2.879ns (41.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.623     5.207    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  game_data_path/game_regfile/D_score_q_reg[5]/Q
                         net (fo=3, routed)           2.879     8.542    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    12.090 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    12.090    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.864ns  (logic 4.006ns (58.369%)  route 2.858ns (41.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.620     5.204    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y63         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  game_data_path/game_regfile/D_score_q_reg[4]/Q
                         net (fo=3, routed)           2.858     8.518    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    12.068 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    12.068    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.892ns  (logic 3.994ns (57.950%)  route 2.898ns (42.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.552     5.136    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y60         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDSE (Prop_fdse_C_Q)         0.456     5.592 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/Q
                         net (fo=4, routed)           2.898     8.490    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    12.028 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.028    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.861ns  (logic 3.961ns (57.736%)  route 2.900ns (42.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.552     5.136    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X40Y60         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDSE (Prop_fdse_C_Q)         0.456     5.592 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.900     8.492    lopt_15
    K12                  OBUF (Prop_obuf_I_O)         3.505    11.997 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.997    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.376ns (80.213%)  route 0.339ns (19.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.593     1.537    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.339     2.017    lopt_11
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.252 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.252    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.393ns (80.945%)  route 0.328ns (19.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.593     1.537    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.029    lopt_12
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.258 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.258    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.394ns (80.344%)  route 0.341ns (19.656%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.593     1.537    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X64Y56         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.341     2.042    lopt_13
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.272 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.272    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.343ns (76.501%)  route 0.412ns (23.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.593     1.537    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.412     2.090    lopt_7
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.292 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.292    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.373ns (76.746%)  route 0.416ns (23.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.592     1.536    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y56         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[7]/Q
                         net (fo=4, routed)           0.416     2.093    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.325 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.325    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 1.390ns (72.614%)  route 0.524ns (27.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.562     1.506    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y65         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y65         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.524     2.194    lopt_8
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.420 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.420    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.930ns  (logic 1.364ns (70.670%)  route 0.566ns (29.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.563     1.507    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y59         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.566     2.214    lopt_10
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.437 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.437    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.391ns (71.846%)  route 0.545ns (28.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.561     1.505    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X57Y66         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.545     2.191    lopt_3
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.441 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.441    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.383ns (72.453%)  route 0.526ns (27.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.591     1.535    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X61Y58         FDRE                                         r  game_data_path/game_regfile/D_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_data_path/game_regfile/D_score_q_reg[7]/Q
                         net (fo=4, routed)           0.526     2.202    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.444 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.444    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_data_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.391ns (71.065%)  route 0.566ns (28.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.560     1.504    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y65         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_data_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.164     1.668 r  game_data_path/game_regfile/D_enemy_A_data_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.566     2.234    lopt_9
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.461 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.461    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.490ns  (logic 1.634ns (25.173%)  route 4.857ns (74.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.295     5.805    reset_cond/rst_n_IBUF
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.929 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.561     6.490    reset_cond/M_reset_cond_in
    SLICE_X51Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.458ns  (logic 1.634ns (25.301%)  route 4.824ns (74.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.295     5.805    reset_cond/rst_n_IBUF
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.929 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.458    reset_cond/M_reset_cond_in
    SLICE_X50Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.458ns  (logic 1.634ns (25.301%)  route 4.824ns (74.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.295     5.805    reset_cond/rst_n_IBUF
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.929 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.458    reset_cond/M_reset_cond_in
    SLICE_X50Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.458ns  (logic 1.634ns (25.301%)  route 4.824ns (74.699%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.295     5.805    reset_cond/rst_n_IBUF
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.124     5.929 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     6.458    reset_cond/M_reset_cond_in
    SLICE_X50Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.442     4.846    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.704ns  (logic 1.529ns (32.507%)  route 3.175ns (67.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.175     4.704    btn_cond_right/sync/D[0]
    SLICE_X36Y71         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.423     4.827    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.713ns  (logic 1.501ns (40.418%)  route 2.212ns (59.582%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.212     3.713    btn_cond_start_btn/sync/D[0]
    SLICE_X46Y76         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.423     4.827    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.604ns  (logic 1.502ns (41.676%)  route 2.102ns (58.324%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           2.102     3.604    btn_cond_left/sync/D[0]
    SLICE_X46Y76         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.423     4.827    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 1.489ns (44.594%)  route 1.850ns (55.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.850     3.339    btn_cond_redshoot/sync/D[0]
    SLICE_X49Y73         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.426     4.830    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.324ns  (logic 1.492ns (44.892%)  route 1.832ns (55.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.832     3.324    btn_cond_greenshoot/sync/D[0]
    SLICE_X49Y73         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         1.426     4.830    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.260ns (24.205%)  route 0.814ns (75.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.814     1.074    btn_cond_greenshoot/sync/D[0]
    SLICE_X49Y73         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.818     2.008    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.257ns (23.577%)  route 0.832ns (76.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.832     1.089    btn_cond_redshoot/sync/D[0]
    SLICE_X49Y73         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.818     2.008    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.229ns  (logic 0.270ns (21.924%)  route 0.960ns (78.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.960     1.229    btn_cond_left/sync/D[0]
    SLICE_X46Y76         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.817     2.006    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.275ns  (logic 0.268ns (21.055%)  route 1.006ns (78.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.006     1.275    btn_cond_start_btn/sync/D[0]
    SLICE_X46Y76         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.817     2.006    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X46Y76         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.760ns  (logic 0.296ns (16.840%)  route 1.464ns (83.160%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           1.464     1.760    btn_cond_right/sync/D[0]
    SLICE_X36Y71         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.817     2.007    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X36Y71         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.459ns  (logic 0.322ns (13.109%)  route 2.137ns (86.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.963     2.241    reset_cond/rst_n_IBUF
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.459    reset_cond/M_reset_cond_in
    SLICE_X50Y55         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y55         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.459ns  (logic 0.322ns (13.109%)  route 2.137ns (86.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.963     2.241    reset_cond/rst_n_IBUF
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.459    reset_cond/M_reset_cond_in
    SLICE_X50Y55         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y55         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.459ns  (logic 0.322ns (13.109%)  route 2.137ns (86.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.963     2.241    reset_cond/rst_n_IBUF
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     2.459    reset_cond/M_reset_cond_in
    SLICE_X50Y55         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X50Y55         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.488ns  (logic 0.322ns (12.958%)  route 2.166ns (87.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.963     2.241    reset_cond/rst_n_IBUF
    SLICE_X50Y55         LUT1 (Prop_lut1_I0_O)        0.045     2.286 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.202     2.488    reset_cond/M_reset_cond_in
    SLICE_X51Y56         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=736, routed)         0.834     2.024    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y56         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





