<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="keystone-NEDOFPGA.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="9705bb3b443f48bd8a7616401cc59a87"/>
    <Option Name="Part" Val="xc7vx485tffg1761-2"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="xilinx.com:vc707:part0:1.3"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/keystone-NEDOFPGA.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/keystone-NEDOFPGA.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="vc707"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/adder32_generic.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_sub_inv_sbox.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/mac16_generic.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/ed25519_operand_bank.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/subtractor32_generic.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/adder47_generic.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/SHA3/padder1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/curve25519_modular_multiplier.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/ed25519_banks_array.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/modular_adder.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/mixcolumns.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_inv_sbox.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_sub_sbox.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/modular_subtractor.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/SHA3/rconst2in1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/multiword_mover.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/ed25519_microcode_rom.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/inv_mixcolumns.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/SHA3/round2in1.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/SHA3/padder.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_key_mem.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_sign/barrett.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/ed25519_uop_worker.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_decipher_block.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_encipher_block.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_sign/mult_512_byAdder.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_sbox.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/SHA3/f_permutation.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/buffers/dpMem_dc.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_sign/ed25519_sign_S_core.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/SHA3/keccak.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/ed25519_base_point_multiplier.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_core.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/lineControlUpdate.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/endpMux.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/slaveDirectcontrol.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/slaveSendpacket.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/directcontrol.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/writeUSBWireData.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/USBHostControlBI.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/USBSlaveControlBI.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/fifoMux.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/buffers/TxFifoBI.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/buffers/fifoRTL.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/getpacket.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/hctxportarbiter.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/slaveRxStatusMonitor.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/softransmit.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/sendpacket.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/processRxByte.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/updateCRC5.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/slavecontroller.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/buffers/RxFifoBI.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/sendpacketarbiter.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/readUSBWireData.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/siereceiver.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/SIETransmitter.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/sctxportarbiter.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostSlaveMux/hostSlaveMuxBI.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/usbTxWireArbiter.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/processTxByte.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/rxStatusMonitor.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/hostcontroller.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/processRxBit.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/sofcontroller.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/slaveGetpacket.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/sendpacketcheckpreamble.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/updateCRC16.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../generated-src/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig.top.mems.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../generated-src/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig/plusarg_reader.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/ed25519_base_point_multiplier_TOP.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_core_TOP.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_sign/ed25519_sign_S_core_TOP.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/SHA3/SHA3_TOP.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/slaveController/usbSlaveControl.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/buffers/TxFifo.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/buffers/RxFifo.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/usbHostControl.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/serialInterfaceEngine/usbSerialInterfaceEngine.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostSlaveMux/hostSlaveMux.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/busInterface/wishBoneBI.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../chip/RocketTile.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../generated-src/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig.rom.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../generated-src/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig/AsyncResetReg.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../generated-src/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig/EICG_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_sign/ed25519_sign_S_core_TOP_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/AES/aes_core_TOP_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/wrapper/usbHostSlave.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/ed25519_base_point_multiplier_TOP_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/SHA3/SHA3_TOP_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../chip/NEDOchip.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../generated-src/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig.harness.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../generated-src/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig/uec.keystoneAcc.nedochip.NEDOFPGA.ChipConfig.harness.mems.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/mig.prj">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/optvsrc/Ed25519/Ed25519_mul/bram_1rw_1ro_readfirst.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/hostController/speedCtrlMux.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="NEDOFPGA"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/include"/>
        <Define Name="SYNTHESIS" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/vc707.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/vc707.xdc"/>
          <Attr Name="ImportTime" Val="1570520322"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="NEDOFPGA"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/include"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SimMode" Val="post-implementation"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="vc707mig1gb" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vc707mig1gb">
      <File Path="$PSRCDIR/sources_1/ip/vc707mig1gb/vc707mig1gb.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb_stub.vhdl"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/constraints/vc707mig1gb_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/constraints/vc707mig1gb.xdc"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb.xml"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="/home/ckdur/Documents/keystone-NEDOFPGA/mig.prj"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_bank_common.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_col_mach.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_bank_state.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/vc707mig1gb.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb_stub.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_mc.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_poc_top.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_rank_common.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ui/mig_7series_v4_0_ui_top.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_arb_select.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v"/>
        <CompFileExtendedInfo CompFileName="vc707mig1gb.xci" FileRelPathName="vc707mig1gb_sim_netlist.vhdl"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="vc707mig1gb"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="pll" Type="BlockSrcs" RelSrcDir="$PSRCDIR/pll">
      <File Path="$PSRCDIR/sources_1/ip/pll/pll.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="pll"/>
        <Option Name="VerilogDir" Val="$PPRDIR/../../../hardware/keystoneAcc/vsrc/usbhostslave/RTL/include"/>
        <Option Name="UseBlackboxStub" Val="1"/>
        <Define Name="SYNTHESIS" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="vc707mig1gb_synth_1" Type="Ft3:Synth" SrcSet="vc707mig1gb" Part="xc7vx485tffg1761-2" ConstrsSet="vc707mig1gb" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/vc707mig1gb_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="pll_synth_1" Type="Ft3:Synth" SrcSet="pll" Part="xc7vx485tffg1761-2" ConstrsSet="pll" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/pll_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="constrs_1" Description="Default settings for Implementation." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="vc707mig1gb_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="vc707mig1gb" Description="Default settings for Implementation." SynthRun="vc707mig1gb_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="pll_impl_1" Type="Ft2:EntireDesign" Part="xc7vx485tffg1761-2" ConstrsSet="pll" Description="Default settings for Implementation." SynthRun="pll_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
