#------------------------------------------------------------
#
# Basic Synthesis Script (TCL format)
#                                  
# Revision History                
#   1/15/03  : Author Shane T. Gehring - from class example
#   2/09/07  : Author Zhengtao Yu      - from class example
#   12/14/07 : Author Ravi Jenkal      - updated to 180 nm & tcl
#
#------------------------------------------------------------
#---------------------------------------------------------
# Read in Verilog file and map (synthesize) onto a generic
# library.
# MAKE SURE THAT YOU CORRECT ALL WARNINGS THAT APPEAR
# during the execution of the read command are fixed 
# or understood to have no impact.
# ALSO CHECK your latch/flip-flop list for unintended 
# latches                                            
#---------------------------------------------------------
read_verilog -rtl ../rtl/dut.v
Loading db file '/mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/gtech.db'
Loading db file '/mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm'
  Loading link library 'gtech'
Loading verilog file '/mnt/ncsudrive/n/nsounda/564_project/run3/rtl/dut.v'
Running PRESTO HDLC
Compiling source file /mnt/ncsudrive/n/nsounda/564_project/run3/rtl/dut.v
Opening include file ../testbench//defines.vh
Warning: Could not open default SVF file /mnt/ncsudrive/n/nsounda/564_project/run3/synthesis/svf/default.svf for writing.

Statistics for case statements in always block at line 187 in file
	'/mnt/ncsudrive/n/nsounda/564_project/run3/rtl/dut.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           205            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine MyDesign line 119 in file
		'/mnt/ncsudrive/n/nsounda/564_project/run3/rtl/dut.v'.
===================================================================================================
|              Register Name              |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================================
|  q_state_input_sram_read_address_r_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  i_reg                  | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| scratchpad_sram_read_address_offset_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  j_reg                  | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|              z2_inst_r_reg              | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|             ip_control_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            current_state_reg            | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|   scratchpad_sram_read_address_r_reg    | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                  Q_reg                  | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
| q_state_output_sram_write_address_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     q_gates_sram_read_address_r_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   scratchpad_sram_write_address_r_reg   | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             op_control_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  M_reg                  | Flip-flop |  11   |  Y  | N  | N  | N  | N  | N  | N  |
|              z1_inst_r_reg              | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================================
Presto compilation completed successfully.
Current design is now '/mnt/ncsudrive/n/nsounda/564_project/run3/rtl/MyDesign.db:MyDesign'
Loaded 2 designs.
Current design is 'MyDesign'.
MyDesign DW_fp_mac_inst
