11:55:34 INFO  : Platform repository initialization has completed.
11:55:34 INFO  : Registering command handlers for Vitis TCF services
11:55:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive L:\FPGA\ICIG\project_1\vitis\temp_xsdb_launch_script.tcl
11:55:38 INFO  : XSCT server has started successfully.
11:55:38 INFO  : Successfully done setting XSCT server connection channel  
11:55:38 INFO  : plnx-install-location is set to ''
11:55:38 INFO  : Successfully done query RDI_DATADIR 
11:55:38 INFO  : Successfully done setting workspace for the tool. 
11:57:26 INFO  : Result from executing command 'getProjects': test1
11:57:26 INFO  : Result from executing command 'getPlatforms': 
11:58:37 INFO  : Result from executing command 'getProjects': test1
11:58:37 INFO  : Result from executing command 'getPlatforms': test1|L:/FPGA/ICIG/project_1/vitis/test1/export/test1/test1.xpfm
11:59:40 INFO  : Checking for BSP changes to sync application flags for project 'yest1'...
12:00:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:27 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
12:00:27 INFO  : 'jtag frequency' command is executed.
12:00:27 INFO  : Context for 'APU' is selected.
12:00:27 INFO  : System reset is completed.
12:00:30 INFO  : 'after 3000' command is executed.
12:00:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}' command is executed.
12:00:33 INFO  : Device configured successfully with "L:/FPGA/ICIG/project_1/vitis/yest1/_ide/bitstream/design_1_wrapper.bit"
12:00:33 INFO  : Context for 'APU' is selected.
12:00:33 INFO  : Hardware design and registers information is loaded from 'L:/FPGA/ICIG/project_1/vitis/test1/export/test1/hw/design_1_wrapper.xsa'.
12:00:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:33 INFO  : Context for 'APU' is selected.
12:00:33 INFO  : Sourcing of 'L:/FPGA/ICIG/project_1/vitis/yest1/_ide/psinit/ps7_init.tcl' is done.
12:00:34 INFO  : 'ps7_init' command is executed.
12:00:34 INFO  : 'ps7_post_config' command is executed.
12:00:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:35 INFO  : The application 'L:/FPGA/ICIG/project_1/vitis/yest1/Debug/yest1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:35 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210512180081-13722093-0"}
fpga -file L:/FPGA/ICIG/project_1/vitis/yest1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw L:/FPGA/ICIG/project_1/vitis/test1/export/test1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source L:/FPGA/ICIG/project_1/vitis/yest1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow L:/FPGA/ICIG/project_1/vitis/yest1/Debug/yest1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:35 INFO  : 'con' command is executed.
12:00:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:35 INFO  : Launch script is exported to file 'L:\FPGA\ICIG\project_1\vitis\yest1_system\_ide\scripts\debugger_yest1-default.tcl'
12:19:32 INFO  : Disconnected from the channel tcfchan#3.
