#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55cfbfe0e560 .scope module, "tb" "tb" 2 5;
 .timescale -9 -10;
v0x55cfbfe30290_0 .var "clk", 0 0;
v0x55cfbfe303a0_0 .var "d", 0 0;
v0x55cfbfe304b0_0 .var/i "i", 31 0;
v0x55cfbfe30550_0 .net "not_q", 0 0, L_0x55cfbfe313b0;  1 drivers
v0x55cfbfe305f0_0 .net "q", 0 0, L_0x55cfbfe31200;  1 drivers
v0x55cfbfe306e0_0 .var "reset", 0 0;
v0x55cfbfe307a0 .array "test_vecs", 7 0, 0 0;
S_0x55cfbfe0e6e0 .scope module, "dfl_0" "d_flip_flop" 2 28, 3 3 0, S_0x55cfbfe0e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
L_0x55cfbfe30dc0 .functor NOT 1, v0x55cfbfe30290_0, C4<0>, C4<0>, C4<0>;
v0x55cfbfe2fd10_0 .net "clk", 0 0, v0x55cfbfe30290_0;  1 drivers
v0x55cfbfe2fdb0_0 .net "d", 0 0, v0x55cfbfe303a0_0;  1 drivers
v0x55cfbfe2fe80_0 .net "not_q", 0 0, L_0x55cfbfe313b0;  alias, 1 drivers
v0x55cfbfe2ffa0_0 .net "not_t", 0 0, L_0x55cfbfe30cc0;  1 drivers
v0x55cfbfe30090_0 .net "q", 0 0, L_0x55cfbfe31200;  alias, 1 drivers
v0x55cfbfe301d0_0 .net "t", 0 0, L_0x55cfbfe30ba0;  1 drivers
S_0x55cfbfe0e860 .scope module, "dl1" "d_latch" 3 5, 4 8 0, S_0x55cfbfe0e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
L_0x55cfbfe30840 .functor NOT 1, v0x55cfbfe303a0_0, C4<0>, C4<0>, C4<0>;
L_0x55cfbfe308d0 .functor AND 1, L_0x55cfbfe30dc0, L_0x55cfbfe30840, C4<1>, C4<1>;
L_0x55cfbfe30a00 .functor AND 1, L_0x55cfbfe30dc0, v0x55cfbfe303a0_0, C4<1>, C4<1>;
v0x55cfbfe2e6b0_0 .net *"_s0", 0 0, L_0x55cfbfe30840;  1 drivers
v0x55cfbfe2e7b0_0 .net "clk", 0 0, L_0x55cfbfe30dc0;  1 drivers
v0x55cfbfe2e870_0 .net "d", 0 0, v0x55cfbfe303a0_0;  alias, 1 drivers
v0x55cfbfe2e910_0 .net "not_q", 0 0, L_0x55cfbfe30cc0;  alias, 1 drivers
v0x55cfbfe2e9b0_0 .net "q", 0 0, L_0x55cfbfe30ba0;  alias, 1 drivers
v0x55cfbfe2eaa0_0 .net "r", 0 0, L_0x55cfbfe308d0;  1 drivers
v0x55cfbfe2eb70_0 .net "s", 0 0, L_0x55cfbfe30a00;  1 drivers
S_0x55cfbfe0e9e0 .scope module, "sr_1" "sr_latch" 4 12, 4 2 0, S_0x55cfbfe0e860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "r"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
L_0x55cfbfe30b10 .functor OR 1, L_0x55cfbfe308d0, L_0x55cfbfe30cc0, C4<0>, C4<0>;
L_0x55cfbfe30ba0 .functor NOT 1, L_0x55cfbfe30b10, C4<0>, C4<0>, C4<0>;
L_0x55cfbfe30c30 .functor OR 1, L_0x55cfbfe30a00, L_0x55cfbfe30ba0, C4<0>, C4<0>;
L_0x55cfbfe30cc0 .functor NOT 1, L_0x55cfbfe30c30, C4<0>, C4<0>, C4<0>;
v0x55cfbfe09640_0 .net *"_s0", 0 0, L_0x55cfbfe30b10;  1 drivers
v0x55cfbfe2e220_0 .net *"_s4", 0 0, L_0x55cfbfe30c30;  1 drivers
v0x55cfbfe2e300_0 .net "not_q", 0 0, L_0x55cfbfe30cc0;  alias, 1 drivers
v0x55cfbfe2e3a0_0 .net "q", 0 0, L_0x55cfbfe30ba0;  alias, 1 drivers
v0x55cfbfe2e460_0 .net "r", 0 0, L_0x55cfbfe308d0;  alias, 1 drivers
v0x55cfbfe2e570_0 .net "s", 0 0, L_0x55cfbfe30a00;  alias, 1 drivers
S_0x55cfbfe2ec70 .scope module, "dl2" "d_latch" 3 6, 4 8 0, S_0x55cfbfe0e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
L_0x55cfbfe30e50 .functor NOT 1, L_0x55cfbfe30ba0, C4<0>, C4<0>, C4<0>;
L_0x55cfbfe30ee0 .functor AND 1, v0x55cfbfe30290_0, L_0x55cfbfe30e50, C4<1>, C4<1>;
L_0x55cfbfe31000 .functor AND 1, v0x55cfbfe30290_0, L_0x55cfbfe30ba0, C4<1>, C4<1>;
v0x55cfbfe2f700_0 .net *"_s0", 0 0, L_0x55cfbfe30e50;  1 drivers
v0x55cfbfe2f800_0 .net "clk", 0 0, v0x55cfbfe30290_0;  alias, 1 drivers
v0x55cfbfe2f8c0_0 .net "d", 0 0, L_0x55cfbfe30ba0;  alias, 1 drivers
v0x55cfbfe2f9b0_0 .net "not_q", 0 0, L_0x55cfbfe313b0;  alias, 1 drivers
v0x55cfbfe2fa50_0 .net "q", 0 0, L_0x55cfbfe31200;  alias, 1 drivers
v0x55cfbfe2fb40_0 .net "r", 0 0, L_0x55cfbfe30ee0;  1 drivers
v0x55cfbfe2fc10_0 .net "s", 0 0, L_0x55cfbfe31000;  1 drivers
S_0x55cfbfe2eed0 .scope module, "sr_1" "sr_latch" 4 12, 4 2 0, S_0x55cfbfe2ec70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "s"
    .port_info 1 /INPUT 1 "r"
    .port_info 2 /OUTPUT 1 "q"
    .port_info 3 /OUTPUT 1 "not_q"
L_0x55cfbfe310e0 .functor OR 1, L_0x55cfbfe30ee0, L_0x55cfbfe313b0, C4<0>, C4<0>;
L_0x55cfbfe31200 .functor NOT 1, L_0x55cfbfe310e0, C4<0>, C4<0>, C4<0>;
L_0x55cfbfe31320 .functor OR 1, L_0x55cfbfe31000, L_0x55cfbfe31200, C4<0>, C4<0>;
L_0x55cfbfe313b0 .functor NOT 1, L_0x55cfbfe31320, C4<0>, C4<0>, C4<0>;
v0x55cfbfe2f140_0 .net *"_s0", 0 0, L_0x55cfbfe310e0;  1 drivers
v0x55cfbfe2f240_0 .net *"_s4", 0 0, L_0x55cfbfe31320;  1 drivers
v0x55cfbfe2f320_0 .net "not_q", 0 0, L_0x55cfbfe313b0;  alias, 1 drivers
v0x55cfbfe2f3f0_0 .net "q", 0 0, L_0x55cfbfe31200;  alias, 1 drivers
v0x55cfbfe2f4b0_0 .net "r", 0 0, L_0x55cfbfe30ee0;  alias, 1 drivers
v0x55cfbfe2f5c0_0 .net "s", 0 0, L_0x55cfbfe31000;  alias, 1 drivers
    .scope S_0x55cfbfe0e560;
T_0 ;
    %vpi_call 2 11 "$dumpfile", "BasicModules.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55cfbfe0e560 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55cfbfe0e560;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55cfbfe306e0_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cfbfe306e0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55cfbfe0e560;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cfbfe30290_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55cfbfe0e560;
T_3 ;
    %delay 50, 0;
    %load/vec4 v0x55cfbfe30290_0;
    %inv;
    %store/vec4 v0x55cfbfe30290_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55cfbfe0e560;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cfbfe307a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cfbfe307a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cfbfe307a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cfbfe307a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cfbfe307a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cfbfe307a0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cfbfe307a0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55cfbfe307a0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x55cfbfe0e560;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55cfbfe303a0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55cfbfe0e560;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55cfbfe304b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x55cfbfe304b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v0x55cfbfe304b0_0;
    %load/vec4a v0x55cfbfe307a0, 4;
    %store/vec4 v0x55cfbfe303a0_0, 0, 1;
    %load/vec4 v0x55cfbfe304b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55cfbfe304b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "/home/aditya/VSProjects/BasicModules/testbench.v";
    "./flip_flop.v";
    "./latch.v";
