// Seed: 2645613768
module module_0 (
    input wor id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri id_3,
    input wor id_4,
    input tri id_5,
    output tri1 id_6,
    input tri1 id_7,
    output supply1 id_8
);
  wire id_10;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output wand  id_5
);
  assign id_1 = id_0;
  module_0(
      id_2, id_4, id_5, id_5, id_2, id_3, id_5, id_4, id_5
  );
  reg id_7;
  assign id_5 = 1;
  wire id_8;
  initial begin
    id_1 <= id_7;
  end
endmodule
