Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 12 00:07:51 2023
| Host         : LAPTOP-JGC28878 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_control_sets_placed.rpt
| Design       : game
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   173 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     2 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           26 |
| No           | No                    | Yes                    |              16 |            6 |
| No           | Yes                   | No                     |             115 |           31 |
| Yes          | No                    | No                     |              22 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             351 |          127 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------------------+----------------------------------+------------------+----------------+
|          Clock Signal          |          Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                 | upBarXPositions[0]             | reset_IBUF                       |                1 |              4 |
|  clk_IBUF_BUFG                 | indexDownBarNext[6]_i_1_n_0    | reset_IBUF                       |                4 |              7 |
|  clk_IBUF_BUFG                 | indexUpBarNext[6]_i_1_n_0      | reset_IBUF                       |                3 |              7 |
|  clk_IBUF_BUFG                 | upBarYPositions[1]             | reset_IBUF                       |                3 |              9 |
|  clk_IBUF_BUFG                 | upBarYPositions[4]             | reset_IBUF                       |                5 |              9 |
|  clk_IBUF_BUFG                 | currentUpEdge                  | currentUpEdge[8]_i_1_n_0         |                4 |              9 |
|  clk_IBUF_BUFG                 | upBarYPositions[2]             | reset_IBUF                       |                5 |              9 |
|  clk_IBUF_BUFG                 | upBarYPositions[3]             | reset_IBUF                       |                3 |              9 |
|  clk_IBUF_BUFG                 | upBarYPositions[0][8]_i_1_n_0  | reset_IBUF                       |                7 |              9 |
|  clk_IBUF_BUFG                 | upBarXPositions[0]             | downBarXPositions[0][12]_i_1_n_0 |                4 |              9 |
| ~PS2/U1/ps2c_int_reg_0         |                                |                                  |                3 |              9 |
|  clk_IBUF_BUFG                 | downBarYPositions[4]           | reset_IBUF                       |                6 |             10 |
|  clk_IBUF_BUFG                 |                                | curDown_cnt[9]_i_1_n_0           |                3 |             10 |
|  clk_IBUF_BUFG                 |                                | curUp_cnt[9]_i_1_n_0             |                4 |             10 |
|  clk_IBUF_BUFG                 | downBarYPositions[3]           | reset_IBUF                       |                4 |             10 |
|  clk_IBUF_BUFG                 | downBarYPositions[2]           | reset_IBUF                       |                5 |             10 |
|  clk_IBUF_BUFG                 | downBarYPositions[0]           | reset_IBUF                       |                4 |             10 |
|  clk_IBUF_BUFG                 | downBarYPositions[1]           | reset_IBUF                       |                4 |             10 |
|  clk_IBUF_BUFG                 | currentDownEdge                | currentDownEdge[10]_i_1_n_0      |                3 |             11 |
|  clk_IBUF_BUFG                 | posY                           | reset_IBUF                       |                3 |             11 |
|  VGA/pixel_clock/inst/clk_out1 | VGA/eqOp4_in                   | VGA/v_cntr_reg0                  |                3 |             12 |
|  VGA/pixel_clock/inst/clk_out1 |                                | VGA/eqOp4_in                     |                3 |             12 |
|  clk_IBUF_BUFG                 | downBarXPositions[4]           | upBarXPositions[1]               |                4 |             13 |
|  clk_IBUF_BUFG                 | downBarXPositions[4]           | upBarXPositions[2]               |                4 |             13 |
|  clk_IBUF_BUFG                 | downBarXPositions[4]           | upBarXPositions[4]               |                4 |             13 |
|  clk_IBUF_BUFG                 | downBarXPositions[4]           | upBarXPositions[3]               |                4 |             13 |
|  clk_IBUF_BUFG                 | downBarXPositions[4]           | downBarXPositions[1]             |                4 |             13 |
|  clk_IBUF_BUFG                 | downBarXPositions[4]           | downBarXPositions[3]             |                4 |             13 |
|  clk_IBUF_BUFG                 | downBarXPositions[4]           | downBarXPositions[4][12]_i_1_n_0 |                4 |             13 |
|  clk_IBUF_BUFG                 | upBarXPositions[0]             | upBarXPositions[0][12]_i_1_n_0   |                4 |             13 |
|  clk_IBUF_BUFG                 | downBarXPositions[4]           | downBarXPositions[2]             |                4 |             13 |
|  clk_IBUF_BUFG                 | PS2/U1/count_idle[0]_i_2_n_0   | PS2/U1/count_idle[0]_i_1_n_0     |                4 |             13 |
|  VGA/pixel_clock/inst/clk_out1 |                                |                                  |                8 |             14 |
|  clk_IBUF_BUFG                 | score                          | reset_IBUF                       |                4 |             14 |
|  clk_IBUF_BUFG                 |                                | reset_IBUF                       |                6 |             16 |
|  clk_IBUF_BUFG                 |                                | clk_cnt[0]_i_1_n_0               |                5 |             19 |
|  clk_IBUF_BUFG                 |                                | frame_count[0]_i_1_n_0           |                5 |             20 |
|  clk_IBUF_BUFG                 |                                | btn_cnt[0]_i_1_n_0               |                5 |             20 |
|  clk_IBUF_BUFG                 | DB_D/counter_out[0]_i_2__0_n_0 | DB_D/counter_set                 |                6 |             21 |
|  clk_IBUF_BUFG                 | DB_U/sel                       | DB_U/counter_set                 |                6 |             21 |
|  VGA/pixel_clock/inst/clk_out1 | VGA/X0_0                       |                                  |               13 |             22 |
|  clk_IBUF_BUFG                 |                                | score_cnt[0]_i_1_n_0             |                6 |             24 |
|  clk_IBUF_BUFG                 |                                |                                  |               15 |             37 |
+--------------------------------+--------------------------------+----------------------------------+------------------+----------------+


