INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'aamalik3' on host 'diomedes' (Windows NT_amd64 version 6.2) on Thu Sep 01 13:37:13 -0400 2022
INFO: [HLS 200-10] In directory 'C:/Users/aamalik3/Desktop/IPs/kmp/kmp_HLS'
Sourcing Tcl script 'C:/Users/aamalik3/Desktop/IPs/kmp/kmp_HLS/kmp_HLS/kmp_HLS/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project kmp_HLS 
INFO: [HLS 200-10] Opening project 'C:/Users/aamalik3/Desktop/IPs/kmp/kmp_HLS/kmp_HLS'.
INFO: [HLS 200-1510] Running: set_top kmp 
INFO: [HLS 200-1510] Running: add_files ../CCode_kmp/check.data 
INFO: [HLS 200-10] Adding design file '../CCode_kmp/check.data' to the project
INFO: [HLS 200-1510] Running: add_files ../CCode_kmp/input.data 
INFO: [HLS 200-10] Adding design file '../CCode_kmp/input.data' to the project
INFO: [HLS 200-1510] Running: add_files ../CCode_kmp/kmp.c 
INFO: [HLS 200-10] Adding design file '../CCode_kmp/kmp.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../CCode_kmp/harness.c 
INFO: [HLS 200-10] Adding test bench file '../CCode_kmp/harness.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../CCode_kmp/support.c 
INFO: [HLS 200-10] Adding test bench file '../CCode_kmp/support.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb ../CCode_kmp/support.h 
INFO: [HLS 200-10] Adding test bench file '../CCode_kmp/support.h' to the project
INFO: [HLS 200-1510] Running: open_solution kmp_HLS -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Users/aamalik3/Desktop/IPs/kmp/kmp_HLS/kmp_HLS/kmp_HLS'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 0.1 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'input.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'check.data'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 219.749 MB.
INFO: [HLS 200-10] Analyzing design file '../CCode_kmp/kmp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 221.061 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'CPF' into 'kmp' (../CCode_kmp/kmp.c:24:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.086 seconds; current allocated memory: 222.581 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 222.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 223.792 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 223.012 MB.
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'n_matches' as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'c2' (../CCode_kmp/kmp.c:14) in function 'kmp' automatically.
INFO: [XFORM 203-510] Pipelining loop 'k2' (../CCode_kmp/kmp.c:40) in function 'kmp' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 243.447 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'c1' (../CCode_kmp/kmp.c:8:13) in function 'kmp' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'k1' (../CCode_kmp/kmp.c:33:10) in function 'kmp' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 235.934 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kmp' ...
WARNING: [SYN 201-107] Renaming port name 'kmp/input' to 'kmp/input_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'c2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln13', ../CCode_kmp/kmp.c:13)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop 'c2'
INFO: [SCHED 204-61] Pipelining loop 'k2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40_1', ../CCode_kmp/kmp.c:40)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 3, loop 'k2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 236.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 236.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kmp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kmp/pattern' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kmp/input_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kmp/kmpNext' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kmp/n_matches' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kmp' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'kmpNext', 'n_matches' and 'input_r' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kmp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 237.393 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.483 seconds; current allocated memory: 245.046 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kmp.
INFO: [VLOG 209-307] Generating Verilog RTL for kmp.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.92 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 6.926 seconds; current allocated memory: 245.278 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.319 seconds; peak allocated memory: 245.046 MB.
