/* { dg-do assemble { target aarch64_asm_sve2p1_ok } } */
/* { dg-do compile { target { ! aarch64_asm_sve2p1_ok } } } */
/* { dg-final { check-function-bodies "**" "" "-DCHECK_ASM" { target { ! ilp32 } } } } */

#include "test_sve_acle.h"

#pragma GCC target "+sve2p1"
#ifdef STREAMING_COMPATIBLE
#pragma GCC target "+sme2"
#endif

/*
** ld1_f64_base:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_base, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0),
		 z0 = svld1_x4 (pn8, x0))

/*
** ld1_f64_index:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, x1, lsl #?3\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_index, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 + x1),
		 z0 = svld1_x4 (pn8, x0 + x1))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_f64_1:
**	incb	x0
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_1, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 + svcntd ()),
		 z0 = svld1_x4 (pn8, x0 + svcntd ()))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_f64_2:
**	incb	x0, all, mul #2
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_2, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 + svcntd () * 2),
		 z0 = svld1_x4 (pn8, x0 + svcntd () * 2))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_f64_3:
**	incb	x0, all, mul #3
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_3, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 + svcntd () * 3),
		 z0 = svld1_x4 (pn8, x0 + svcntd () * 3))

/*
** ld1_f64_4:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, #4, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_4, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 + svcntd () * 4),
		 z0 = svld1_x4 (pn8, x0 + svcntd () * 4))

/*
** ld1_f64_28:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, #28, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_28, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 + svcntd () * 28),
		 z0 = svld1_x4 (pn8, x0 + svcntd () * 28))

/*
** ld1_f64_32:
**	[^{]*
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x[0-9]+\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_32, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 + svcntd () * 32),
		 z0 = svld1_x4 (pn8, x0 + svcntd () * 32))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_f64_m1:
**	decb	x0
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_m1, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 - svcntd ()),
		 z0 = svld1_x4 (pn8, x0 - svcntd ()))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_f64_m2:
**	decb	x0, all, mul #2
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_m2, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 - svcntd () * 2),
		 z0 = svld1_x4 (pn8, x0 - svcntd () * 2))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_f64_m3:
**	decb	x0, all, mul #3
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_m3, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 - svcntd () * 3),
		 z0 = svld1_x4 (pn8, x0 - svcntd () * 3))

/*
** ld1_f64_m4:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, #-4, mul vl\]
**	ret
*/
  TEST_LOAD_COUNT (ld1_f64_m4, svfloat64x4_t, float64_t,
		   z0 = svld1_f64_x4 (pn8, x0 - svcntd () * 4),
		   z0 = svld1_x4 (pn8, x0 - svcntd () * 4))

/*
** ld1_f64_m32:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, #-32, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_m32, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 - svcntd () * 32),
		 z0 = svld1_x4 (pn8, x0 - svcntd () * 32))

/*
** ld1_f64_m36:
**	[^{]*
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x[0-9]+\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_m36, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn8, x0 - svcntd () * 36),
		 z0 = svld1_x4 (pn8, x0 - svcntd () * 36))

/*
** ld1_f64_z17:
**	ld1d	{z[^\n]+}, pn8/z, \[x0\]
**	mov	[^\n]+
**	mov	[^\n]+
**	mov	[^\n]+
**	mov	[^\n]+
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_z17, svfloat64x4_t, float64_t,
		 z17 = svld1_f64_x4 (pn8, x0),
		 z17 = svld1_x4 (pn8, x0))

/*
** ld1_f64_z22:
**	ld1d	{z[^\n]+}, pn8/z, \[x0\]
**	mov	[^\n]+
**	mov	[^\n]+
**	mov	[^\n]+
**	mov	[^\n]+
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_z22, svfloat64x4_t, float64_t,
		 z22 = svld1_f64_x4 (pn8, x0),
		 z22 = svld1_x4 (pn8, x0))

/*
** ld1_f64_z28:
**	ld1d	{z28\.d(?: - |, )z31\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_z28, svfloat64x4_t, float64_t,
		 z28 = svld1_f64_x4 (pn8, x0),
		 z28 = svld1_x4 (pn8, x0))

/*
** ld1_f64_pn0:
**	mov	p([89]|1[0-5])\.b, p0\.b
**	ld1d	{z0\.d(?: - |, )z3\.d}, pn\1/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_pn0, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn0, x0),
		 z0 = svld1_x4 (pn0, x0))

/*
** ld1_f64_pn7:
**	mov	p([89]|1[0-5])\.b, p7\.b
**	ld1d	{z0\.d(?: - |, )z3\.d}, pn\1/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_pn7, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn7, x0),
		 z0 = svld1_x4 (pn7, x0))

/*
** ld1_f64_pn15:
**	ld1d	{z0\.d(?: - |, )z3\.d}, pn15/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_f64_pn15, svfloat64x4_t, float64_t,
		 z0 = svld1_f64_x4 (pn15, x0),
		 z0 = svld1_x4 (pn15, x0))

/*
** ld1_vnum_f64_0:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_0, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, 0),
		 z0 = svld1_vnum_x4 (pn8, x0, 0))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_vnum_f64_1:
**	incb	x0
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_1, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, 1),
		 z0 = svld1_vnum_x4 (pn8, x0, 1))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_vnum_f64_2:
**	incb	x0, all, mul #2
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_2, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, 2),
		 z0 = svld1_vnum_x4 (pn8, x0, 2))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_vnum_f64_3:
**	incb	x0, all, mul #3
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_3, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, 3),
		 z0 = svld1_vnum_x4 (pn8, x0, 3))

/*
** ld1_vnum_f64_4:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, #4, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_4, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, 4),
		 z0 = svld1_vnum_x4 (pn8, x0, 4))

/*
** ld1_vnum_f64_28:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, #28, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_28, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, 28),
		 z0 = svld1_vnum_x4 (pn8, x0, 28))

/*
** ld1_vnum_f64_32:
**	[^{]*
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x[0-9]+\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_32, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, 32),
		 z0 = svld1_vnum_x4 (pn8, x0, 32))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_vnum_f64_m1:
**	decb	x0
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_m1, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, -1),
		 z0 = svld1_vnum_x4 (pn8, x0, -1))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_vnum_f64_m2:
**	decb	x0, all, mul #2
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_m2, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, -2),
		 z0 = svld1_vnum_x4 (pn8, x0, -2))

/* Moving the constant into a register would also be OK.  */
/*
** ld1_vnum_f64_m3:
**	decb	x0, all, mul #3
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_m3, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, -3),
		 z0 = svld1_vnum_x4 (pn8, x0, -3))

/*
** ld1_vnum_f64_m4:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, #-4, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_m4, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, -4),
		 z0 = svld1_vnum_x4 (pn8, x0, -4))

/*
** ld1_vnum_f64_m32:
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, #-32, mul vl\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_m32, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, -32),
		 z0 = svld1_vnum_x4 (pn8, x0, -32))

/*
** ld1_vnum_f64_m36:
**	[^{]*
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x[0-9]+\]
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_m36, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, -36),
		 z0 = svld1_vnum_x4 (pn8, x0, -36))

/*
** ld1_vnum_f64_x1:
**	cntb	(x[0-9]+)
** (
**	madd	(x[0-9]+), (?:x1, \1|\1, x1), x0
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[\2\]
** |
**	mul	(x[0-9]+), (?:x1, \1|\1, x1)
**	ld1d	{z0\.d - z3\.d}, pn8/z, \[x0, \3\]
** )
**	ret
*/
TEST_LOAD_COUNT (ld1_vnum_f64_x1, svfloat64x4_t, float64_t,
		 z0 = svld1_vnum_f64_x4 (pn8, x0, x1),
		 z0 = svld1_vnum_x4 (pn8, x0, x1))
