{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620553037144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620553037144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 09 12:37:17 2021 " "Processing started: Sun May 09 12:37:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620553037144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620553037144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LFSR_8 -c LFSR_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LFSR_8 -c LFSR_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620553037144 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620553037545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trcutwithmisr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file trcutwithmisr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRCUTwithMISR_tb " "Found entity 1: TRCUTwithMISR_tb" {  } { { "TRCUTwithMISR_tb.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithMISR_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trcut_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file trcut_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 trcut_tb " "Found entity 1: trcut_tb" {  } { { "trcut_tb.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/trcut_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trcut.v 1 1 " "Found 1 design units, including 1 entities, in source file trcut.v" { { "Info" "ISGN_ENTITY_NAME" "1 trcut " "Found entity 1: trcut" {  } { { "trcut.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/trcut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdff.v 1 1 " "Found 1 design units, including 1 entities, in source file sdff.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDFF " "Found entity 1: SDFF" {  } { { "SDFF.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/SDFF.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scan_chain.v 1 1 " "Found 1 design units, including 1 entities, in source file scan_chain.v" { { "Info" "ISGN_ENTITY_NAME" "1 scan_chain " "Found entity 1: scan_chain" {  } { { "scan_chain.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/scan_chain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydff.v 1 1 " "Found 1 design units, including 1 entities, in source file mydff.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyDFF " "Found entity 1: MyDFF" {  } { { "MyDFF.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/MyDFF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file comb_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 comb_logic " "Found entity 1: comb_logic" {  } { { "comb_logic.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/comb_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_8.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_8 " "Found entity 1: LFSR_8" {  } { { "LFSR_8.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/LFSR_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_8tb.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_8tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_8tb " "Found entity 1: LFSR_8tb" {  } { { "LFSR_8tb.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/LFSR_8tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trcutwithlfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file trcutwithlfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRCUTwithLFSR " "Found entity 1: TRCUTwithLFSR" {  } { { "TRCUTwithLFSR.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithLFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trcutwithlfsr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file trcutwithlfsr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRCUTwithLFSR_tb " "Found entity 1: TRCUTwithLFSR_tb" {  } { { "TRCUTwithLFSR_tb.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithLFSR_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misr_16.v 1 1 " "Found 1 design units, including 1 entities, in source file misr_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 misr_16 " "Found entity 1: misr_16" {  } { { "misr_16.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/misr_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trcutwithmisr.v 1 1 " "Found 1 design units, including 1 entities, in source file trcutwithmisr.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRCUTwithMISR " "Found entity 1: TRCUTwithMISR" {  } { { "TRCUTwithMISR.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithMISR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misr_16tb.v 1 1 " "Found 1 design units, including 1 entities, in source file misr_16tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MISR_16tb " "Found entity 1: MISR_16tb" {  } { { "MISR_16tb.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/MISR_16tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misrwithlfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file misrwithlfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MISRwithLFSR " "Found entity 1: MISRwithLFSR" {  } { { "MISRwithLFSR.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/MISRwithLFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misr_with_lfsr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file misr_with_lfsr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 misr_with_lfsr_tb " "Found entity 1: misr_with_lfsr_tb" {  } { { "misr_with_lfsr_tb.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/misr_with_lfsr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620553037645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620553037645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i trcut.v(7) " "Verilog HDL Implicit Net warning at trcut.v(7): created implicit net for \"i\"" {  } { { "trcut.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/trcut.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620553037645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "j trcut.v(7) " "Verilog HDL Implicit Net warning at trcut.v(7): created implicit net for \"j\"" {  } { { "trcut.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/trcut.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620553037645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lfsrout3 TRCUTwithLFSR.v(5) " "Verilog HDL Implicit Net warning at TRCUTwithLFSR.v(5): created implicit net for \"lfsrout3\"" {  } { { "TRCUTwithLFSR.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithLFSR.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620553037645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out TRCUTwithMISR.v(7) " "Verilog HDL Implicit Net warning at TRCUTwithMISR.v(7): created implicit net for \"out\"" {  } { { "TRCUTwithMISR.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithMISR.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620553037645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_misr TRCUTwithMISR.v(9) " "Verilog HDL Implicit Net warning at TRCUTwithMISR.v(9): created implicit net for \"out_misr\"" {  } { { "TRCUTwithMISR.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithMISR.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620553037645 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lfsr3 MISRwithLFSR.v(6) " "Verilog HDL Implicit Net warning at MISRwithLFSR.v(6): created implicit net for \"lfsr3\"" {  } { { "MISRwithLFSR.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/MISRwithLFSR.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620553037645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TRCUTwithMISR " "Elaborating entity \"TRCUTwithMISR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620553037676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRCUTwithLFSR TRCUTwithLFSR:myinstance " "Elaborating entity \"TRCUTwithLFSR\" for hierarchy \"TRCUTwithLFSR:myinstance\"" {  } { { "TRCUTwithMISR.v" "myinstance" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithMISR.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620553037676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_8 TRCUTwithLFSR:myinstance\|LFSR_8:LFSRinstance " "Elaborating entity \"LFSR_8\" for hierarchy \"TRCUTwithLFSR:myinstance\|LFSR_8:LFSRinstance\"" {  } { { "TRCUTwithLFSR.v" "LFSRinstance" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithLFSR.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620553037692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trcut TRCUTwithLFSR:myinstance\|trcut:trcutinstance " "Elaborating entity \"trcut\" for hierarchy \"TRCUTwithLFSR:myinstance\|trcut:trcutinstance\"" {  } { { "TRCUTwithLFSR.v" "trcutinstance" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithLFSR.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620553037692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_logic TRCUTwithLFSR:myinstance\|trcut:trcutinstance\|comb_logic:CLinstance " "Elaborating entity \"comb_logic\" for hierarchy \"TRCUTwithLFSR:myinstance\|trcut:trcutinstance\|comb_logic:CLinstance\"" {  } { { "trcut.v" "CLinstance" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/trcut.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620553037692 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 comb_logic.v(13) " "Verilog HDL warning at comb_logic.v(13): actual bit length 32 differs from formal bit length 1" {  } { { "comb_logic.v" "" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/comb_logic.v" 13 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Quartus II" 0 -1 1620553037692 "|comb_logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDFF TRCUTwithLFSR:myinstance\|trcut:trcutinstance\|SDFF:R_AJ " "Elaborating entity \"SDFF\" for hierarchy \"TRCUTwithLFSR:myinstance\|trcut:trcutinstance\|SDFF:R_AJ\"" {  } { { "trcut.v" "R_AJ" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/trcut.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620553037692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyDFF TRCUTwithLFSR:myinstance\|trcut:trcutinstance\|SDFF:R_AJ\|MyDFF:dffinstance " "Elaborating entity \"MyDFF\" for hierarchy \"TRCUTwithLFSR:myinstance\|trcut:trcutinstance\|SDFF:R_AJ\|MyDFF:dffinstance\"" {  } { { "SDFF.v" "dffinstance" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/SDFF.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620553037692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "misr_16 misr_16:misrinstance " "Elaborating entity \"misr_16\" for hierarchy \"misr_16:misrinstance\"" {  } { { "TRCUTwithMISR.v" "misrinstance" { Text "C:/Users/Dora/Desktop/tenentes/exercise_2/TRCUTwithMISR.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620553037723 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1620553038338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620553038528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620553038849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620553038849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620553038891 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620553038891 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620553038891 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620553038891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4635 " "Peak virtual memory: 4635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620553038932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 09 12:37:18 2021 " "Processing ended: Sun May 09 12:37:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620553038932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620553038932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620553038932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620553038932 ""}
