<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'Loop_loop_height1_proc22' to 'Loop_loop_height1_pr' (TestPattern/tp.cpp:73)" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:49.370+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'hls::Mat2AXIvideo&lt;24, 960, 1280, 4096>' to 'Mat2AXIvideo' (D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_io.h:78:50)" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:48.717+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 960 for loop 'loop_height' in function 'hls::Mat2AXIvideo&lt;24, 960, 1280, 4096>'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:47.624+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1280 for loop 'loop_width' in function 'hls::Mat2AXIvideo&lt;24, 960, 1280, 4096>'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:47.585+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.25': cannot find another array to be merged with." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:47.437+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-152] Cannot apply array mapping directives with instance name 'tmp.22': cannot find another array to be merged with." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:47.399+0800" type="Warning"/>
        <logs message="WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'imag0_0.data_stream.V' (TestPattern/tp.cpp:73)." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:47.382+0800" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_axi_io.h:78: variable-indexed range selection may cause suboptimal QoR." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:47.126+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.861+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.856+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.850+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.835+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.825+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.812+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.805+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.797+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.788+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.771+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.758+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.752+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.745+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.740+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.736+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.730+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.725+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.720+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.715+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.708+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.700+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.695+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.686+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.675+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.669+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.659+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] In file included from TestPattern/tp.cpp:1:&#xD;&#xA;TestPattern/tp.cpp:23:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;TestPattern/tp.cpp:80:110: warning: 'typename' occurs outside of a template [-Wc++11-extensions]&#xD;&#xA;              hls::Scalar&lt;(((((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((512 - 1) &lt;&lt; 11)) >> 11) + 1), typename Type&lt;(((((0) &amp; ((1 &lt;&lt; 11) - 1)) + (((3)-1) &lt;&lt; 11))) &amp; ((1 &lt;&lt; 11) - 1))>::name> s;&#xD;&#xA;                                                                                                             ^~~~~~~~&#xD;&#xA;2 warnings generated." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T22:41:41.652+0800" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xD;&#xA;report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1313.379 ; gain = 0.000&#xD;&#xA;&#xD;&#xA;&#xD;&#xA;Implementation tool: Xilinx Vivado v.2017.4&#xD;&#xA;Project:             TestPattern&#xD;&#xA;Solution:            TestPattern&#xD;&#xA;Device target:       xc7z010clg400-2&#xD;&#xA;Report date:         Sat Aug 15 23:10:57 +0800 2020&#xD;&#xA;&#xD;&#xA;#=== Post-Implementation Resource usage ===&#xD;&#xA;SLICE:           59&#xD;&#xA;LUT:            155&#xD;&#xA;FF:             163&#xD;&#xA;DSP:              0&#xD;&#xA;BRAM:             0&#xD;&#xA;SRL:              0&#xD;&#xA;#=== Final timing ===&#xD;&#xA;CP required:    10.000&#xD;&#xA;CP achieved post-synthesis:    4.301&#xD;&#xA;CP achieved post-implementation:    4.278&#xD;&#xA;Timing met" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:10:57.614+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:10:51.211+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_start&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_start&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.&#xD;&#xA;Phase 1 Build RT Design | Checksum: 11f501085&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.402 ; gain = 46.012&#xD;&#xA;Post Restoration Checksum: NetGraph: e12b69c2 NumContArr: 3e24a6c3 Constraints: 0 Timing: 0&#xD;&#xA;&#xD;&#xA;Phase 2 Router Initialization&#xD;&#xA;&#xD;&#xA;Phase 2.1 Create Timer&#xD;&#xA;Phase 2.1 Create Timer | Checksum: 11f501085&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.402 ; gain = 46.012&#xD;&#xA;&#xD;&#xA;Phase 2.2 Fix Topology Constraints&#xD;&#xA;Phase 2.2 Fix Topology Constraints | Checksum: 11f501085&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.395 ; gain = 52.004&#xD;&#xA;&#xD;&#xA;Phase 2.3 Pre Route Cleanup&#xD;&#xA;Phase 2.3 Pre Route Cleanup | Checksum: 11f501085&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1145.395 ; gain = 52.004&#xD;&#xA; Number of Nodes with overlaps = 0&#xD;&#xA;&#xD;&#xA;Phase 2.4 Update Timing&#xD;&#xA;Phase 2.4 Update Timing | Checksum: 1e8435a4c&#xD;&#xA;&#xD;&#xA;Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1146.008 ; gain = 52.617" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:10:51.204+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;src_axi0_TREADY&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;src_axi0_TREADY&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:10:41.214+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:10:41.203+0800" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:10:41.192+0800" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xD;&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:10:06.012+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Mat2AXIvideo_U0/ap_done_reg_reg) is unused and will be removed from module test_pattern1.&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 714.602 ; gain = 481.008&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Applying XDC Timing Constraints&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 725.027 ; gain = 491.434&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Timing Optimization&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 755.172 ; gain = 521.578&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Technology Mapping&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 759.371 ; gain = 525.777&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Flattening Before IO Insertion&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Final Netlist Cleanup&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 759.371 ; gain = 525.777&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report Check Netlist: &#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xD;&#xA;+------+------------------+-------+---------+-------+------------------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Instances&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 759.371 ; gain = 525.777&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report RTL Partitions: &#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;| |RTL Partition |Replication |Instances |&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;+-+--------------+------------+----------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Rebuilding User Hierarchy&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 759.371 ; gain = 525.777&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Ports&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 759.371 ; gain = 525.777&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Handling Custom Attributes&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 759.371 ; gain = 525.777&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Renaming Generated Nets&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 759.371 ; gain = 525.777&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Start Writing Synthesis Report&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;&#xD;&#xA;Report BlackBoxes: &#xD;&#xA;+-+--------------+----------+&#xD;&#xA;| |BlackBox name |Instances |&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;+-+--------------+----------+&#xD;&#xA;&#xD;&#xA;Report Cell Usage: &#xD;&#xA;+------+-----+------+&#xD;&#xA;|      |Cell |Count |&#xD;&#xA;+------+-----+------+&#xD;&#xA;|1     |LUT1 |     8|&#xD;&#xA;|2     |LUT2 |    15|&#xD;&#xA;|3     |LUT3 |    39|&#xD;&#xA;|4     |LUT4 |    37|&#xD;&#xA;|5     |LUT5 |    50|&#xD;&#xA;|6     |LUT6 |    50|&#xD;&#xA;|7     |FDRE |   152|&#xD;&#xA;|8     |FDSE |    11|&#xD;&#xA;+------+-----+------+&#xD;&#xA;&#xD;&#xA;Report Instance Areas: &#xD;&#xA;+------+--------------------------+------------------------+------+&#xD;&#xA;|      |Instance                  |Module                  |Cells |&#xD;&#xA;+------+--------------------------+------------------------+------+&#xD;&#xA;|1     |top                       |                        |   362|&#xD;&#xA;|2     |  Loop_loop_height1_pr_U0 |Loop_loop_height1_pr    |   135|&#xD;&#xA;|3     |  Mat2AXIvideo_U0         |Mat2AXIvideo            |   175|&#xD;&#xA;|4     |  imag0_0_data_stream_1_U |fifo_w8_d1_A            |    17|&#xD;&#xA;|5     |    U_fifo_w8_d1_A_ram    |fifo_w8_d1_A_shiftReg_3 |     9|&#xD;&#xA;|6     |  imag0_0_data_stream_2_U |fifo_w8_d1_A_0          |    17|&#xD;&#xA;|7     |    U_fifo_w8_d1_A_ram    |fifo_w8_d1_A_shiftReg_2 |     9|&#xD;&#xA;|8     |  imag0_0_data_stream_s_U |fifo_w8_d1_A_1          |    17|&#xD;&#xA;|9     |    U_fifo_w8_d1_A_ram    |fifo_w8_d1_A_shiftReg   |     9|&#xD;&#xA;+------+--------------------------+------------------------+------+&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 759.371 ; gain = 525.777&#xD;&#xA;---------------------------------------------------------------------------------&#xD;&#xA;Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.&#xD;&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 759.371 ; gain = 192.633&#xD;&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 759.371 ; gain = 525.777" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:47.814+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (Loop_loop_height1_pr_U0/ap_done_reg_reg) is unused and will be removed from module test_pattern1." projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.804+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design test_pattern1 has port src_axi0_TDEST[0] driven by constant 0" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.796+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design test_pattern1 has port src_axi0_TID[0] driven by constant 0" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.790+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design test_pattern1 has port src_axi0_TSTRB[0] driven by constant 0" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.786+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design test_pattern1 has port src_axi0_TSTRB[1] driven by constant 0" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.781+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design test_pattern1 has port src_axi0_TSTRB[2] driven by constant 0" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.777+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design test_pattern1 has port src_axi0_TKEEP[0] driven by constant 1" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.773+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design test_pattern1 has port src_axi0_TKEEP[1] driven by constant 1" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.769+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-3917] design test_pattern1 has port src_axi0_TKEEP[2] driven by constant 1" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.765+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Mat2AXIvideo_U0/t_V_1_reg_152_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Mat2AXIvideo.v:490]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:37.761+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element Loop_loop_height1_pr_U0/t_V_1_reg_114_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Loop_loop_height1_pr.v:213]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:32.776+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_152_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Mat2AXIvideo.v:490]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:32.769+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element t_V_1_reg_114_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Loop_loop_height1_pr.v:213]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:32.761+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Mat2AXIvideo.v:370]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:22.790+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Mat2AXIvideo.v:308]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:22.786+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Mat2AXIvideo.v:282]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:22.776+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Mat2AXIvideo.v:256]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:22.770+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Loop_loop_height1_pr.v:437]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:22.752+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Loop_loop_height1_pr.v:435]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:22.752+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Loop_loop_height1_pr.v:433]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:22.752+0800" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [D:/BaiduNetdiskDownload/P10_SD_VGA_m/IP_REPO/VIP/TestPattern/TestPattern/impl/verilog/Loop_loop_height1_pr.v:431]" projectName="TestPattern" solutionName="TestPattern" date="2020-08-15T23:09:22.750+0800" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
