# FPGA-Fitness-Scheduler
A Verilog-based fitness scheduler for FPGAs. This project, for the Digital Logic Lab course, calculates and times a series of workout and rest intervals based on user inputs.
