Time resolution is 1 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 103780621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 103780621 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 103780430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 103780621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 103780621 ps, Ref Event Time Stamp: 103780430 ps, Data Event Time Stamp: 103780621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 104250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 104250645 ps, Data Event Time Stamp: 103780621 ps, Ref Event Time Stamp: 104250430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 104250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 104250645 ps, Ref Event Time Stamp: 104250430 ps, Data Event Time Stamp: 104250645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 207940621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 207940621 ps, Data Event Time Stamp: 104250645 ps, Ref Event Time Stamp: 207940430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 207940621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 207940621 ps, Ref Event Time Stamp: 207940430 ps, Data Event Time Stamp: 207940621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 208410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 208410645 ps, Data Event Time Stamp: 207940621 ps, Ref Event Time Stamp: 208410430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 208410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 208410645 ps, Ref Event Time Stamp: 208410430 ps, Data Event Time Stamp: 208410645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 312100621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 312100621 ps, Data Event Time Stamp: 208410645 ps, Ref Event Time Stamp: 312100430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 312100621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 312100621 ps, Ref Event Time Stamp: 312100430 ps, Data Event Time Stamp: 312100621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 312570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 312570645 ps, Data Event Time Stamp: 312100621 ps, Ref Event Time Stamp: 312570430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 312570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 312570645 ps, Ref Event Time Stamp: 312570430 ps, Data Event Time Stamp: 312570645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 416260621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 416260621 ps, Data Event Time Stamp: 312570645 ps, Ref Event Time Stamp: 416260430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 416260621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 416260621 ps, Ref Event Time Stamp: 416260430 ps, Data Event Time Stamp: 416260621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 416730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 416730645 ps, Data Event Time Stamp: 416260621 ps, Ref Event Time Stamp: 416730430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 416730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 416730645 ps, Ref Event Time Stamp: 416730430 ps, Data Event Time Stamp: 416730645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 520420621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 520420621 ps, Data Event Time Stamp: 416730645 ps, Ref Event Time Stamp: 520420430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 520420621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 520420621 ps, Ref Event Time Stamp: 520420430 ps, Data Event Time Stamp: 520420621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 520890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 520890645 ps, Data Event Time Stamp: 520420621 ps, Ref Event Time Stamp: 520890430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 520890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 520890645 ps, Ref Event Time Stamp: 520890430 ps, Data Event Time Stamp: 520890645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDPE.v" Line 170: Timing violation in scope /uart_top_tb/uut/transmitter_1/Tx_data_out_reg/TChk170_3975 at time 520910611 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 520910611 ps, Data Event Time Stamp: 312592876 ps, Ref Event Time Stamp: 520910430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDPE.v" Line 170: Timing violation in scope /uart_top_tb/uut/transmitter_1/Tx_data_out_reg/TChk170_3975 at time 520910611 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 520910611 ps, Ref Event Time Stamp: 520910430 ps, Data Event Time Stamp: 520910611 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 624580621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 624580621 ps, Data Event Time Stamp: 520890645 ps, Ref Event Time Stamp: 624580430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 624580621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 624580621 ps, Ref Event Time Stamp: 624580430 ps, Data Event Time Stamp: 624580621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 625050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 625050645 ps, Data Event Time Stamp: 624580621 ps, Ref Event Time Stamp: 625050430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 625050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 625050645 ps, Ref Event Time Stamp: 625050430 ps, Data Event Time Stamp: 625050645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 728740621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 728740621 ps, Data Event Time Stamp: 625050645 ps, Ref Event Time Stamp: 728740430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 728740621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 728740621 ps, Ref Event Time Stamp: 728740430 ps, Data Event Time Stamp: 728740621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 729210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 729210645 ps, Data Event Time Stamp: 728740621 ps, Ref Event Time Stamp: 729210430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 729210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 729210645 ps, Ref Event Time Stamp: 729210430 ps, Data Event Time Stamp: 729210645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 832900621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 832900621 ps, Data Event Time Stamp: 729210645 ps, Ref Event Time Stamp: 832900430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 832900621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 832900621 ps, Ref Event Time Stamp: 832900430 ps, Data Event Time Stamp: 832900621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 833370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 833370645 ps, Data Event Time Stamp: 832900621 ps, Ref Event Time Stamp: 833370430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 833370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 833370645 ps, Ref Event Time Stamp: 833370430 ps, Data Event Time Stamp: 833370645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 937060621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 937060621 ps, Data Event Time Stamp: 833370645 ps, Ref Event Time Stamp: 937060430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 937060621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 937060621 ps, Ref Event Time Stamp: 937060430 ps, Data Event Time Stamp: 937060621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 937530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 937530645 ps, Data Event Time Stamp: 937060621 ps, Ref Event Time Stamp: 937530430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 937530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 937530645 ps, Ref Event Time Stamp: 937530430 ps, Data Event Time Stamp: 937530645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1041220621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1041220621 ps, Data Event Time Stamp: 937530645 ps, Ref Event Time Stamp: 1041220430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1041220621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1041220621 ps, Ref Event Time Stamp: 1041220430 ps, Data Event Time Stamp: 1041220621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1041690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1041690645 ps, Data Event Time Stamp: 1041220621 ps, Ref Event Time Stamp: 1041690430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1041690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1041690645 ps, Ref Event Time Stamp: 1041690430 ps, Data Event Time Stamp: 1041690645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1145380621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1145380621 ps, Data Event Time Stamp: 1041690645 ps, Ref Event Time Stamp: 1145380430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1145380621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1145380621 ps, Ref Event Time Stamp: 1145380430 ps, Data Event Time Stamp: 1145380621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1145850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1145850645 ps, Data Event Time Stamp: 1145380621 ps, Ref Event Time Stamp: 1145850430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1145850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1145850645 ps, Ref Event Time Stamp: 1145850430 ps, Data Event Time Stamp: 1145850645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1249540621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1249540621 ps, Data Event Time Stamp: 1145850645 ps, Ref Event Time Stamp: 1249540430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1249540621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1249540621 ps, Ref Event Time Stamp: 1249540430 ps, Data Event Time Stamp: 1249540621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1250010645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1250010645 ps, Data Event Time Stamp: 1249540621 ps, Ref Event Time Stamp: 1250010430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1250010645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1250010645 ps, Ref Event Time Stamp: 1250010430 ps, Data Event Time Stamp: 1250010645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1353700621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1353700621 ps, Data Event Time Stamp: 1250010645 ps, Ref Event Time Stamp: 1353700430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1353700621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1353700621 ps, Ref Event Time Stamp: 1353700430 ps, Data Event Time Stamp: 1353700621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1354170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1354170645 ps, Data Event Time Stamp: 1353700621 ps, Ref Event Time Stamp: 1354170430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1354170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1354170645 ps, Ref Event Time Stamp: 1354170430 ps, Data Event Time Stamp: 1354170645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1457860621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1457860621 ps, Data Event Time Stamp: 1354170645 ps, Ref Event Time Stamp: 1457860430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1457860621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1457860621 ps, Ref Event Time Stamp: 1457860430 ps, Data Event Time Stamp: 1457860621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1458330645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1458330645 ps, Data Event Time Stamp: 1457860621 ps, Ref Event Time Stamp: 1458330430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1458330645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1458330645 ps, Ref Event Time Stamp: 1458330430 ps, Data Event Time Stamp: 1458330645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1562020621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1562020621 ps, Data Event Time Stamp: 1458330645 ps, Ref Event Time Stamp: 1562020430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1562020621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1562020621 ps, Ref Event Time Stamp: 1562020430 ps, Data Event Time Stamp: 1562020621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1562490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1562490645 ps, Data Event Time Stamp: 1562020621 ps, Ref Event Time Stamp: 1562490430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1562490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1562490645 ps, Ref Event Time Stamp: 1562490430 ps, Data Event Time Stamp: 1562490645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1666180621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1666180621 ps, Data Event Time Stamp: 1562490645 ps, Ref Event Time Stamp: 1666180430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1666180621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1666180621 ps, Ref Event Time Stamp: 1666180430 ps, Data Event Time Stamp: 1666180621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1666650645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1666650645 ps, Data Event Time Stamp: 1666180621 ps, Ref Event Time Stamp: 1666650430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1666650645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1666650645 ps, Ref Event Time Stamp: 1666650430 ps, Data Event Time Stamp: 1666650645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1770340621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1770340621 ps, Data Event Time Stamp: 1666650645 ps, Ref Event Time Stamp: 1770340430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1770340621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1770340621 ps, Ref Event Time Stamp: 1770340430 ps, Data Event Time Stamp: 1770340621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1770810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1770810645 ps, Data Event Time Stamp: 1770340621 ps, Ref Event Time Stamp: 1770810430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1770810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1770810645 ps, Ref Event Time Stamp: 1770810430 ps, Data Event Time Stamp: 1770810645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1874500621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1874500621 ps, Data Event Time Stamp: 1770810645 ps, Ref Event Time Stamp: 1874500430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1874500621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1874500621 ps, Ref Event Time Stamp: 1874500430 ps, Data Event Time Stamp: 1874500621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1874970645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1874970645 ps, Data Event Time Stamp: 1874500621 ps, Ref Event Time Stamp: 1874970430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1874970645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1874970645 ps, Ref Event Time Stamp: 1874970430 ps, Data Event Time Stamp: 1874970645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1978660621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1978660621 ps, Data Event Time Stamp: 1874970645 ps, Ref Event Time Stamp: 1978660430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1978660621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1978660621 ps, Ref Event Time Stamp: 1978660430 ps, Data Event Time Stamp: 1978660621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1979130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 1979130645 ps, Data Event Time Stamp: 1978660621 ps, Ref Event Time Stamp: 1979130430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 1979130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 1979130645 ps, Ref Event Time Stamp: 1979130430 ps, Data Event Time Stamp: 1979130645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2082820621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2082820621 ps, Data Event Time Stamp: 1979130645 ps, Ref Event Time Stamp: 2082820430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2082820621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2082820621 ps, Ref Event Time Stamp: 2082820430 ps, Data Event Time Stamp: 2082820621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2083290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2083290645 ps, Data Event Time Stamp: 2082820621 ps, Ref Event Time Stamp: 2083290430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2083290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2083290645 ps, Ref Event Time Stamp: 2083290430 ps, Data Event Time Stamp: 2083290645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2186980621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2186980621 ps, Data Event Time Stamp: 2083290645 ps, Ref Event Time Stamp: 2186980430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2186980621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2186980621 ps, Ref Event Time Stamp: 2186980430 ps, Data Event Time Stamp: 2186980621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2187450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2187450645 ps, Data Event Time Stamp: 2186980621 ps, Ref Event Time Stamp: 2187450430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2187450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2187450645 ps, Ref Event Time Stamp: 2187450430 ps, Data Event Time Stamp: 2187450645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2291140621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2291140621 ps, Data Event Time Stamp: 2187450645 ps, Ref Event Time Stamp: 2291140430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2291140621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2291140621 ps, Ref Event Time Stamp: 2291140430 ps, Data Event Time Stamp: 2291140621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2291610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2291610645 ps, Data Event Time Stamp: 2291140621 ps, Ref Event Time Stamp: 2291610430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2291610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2291610645 ps, Ref Event Time Stamp: 2291610430 ps, Data Event Time Stamp: 2291610645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2395300621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2395300621 ps, Data Event Time Stamp: 2291610645 ps, Ref Event Time Stamp: 2395300430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2395300621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2395300621 ps, Ref Event Time Stamp: 2395300430 ps, Data Event Time Stamp: 2395300621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2395770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2395770645 ps, Data Event Time Stamp: 2395300621 ps, Ref Event Time Stamp: 2395770430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2395770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2395770645 ps, Ref Event Time Stamp: 2395770430 ps, Data Event Time Stamp: 2395770645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2499460621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2499460621 ps, Data Event Time Stamp: 2395770645 ps, Ref Event Time Stamp: 2499460430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2499460621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2499460621 ps, Ref Event Time Stamp: 2499460430 ps, Data Event Time Stamp: 2499460621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2499930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2499930645 ps, Data Event Time Stamp: 2499460621 ps, Ref Event Time Stamp: 2499930430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2499930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2499930645 ps, Ref Event Time Stamp: 2499930430 ps, Data Event Time Stamp: 2499930645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2603620621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2603620621 ps, Data Event Time Stamp: 2499930645 ps, Ref Event Time Stamp: 2603620430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2603620621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2603620621 ps, Ref Event Time Stamp: 2603620430 ps, Data Event Time Stamp: 2603620621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2604090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2604090645 ps, Data Event Time Stamp: 2603620621 ps, Ref Event Time Stamp: 2604090430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2604090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2604090645 ps, Ref Event Time Stamp: 2604090430 ps, Data Event Time Stamp: 2604090645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2707780621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2707780621 ps, Data Event Time Stamp: 2604090645 ps, Ref Event Time Stamp: 2707780430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2707780621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2707780621 ps, Ref Event Time Stamp: 2707780430 ps, Data Event Time Stamp: 2707780621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2708250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2708250645 ps, Data Event Time Stamp: 2707780621 ps, Ref Event Time Stamp: 2708250430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2708250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2708250645 ps, Ref Event Time Stamp: 2708250430 ps, Data Event Time Stamp: 2708250645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2811940621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2811940621 ps, Data Event Time Stamp: 2708250645 ps, Ref Event Time Stamp: 2811940430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2811940621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2811940621 ps, Ref Event Time Stamp: 2811940430 ps, Data Event Time Stamp: 2811940621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2812410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2812410645 ps, Data Event Time Stamp: 2811940621 ps, Ref Event Time Stamp: 2812410430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2812410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2812410645 ps, Ref Event Time Stamp: 2812410430 ps, Data Event Time Stamp: 2812410645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2916100621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2916100621 ps, Data Event Time Stamp: 2812410645 ps, Ref Event Time Stamp: 2916100430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2916100621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2916100621 ps, Ref Event Time Stamp: 2916100430 ps, Data Event Time Stamp: 2916100621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2916570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 2916570645 ps, Data Event Time Stamp: 2916100621 ps, Ref Event Time Stamp: 2916570430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 2916570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 2916570645 ps, Ref Event Time Stamp: 2916570430 ps, Data Event Time Stamp: 2916570645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3020260621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3020260621 ps, Data Event Time Stamp: 2916570645 ps, Ref Event Time Stamp: 3020260430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3020260621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3020260621 ps, Ref Event Time Stamp: 3020260430 ps, Data Event Time Stamp: 3020260621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3020730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3020730645 ps, Data Event Time Stamp: 3020260621 ps, Ref Event Time Stamp: 3020730430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3020730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3020730645 ps, Ref Event Time Stamp: 3020730430 ps, Data Event Time Stamp: 3020730645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3124420621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3124420621 ps, Data Event Time Stamp: 3020730645 ps, Ref Event Time Stamp: 3124420430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3124420621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3124420621 ps, Ref Event Time Stamp: 3124420430 ps, Data Event Time Stamp: 3124420621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3124890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3124890645 ps, Data Event Time Stamp: 3124420621 ps, Ref Event Time Stamp: 3124890430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3124890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3124890645 ps, Ref Event Time Stamp: 3124890430 ps, Data Event Time Stamp: 3124890645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3228580621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3228580621 ps, Data Event Time Stamp: 3124890645 ps, Ref Event Time Stamp: 3228580430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3228580621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3228580621 ps, Ref Event Time Stamp: 3228580430 ps, Data Event Time Stamp: 3228580621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3229050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3229050645 ps, Data Event Time Stamp: 3228580621 ps, Ref Event Time Stamp: 3229050430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3229050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3229050645 ps, Ref Event Time Stamp: 3229050430 ps, Data Event Time Stamp: 3229050645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3332740621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3332740621 ps, Data Event Time Stamp: 3229050645 ps, Ref Event Time Stamp: 3332740430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3332740621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3332740621 ps, Ref Event Time Stamp: 3332740430 ps, Data Event Time Stamp: 3332740621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3333210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3333210645 ps, Data Event Time Stamp: 3332740621 ps, Ref Event Time Stamp: 3333210430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3333210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3333210645 ps, Ref Event Time Stamp: 3333210430 ps, Data Event Time Stamp: 3333210645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3436900621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3436900621 ps, Data Event Time Stamp: 3333210645 ps, Ref Event Time Stamp: 3436900430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3436900621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3436900621 ps, Ref Event Time Stamp: 3436900430 ps, Data Event Time Stamp: 3436900621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3437370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3437370645 ps, Data Event Time Stamp: 3436900621 ps, Ref Event Time Stamp: 3437370430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3437370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3437370645 ps, Ref Event Time Stamp: 3437370430 ps, Data Event Time Stamp: 3437370645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3541060621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3541060621 ps, Data Event Time Stamp: 3437370645 ps, Ref Event Time Stamp: 3541060430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3541060621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3541060621 ps, Ref Event Time Stamp: 3541060430 ps, Data Event Time Stamp: 3541060621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3541530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3541530645 ps, Data Event Time Stamp: 3541060621 ps, Ref Event Time Stamp: 3541530430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3541530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3541530645 ps, Ref Event Time Stamp: 3541530430 ps, Data Event Time Stamp: 3541530645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3645220621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3645220621 ps, Data Event Time Stamp: 3541530645 ps, Ref Event Time Stamp: 3645220430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3645220621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3645220621 ps, Ref Event Time Stamp: 3645220430 ps, Data Event Time Stamp: 3645220621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3645690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3645690645 ps, Data Event Time Stamp: 3645220621 ps, Ref Event Time Stamp: 3645690430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3645690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3645690645 ps, Ref Event Time Stamp: 3645690430 ps, Data Event Time Stamp: 3645690645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3749380621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3749380621 ps, Data Event Time Stamp: 3645690645 ps, Ref Event Time Stamp: 3749380430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3749380621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3749380621 ps, Ref Event Time Stamp: 3749380430 ps, Data Event Time Stamp: 3749380621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3749850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3749850645 ps, Data Event Time Stamp: 3749380621 ps, Ref Event Time Stamp: 3749850430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3749850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3749850645 ps, Ref Event Time Stamp: 3749850430 ps, Data Event Time Stamp: 3749850645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3853540621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3853540621 ps, Data Event Time Stamp: 3749850645 ps, Ref Event Time Stamp: 3853540430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3853540621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3853540621 ps, Ref Event Time Stamp: 3853540430 ps, Data Event Time Stamp: 3853540621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3854010645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3854010645 ps, Data Event Time Stamp: 3853540621 ps, Ref Event Time Stamp: 3854010430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3854010645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3854010645 ps, Ref Event Time Stamp: 3854010430 ps, Data Event Time Stamp: 3854010645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3957700621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3957700621 ps, Data Event Time Stamp: 3854010645 ps, Ref Event Time Stamp: 3957700430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3957700621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3957700621 ps, Ref Event Time Stamp: 3957700430 ps, Data Event Time Stamp: 3957700621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3958170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 3958170645 ps, Data Event Time Stamp: 3957700621 ps, Ref Event Time Stamp: 3958170430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 3958170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 3958170645 ps, Ref Event Time Stamp: 3958170430 ps, Data Event Time Stamp: 3958170645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4061860621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4061860621 ps, Data Event Time Stamp: 3958170645 ps, Ref Event Time Stamp: 4061860430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4061860621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4061860621 ps, Ref Event Time Stamp: 4061860430 ps, Data Event Time Stamp: 4061860621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4062330645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4062330645 ps, Data Event Time Stamp: 4061860621 ps, Ref Event Time Stamp: 4062330430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4062330645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4062330645 ps, Ref Event Time Stamp: 4062330430 ps, Data Event Time Stamp: 4062330645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4166020621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4166020621 ps, Data Event Time Stamp: 4062330645 ps, Ref Event Time Stamp: 4166020430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4166020621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4166020621 ps, Ref Event Time Stamp: 4166020430 ps, Data Event Time Stamp: 4166020621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4166490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4166490645 ps, Data Event Time Stamp: 4166020621 ps, Ref Event Time Stamp: 4166490430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4166490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4166490645 ps, Ref Event Time Stamp: 4166490430 ps, Data Event Time Stamp: 4166490645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4270180621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4270180621 ps, Data Event Time Stamp: 4166490645 ps, Ref Event Time Stamp: 4270180430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4270180621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4270180621 ps, Ref Event Time Stamp: 4270180430 ps, Data Event Time Stamp: 4270180621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4270650645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4270650645 ps, Data Event Time Stamp: 4270180621 ps, Ref Event Time Stamp: 4270650430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4270650645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4270650645 ps, Ref Event Time Stamp: 4270650430 ps, Data Event Time Stamp: 4270650645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4374340621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4374340621 ps, Data Event Time Stamp: 4270650645 ps, Ref Event Time Stamp: 4374340430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4374340621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4374340621 ps, Ref Event Time Stamp: 4374340430 ps, Data Event Time Stamp: 4374340621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4374810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4374810645 ps, Data Event Time Stamp: 4374340621 ps, Ref Event Time Stamp: 4374810430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4374810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4374810645 ps, Ref Event Time Stamp: 4374810430 ps, Data Event Time Stamp: 4374810645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4478500621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4478500621 ps, Data Event Time Stamp: 4374810645 ps, Ref Event Time Stamp: 4478500430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4478500621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4478500621 ps, Ref Event Time Stamp: 4478500430 ps, Data Event Time Stamp: 4478500621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4478970645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4478970645 ps, Data Event Time Stamp: 4478500621 ps, Ref Event Time Stamp: 4478970430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4478970645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4478970645 ps, Ref Event Time Stamp: 4478970430 ps, Data Event Time Stamp: 4478970645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4582660621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4582660621 ps, Data Event Time Stamp: 4478970645 ps, Ref Event Time Stamp: 4582660430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4582660621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4582660621 ps, Ref Event Time Stamp: 4582660430 ps, Data Event Time Stamp: 4582660621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4583130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4583130645 ps, Data Event Time Stamp: 4582660621 ps, Ref Event Time Stamp: 4583130430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4583130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4583130645 ps, Ref Event Time Stamp: 4583130430 ps, Data Event Time Stamp: 4583130645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4686820621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4686820621 ps, Data Event Time Stamp: 4583130645 ps, Ref Event Time Stamp: 4686820430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4686820621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4686820621 ps, Ref Event Time Stamp: 4686820430 ps, Data Event Time Stamp: 4686820621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4687290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4687290645 ps, Data Event Time Stamp: 4686820621 ps, Ref Event Time Stamp: 4687290430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4687290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4687290645 ps, Ref Event Time Stamp: 4687290430 ps, Data Event Time Stamp: 4687290645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4790980621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4790980621 ps, Data Event Time Stamp: 4687290645 ps, Ref Event Time Stamp: 4790980430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4790980621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4790980621 ps, Ref Event Time Stamp: 4790980430 ps, Data Event Time Stamp: 4790980621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4791450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4791450645 ps, Data Event Time Stamp: 4790980621 ps, Ref Event Time Stamp: 4791450430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4791450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4791450645 ps, Ref Event Time Stamp: 4791450430 ps, Data Event Time Stamp: 4791450645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4895140621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4895140621 ps, Data Event Time Stamp: 4791450645 ps, Ref Event Time Stamp: 4895140430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4895140621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4895140621 ps, Ref Event Time Stamp: 4895140430 ps, Data Event Time Stamp: 4895140621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4895610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4895610645 ps, Data Event Time Stamp: 4895140621 ps, Ref Event Time Stamp: 4895610430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4895610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4895610645 ps, Ref Event Time Stamp: 4895610430 ps, Data Event Time Stamp: 4895610645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4999300621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4999300621 ps, Data Event Time Stamp: 4895610645 ps, Ref Event Time Stamp: 4999300430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4999300621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4999300621 ps, Ref Event Time Stamp: 4999300430 ps, Data Event Time Stamp: 4999300621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4999770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 4999770645 ps, Data Event Time Stamp: 4999300621 ps, Ref Event Time Stamp: 4999770430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 4999770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 4999770645 ps, Ref Event Time Stamp: 4999770430 ps, Data Event Time Stamp: 4999770645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5103460621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5103460621 ps, Data Event Time Stamp: 4999770645 ps, Ref Event Time Stamp: 5103460430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5103460621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5103460621 ps, Ref Event Time Stamp: 5103460430 ps, Data Event Time Stamp: 5103460621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5103930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5103930645 ps, Data Event Time Stamp: 5103460621 ps, Ref Event Time Stamp: 5103930430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5103930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5103930645 ps, Ref Event Time Stamp: 5103930430 ps, Data Event Time Stamp: 5103930645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5207620621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5207620621 ps, Data Event Time Stamp: 5103930645 ps, Ref Event Time Stamp: 5207620430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5207620621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5207620621 ps, Ref Event Time Stamp: 5207620430 ps, Data Event Time Stamp: 5207620621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5208090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5208090645 ps, Data Event Time Stamp: 5207620621 ps, Ref Event Time Stamp: 5208090430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5208090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5208090645 ps, Ref Event Time Stamp: 5208090430 ps, Data Event Time Stamp: 5208090645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5311780621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5311780621 ps, Data Event Time Stamp: 5208090645 ps, Ref Event Time Stamp: 5311780430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5311780621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5311780621 ps, Ref Event Time Stamp: 5311780430 ps, Data Event Time Stamp: 5311780621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5312250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5312250645 ps, Data Event Time Stamp: 5311780621 ps, Ref Event Time Stamp: 5312250430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5312250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5312250645 ps, Ref Event Time Stamp: 5312250430 ps, Data Event Time Stamp: 5312250645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5415940621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5415940621 ps, Data Event Time Stamp: 5312250645 ps, Ref Event Time Stamp: 5415940430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5415940621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5415940621 ps, Ref Event Time Stamp: 5415940430 ps, Data Event Time Stamp: 5415940621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5416410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5416410645 ps, Data Event Time Stamp: 5415940621 ps, Ref Event Time Stamp: 5416410430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5416410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5416410645 ps, Ref Event Time Stamp: 5416410430 ps, Data Event Time Stamp: 5416410645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5520100621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5520100621 ps, Data Event Time Stamp: 5416410645 ps, Ref Event Time Stamp: 5520100430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5520100621 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5520100621 ps, Ref Event Time Stamp: 5520100430 ps, Data Event Time Stamp: 5520100621 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5520570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5520570645 ps, Data Event Time Stamp: 5520100621 ps, Ref Event Time Stamp: 5520570430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5520570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5520570645 ps, Ref Event Time Stamp: 5520570430 ps, Data Event Time Stamp: 5520570645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5558690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5558690645 ps, Data Event Time Stamp: 5558340851 ps, Ref Event Time Stamp: 5558690430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5558690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5558690645 ps, Ref Event Time Stamp: 5558690430 ps, Data Event Time Stamp: 5558690645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5567370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5567370645 ps, Data Event Time Stamp: 5567020851 ps, Ref Event Time Stamp: 5567370430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5567370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5567370645 ps, Ref Event Time Stamp: 5567370430 ps, Data Event Time Stamp: 5567370645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5576050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5576050645 ps, Data Event Time Stamp: 5575700851 ps, Ref Event Time Stamp: 5576050430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5576050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5576050645 ps, Ref Event Time Stamp: 5576050430 ps, Data Event Time Stamp: 5576050645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5584730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5584730645 ps, Data Event Time Stamp: 5584380851 ps, Ref Event Time Stamp: 5584730430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5584730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5584730645 ps, Ref Event Time Stamp: 5584730430 ps, Data Event Time Stamp: 5584730645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDPE.v" Line 170: Timing violation in scope /uart_top_tb/uut/transmitter_1/Tx_data_out_reg/TChk170_3975 at time 5592430611 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5592430611 ps, Data Event Time Stamp: 5575072876 ps, Ref Event Time Stamp: 5592430430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDPE.v" Line 170: Timing violation in scope /uart_top_tb/uut/transmitter_1/Tx_data_out_reg/TChk170_3975 at time 5592430611 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5592430611 ps, Ref Event Time Stamp: 5592430430 ps, Data Event Time Stamp: 5592430611 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5593410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5593410645 ps, Data Event Time Stamp: 5593060851 ps, Ref Event Time Stamp: 5593410430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5593410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5593410645 ps, Ref Event Time Stamp: 5593410430 ps, Data Event Time Stamp: 5593410645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5602090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5602090645 ps, Data Event Time Stamp: 5601740851 ps, Ref Event Time Stamp: 5602090430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5602090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5602090645 ps, Ref Event Time Stamp: 5602090430 ps, Data Event Time Stamp: 5602090645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5610770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5610770645 ps, Data Event Time Stamp: 5610420851 ps, Ref Event Time Stamp: 5610770430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5610770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5610770645 ps, Ref Event Time Stamp: 5610770430 ps, Data Event Time Stamp: 5610770645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5619450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5619450645 ps, Data Event Time Stamp: 5619100851 ps, Ref Event Time Stamp: 5619450430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5619450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5619450645 ps, Ref Event Time Stamp: 5619450430 ps, Data Event Time Stamp: 5619450645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5628130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5628130645 ps, Data Event Time Stamp: 5627780851 ps, Ref Event Time Stamp: 5628130430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5628130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5628130645 ps, Ref Event Time Stamp: 5628130430 ps, Data Event Time Stamp: 5628130645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5636810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5636810645 ps, Data Event Time Stamp: 5636460851 ps, Ref Event Time Stamp: 5636810430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5636810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5636810645 ps, Ref Event Time Stamp: 5636810430 ps, Data Event Time Stamp: 5636810645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5645490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5645490645 ps, Data Event Time Stamp: 5645140851 ps, Ref Event Time Stamp: 5645490430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5645490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5645490645 ps, Ref Event Time Stamp: 5645490430 ps, Data Event Time Stamp: 5645490645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5654170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5654170645 ps, Data Event Time Stamp: 5653820851 ps, Ref Event Time Stamp: 5654170430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5654170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5654170645 ps, Ref Event Time Stamp: 5654170430 ps, Data Event Time Stamp: 5654170645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5662850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5662850645 ps, Data Event Time Stamp: 5662500851 ps, Ref Event Time Stamp: 5662850430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5662850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5662850645 ps, Ref Event Time Stamp: 5662850430 ps, Data Event Time Stamp: 5662850645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5671530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5671530645 ps, Data Event Time Stamp: 5671180851 ps, Ref Event Time Stamp: 5671530430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5671530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5671530645 ps, Ref Event Time Stamp: 5671530430 ps, Data Event Time Stamp: 5671530645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5680210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5680210645 ps, Data Event Time Stamp: 5679860851 ps, Ref Event Time Stamp: 5680210430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5680210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5680210645 ps, Ref Event Time Stamp: 5680210430 ps, Data Event Time Stamp: 5680210645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5688890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5688890645 ps, Data Event Time Stamp: 5688540851 ps, Ref Event Time Stamp: 5688890430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5688890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5688890645 ps, Ref Event Time Stamp: 5688890430 ps, Data Event Time Stamp: 5688890645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5697570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5697570645 ps, Data Event Time Stamp: 5697220851 ps, Ref Event Time Stamp: 5697570430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5697570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5697570645 ps, Ref Event Time Stamp: 5697570430 ps, Data Event Time Stamp: 5697570645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5706250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5706250645 ps, Data Event Time Stamp: 5705900851 ps, Ref Event Time Stamp: 5706250430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5706250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5706250645 ps, Ref Event Time Stamp: 5706250430 ps, Data Event Time Stamp: 5706250645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5714930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5714930645 ps, Data Event Time Stamp: 5714580851 ps, Ref Event Time Stamp: 5714930430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5714930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5714930645 ps, Ref Event Time Stamp: 5714930430 ps, Data Event Time Stamp: 5714930645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5723610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5723610645 ps, Data Event Time Stamp: 5723260851 ps, Ref Event Time Stamp: 5723610430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5723610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5723610645 ps, Ref Event Time Stamp: 5723610430 ps, Data Event Time Stamp: 5723610645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5732290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5732290645 ps, Data Event Time Stamp: 5731940851 ps, Ref Event Time Stamp: 5732290430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5732290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5732290645 ps, Ref Event Time Stamp: 5732290430 ps, Data Event Time Stamp: 5732290645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5740970645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5740970645 ps, Data Event Time Stamp: 5740620851 ps, Ref Event Time Stamp: 5740970430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5740970645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5740970645 ps, Ref Event Time Stamp: 5740970430 ps, Data Event Time Stamp: 5740970645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5749650645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5749650645 ps, Data Event Time Stamp: 5749300851 ps, Ref Event Time Stamp: 5749650430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5749650645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5749650645 ps, Ref Event Time Stamp: 5749650430 ps, Data Event Time Stamp: 5749650645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5758330645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5758330645 ps, Data Event Time Stamp: 5757980851 ps, Ref Event Time Stamp: 5758330430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5758330645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5758330645 ps, Ref Event Time Stamp: 5758330430 ps, Data Event Time Stamp: 5758330645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5767010645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5767010645 ps, Data Event Time Stamp: 5766660851 ps, Ref Event Time Stamp: 5767010430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5767010645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5767010645 ps, Ref Event Time Stamp: 5767010430 ps, Data Event Time Stamp: 5767010645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5775690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5775690645 ps, Data Event Time Stamp: 5775340851 ps, Ref Event Time Stamp: 5775690430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5775690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5775690645 ps, Ref Event Time Stamp: 5775690430 ps, Data Event Time Stamp: 5775690645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5784370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5784370645 ps, Data Event Time Stamp: 5784020851 ps, Ref Event Time Stamp: 5784370430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5784370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5784370645 ps, Ref Event Time Stamp: 5784370430 ps, Data Event Time Stamp: 5784370645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5793050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5793050645 ps, Data Event Time Stamp: 5792700851 ps, Ref Event Time Stamp: 5793050430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5793050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5793050645 ps, Ref Event Time Stamp: 5793050430 ps, Data Event Time Stamp: 5793050645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5801730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5801730645 ps, Data Event Time Stamp: 5801380851 ps, Ref Event Time Stamp: 5801730430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5801730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5801730645 ps, Ref Event Time Stamp: 5801730430 ps, Data Event Time Stamp: 5801730645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5810410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5810410645 ps, Data Event Time Stamp: 5810060851 ps, Ref Event Time Stamp: 5810410430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5810410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5810410645 ps, Ref Event Time Stamp: 5810410430 ps, Data Event Time Stamp: 5810410645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5819090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5819090645 ps, Data Event Time Stamp: 5818740851 ps, Ref Event Time Stamp: 5819090430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5819090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5819090645 ps, Ref Event Time Stamp: 5819090430 ps, Data Event Time Stamp: 5819090645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5827770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5827770645 ps, Data Event Time Stamp: 5827420851 ps, Ref Event Time Stamp: 5827770430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5827770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5827770645 ps, Ref Event Time Stamp: 5827770430 ps, Data Event Time Stamp: 5827770645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5836450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5836450645 ps, Data Event Time Stamp: 5836100851 ps, Ref Event Time Stamp: 5836450430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5836450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5836450645 ps, Ref Event Time Stamp: 5836450430 ps, Data Event Time Stamp: 5836450645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5845130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5845130645 ps, Data Event Time Stamp: 5844780851 ps, Ref Event Time Stamp: 5845130430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5845130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5845130645 ps, Ref Event Time Stamp: 5845130430 ps, Data Event Time Stamp: 5845130645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5853810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5853810645 ps, Data Event Time Stamp: 5853460851 ps, Ref Event Time Stamp: 5853810430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5853810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5853810645 ps, Ref Event Time Stamp: 5853810430 ps, Data Event Time Stamp: 5853810645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5862490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5862490645 ps, Data Event Time Stamp: 5862140851 ps, Ref Event Time Stamp: 5862490430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5862490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5862490645 ps, Ref Event Time Stamp: 5862490430 ps, Data Event Time Stamp: 5862490645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5871170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5871170645 ps, Data Event Time Stamp: 5870820851 ps, Ref Event Time Stamp: 5871170430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5871170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5871170645 ps, Ref Event Time Stamp: 5871170430 ps, Data Event Time Stamp: 5871170645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5879850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5879850645 ps, Data Event Time Stamp: 5879500851 ps, Ref Event Time Stamp: 5879850430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5879850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5879850645 ps, Ref Event Time Stamp: 5879850430 ps, Data Event Time Stamp: 5879850645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5888530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5888530645 ps, Data Event Time Stamp: 5888180851 ps, Ref Event Time Stamp: 5888530430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5888530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5888530645 ps, Ref Event Time Stamp: 5888530430 ps, Data Event Time Stamp: 5888530645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5897210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5897210645 ps, Data Event Time Stamp: 5896860851 ps, Ref Event Time Stamp: 5897210430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5897210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5897210645 ps, Ref Event Time Stamp: 5897210430 ps, Data Event Time Stamp: 5897210645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5905890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5905890645 ps, Data Event Time Stamp: 5905540851 ps, Ref Event Time Stamp: 5905890430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5905890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5905890645 ps, Ref Event Time Stamp: 5905890430 ps, Data Event Time Stamp: 5905890645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5914570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5914570645 ps, Data Event Time Stamp: 5914220851 ps, Ref Event Time Stamp: 5914570430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5914570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5914570645 ps, Ref Event Time Stamp: 5914570430 ps, Data Event Time Stamp: 5914570645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5923250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5923250645 ps, Data Event Time Stamp: 5922900851 ps, Ref Event Time Stamp: 5923250430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5923250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5923250645 ps, Ref Event Time Stamp: 5923250430 ps, Data Event Time Stamp: 5923250645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5931930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5931930645 ps, Data Event Time Stamp: 5931580851 ps, Ref Event Time Stamp: 5931930430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5931930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5931930645 ps, Ref Event Time Stamp: 5931930430 ps, Data Event Time Stamp: 5931930645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5940610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5940610645 ps, Data Event Time Stamp: 5940260851 ps, Ref Event Time Stamp: 5940610430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5940610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5940610645 ps, Ref Event Time Stamp: 5940610430 ps, Data Event Time Stamp: 5940610645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5949290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5949290645 ps, Data Event Time Stamp: 5948940851 ps, Ref Event Time Stamp: 5949290430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5949290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5949290645 ps, Ref Event Time Stamp: 5949290430 ps, Data Event Time Stamp: 5949290645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5957970645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5957970645 ps, Data Event Time Stamp: 5957620851 ps, Ref Event Time Stamp: 5957970430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5957970645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5957970645 ps, Ref Event Time Stamp: 5957970430 ps, Data Event Time Stamp: 5957970645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5966650645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5966650645 ps, Data Event Time Stamp: 5966300851 ps, Ref Event Time Stamp: 5966650430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5966650645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5966650645 ps, Ref Event Time Stamp: 5966650430 ps, Data Event Time Stamp: 5966650645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5975330645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5975330645 ps, Data Event Time Stamp: 5974980851 ps, Ref Event Time Stamp: 5975330430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5975330645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5975330645 ps, Ref Event Time Stamp: 5975330430 ps, Data Event Time Stamp: 5975330645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5984010645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5984010645 ps, Data Event Time Stamp: 5983660851 ps, Ref Event Time Stamp: 5984010430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5984010645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5984010645 ps, Ref Event Time Stamp: 5984010430 ps, Data Event Time Stamp: 5984010645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5992690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 5992690645 ps, Data Event Time Stamp: 5992340851 ps, Ref Event Time Stamp: 5992690430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 5992690645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 5992690645 ps, Ref Event Time Stamp: 5992690430 ps, Data Event Time Stamp: 5992690645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6001370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6001370645 ps, Data Event Time Stamp: 6001020851 ps, Ref Event Time Stamp: 6001370430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6001370645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6001370645 ps, Ref Event Time Stamp: 6001370430 ps, Data Event Time Stamp: 6001370645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6010050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6010050645 ps, Data Event Time Stamp: 6009700851 ps, Ref Event Time Stamp: 6010050430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6010050645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6010050645 ps, Ref Event Time Stamp: 6010050430 ps, Data Event Time Stamp: 6010050645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6018730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6018730645 ps, Data Event Time Stamp: 6018380851 ps, Ref Event Time Stamp: 6018730430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6018730645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6018730645 ps, Ref Event Time Stamp: 6018730430 ps, Data Event Time Stamp: 6018730645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6027410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6027410645 ps, Data Event Time Stamp: 6027060851 ps, Ref Event Time Stamp: 6027410430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6027410645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6027410645 ps, Ref Event Time Stamp: 6027410430 ps, Data Event Time Stamp: 6027410645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6036090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6036090645 ps, Data Event Time Stamp: 6035740851 ps, Ref Event Time Stamp: 6036090430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6036090645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6036090645 ps, Ref Event Time Stamp: 6036090430 ps, Data Event Time Stamp: 6036090645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6044770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6044770645 ps, Data Event Time Stamp: 6044420851 ps, Ref Event Time Stamp: 6044770430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6044770645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6044770645 ps, Ref Event Time Stamp: 6044770430 ps, Data Event Time Stamp: 6044770645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6053450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6053450645 ps, Data Event Time Stamp: 6053100851 ps, Ref Event Time Stamp: 6053450430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6053450645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6053450645 ps, Ref Event Time Stamp: 6053450430 ps, Data Event Time Stamp: 6053450645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6062130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6062130645 ps, Data Event Time Stamp: 6061780851 ps, Ref Event Time Stamp: 6062130430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6062130645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6062130645 ps, Ref Event Time Stamp: 6062130430 ps, Data Event Time Stamp: 6062130645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6070810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6070810645 ps, Data Event Time Stamp: 6070460851 ps, Ref Event Time Stamp: 6070810430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6070810645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6070810645 ps, Ref Event Time Stamp: 6070810430 ps, Data Event Time Stamp: 6070810645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6079490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6079490645 ps, Data Event Time Stamp: 6079140851 ps, Ref Event Time Stamp: 6079490430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6079490645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6079490645 ps, Ref Event Time Stamp: 6079490430 ps, Data Event Time Stamp: 6079490645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6088170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6088170645 ps, Data Event Time Stamp: 6087820851 ps, Ref Event Time Stamp: 6088170430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6088170645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6088170645 ps, Ref Event Time Stamp: 6088170430 ps, Data Event Time Stamp: 6088170645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6096850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6096850645 ps, Data Event Time Stamp: 6096500851 ps, Ref Event Time Stamp: 6096850430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6096850645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6096850645 ps, Ref Event Time Stamp: 6096850430 ps, Data Event Time Stamp: 6096850645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6105530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6105530645 ps, Data Event Time Stamp: 6105180851 ps, Ref Event Time Stamp: 6105530430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6105530645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6105530645 ps, Ref Event Time Stamp: 6105530430 ps, Data Event Time Stamp: 6105530645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6114210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6114210645 ps, Data Event Time Stamp: 6113860851 ps, Ref Event Time Stamp: 6114210430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6114210645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6114210645 ps, Ref Event Time Stamp: 6114210430 ps, Data Event Time Stamp: 6114210645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6122890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6122890645 ps, Data Event Time Stamp: 6122540851 ps, Ref Event Time Stamp: 6122890430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6122890645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6122890645 ps, Ref Event Time Stamp: 6122890430 ps, Data Event Time Stamp: 6122890645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6131570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6131570645 ps, Data Event Time Stamp: 6131220851 ps, Ref Event Time Stamp: 6131570430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6131570645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6131570645 ps, Ref Event Time Stamp: 6131570430 ps, Data Event Time Stamp: 6131570645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6140250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6140250645 ps, Data Event Time Stamp: 6139900851 ps, Ref Event Time Stamp: 6140250430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6140250645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6140250645 ps, Ref Event Time Stamp: 6140250430 ps, Data Event Time Stamp: 6140250645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6148930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6148930645 ps, Data Event Time Stamp: 6148580851 ps, Ref Event Time Stamp: 6148930430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6148930645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6148930645 ps, Ref Event Time Stamp: 6148930430 ps, Data Event Time Stamp: 6148930645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6157610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6157610645 ps, Data Event Time Stamp: 6157260851 ps, Ref Event Time Stamp: 6157610430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6157610645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6157610645 ps, Ref Event Time Stamp: 6157610430 ps, Data Event Time Stamp: 6157610645 ps, Limit: 241 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6166290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $setup violation detected. Time: 6166290645 ps, Data Event Time Stamp: 6165940851 ps, Ref Event Time Stamp: 6166290430 ps, Limit: -45 ps
WARNING: "C:/Xilinx/Vivado/2024.1/data/verilog/src/unisims/FDCE.v" Line 170: Timing violation in scope /uart_top_tb/uut/BR_generator/clk_Tx_reg/TChk170_876 at time 6166290645 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 6166290645 ps, Ref Event Time Stamp: 6166290430 ps, Data Event Time Stamp: 6166290645 ps, Limit: 241 ps
$finish called at time : 6170020 ns : File "C:/Users/jsphtkn/Vivado Projects/sstu_project_2_UART/sstu_project_2_UART.srcs/sim_1/new/uart_top_tb.v" Line 54
INFO: xsimkernel Simulation Memory Usage: 21908 KB (Peak: 21908 KB), Simulation CPU Usage: 226093 ms
