<stg><name>lec8Ex1</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %out_2), !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %out_1), !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %out_0), !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %in_1), !map !37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %in_0), !map !43

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i16 %a) nounwind, !map !49

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16 %b) nounwind, !map !55

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %c) nounwind, !map !59

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lec8Ex1_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b)

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  %a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a)

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="16">
<![CDATA[
:12  %sext_ln24 = sext i16 %a_read to i32

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="16">
<![CDATA[
:13  %sext_ln34 = sext i16 %b_read to i17

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %res = mul i32 %c_read, %c_read

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:15  %add_ln24_1 = add i17 %sext_ln34, 39

]]></Node>
<StgValue><ssdm name="add_ln24_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="17">
<![CDATA[
:16  %sext_ln24_1 = sext i17 %add_ln24_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln24_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:1  %phi_mul = phi i13 [ 0, %0 ], [ %add_ln26, %2 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2  %phi_urem = phi i6 [ 0, %0 ], [ %select_ln17, %2 ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %icmp_ln17 = icmp eq i6 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln17, label %3, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="6">
<![CDATA[
_ifconv:1  %trunc_ln19 = trunc i6 %i_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2  %lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i6.i32.i32(i6 %i_0, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:3  %zext_ln19 = zext i5 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %in_0_addr = getelementptr [30 x i32]* %in_0, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="in_0_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %in_1_addr = getelementptr [30 x i32]* %in_1, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="in_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:6  %in_1_load = load i32* %in_1_addr, align 4

]]></Node>
<StgValue><ssdm name="in_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:7  %in_0_load = load i32* %in_0_addr, align 4

]]></Node>
<StgValue><ssdm name="in_0_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ifconv:13  %add_ln26 = add i13 86, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln26"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="5" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14  %tmp = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %phi_mul, i32 8, i32 12)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:6  %in_1_load = load i32* %in_1_addr, align 4

]]></Node>
<StgValue><ssdm name="in_1_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
_ifconv:7  %in_0_load = load i32* %in_0_addr, align 4

]]></Node>
<StgValue><ssdm name="in_0_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:8  %x = select i1 %trunc_ln19, i32 %in_1_load, i32 %in_0_load

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %mul_ln24 = mul i32 %x, %sext_ln24

]]></Node>
<StgValue><ssdm name="mul_ln24"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %add_ln24 = add i32 %res, %mul_ln24

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %y = add i32 %sext_ln24_1, %add_ln24

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="6">
<![CDATA[
_ifconv:12  %trunc_ln26 = trunc i6 %phi_urem to i3

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:15  %zext_ln26 = zext i5 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %out_0_addr = getelementptr [20 x i32]* %out_0, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="out_0_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %out_1_addr = getelementptr [20 x i32]* %out_1, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="out_1_addr"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %out_2_addr = getelementptr [20 x i32]* %out_2, i64 0, i64 %zext_ln26

]]></Node>
<StgValue><ssdm name="out_2_addr"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
_ifconv:19  switch i3 %trunc_ln26, label %branch2 [
    i3 0, label %branch07
    i3 1, label %branch18
  ]

]]></Node>
<StgValue><ssdm name="switch_ln26"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch18:0  store i32 %y, i32* %out_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch07:0  store i32 %y, i32* %out_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
branch07:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="!0"/>
<literal name="trunc_ln26" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:0  store i32 %y, i32* %out_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln26" val="!0"/>
<literal name="trunc_ln26" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln17_1 = add i6 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln17_1 = icmp ult i6 %add_ln17_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:2  %select_ln17 = select i1 %icmp_ln17_1, i6 %add_ln17_1, i6 0

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="68" name="in_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="69" name="in_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="70" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
<port id="71" name="b" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b"/></StgValue>
</port>
<port id="72" name="c" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="c"/></StgValue>
</port>
<port id="73" name="out_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="out_1" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="out_2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="5">
</dataflow>
<dataflow id="78" from="out_2" to="specbitsmap_ln0" fromId="75" toId="5">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="6">
</dataflow>
<dataflow id="80" from="out_1" to="specbitsmap_ln0" fromId="74" toId="6">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="7">
</dataflow>
<dataflow id="82" from="out_0" to="specbitsmap_ln0" fromId="73" toId="7">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="8">
</dataflow>
<dataflow id="84" from="in_1" to="specbitsmap_ln0" fromId="69" toId="8">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="9">
</dataflow>
<dataflow id="86" from="in_0" to="specbitsmap_ln0" fromId="68" toId="9">
</dataflow>
<dataflow id="87" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="88" from="a" to="specbitsmap_ln0" fromId="70" toId="10">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="11">
</dataflow>
<dataflow id="90" from="b" to="specbitsmap_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="76" toId="12">
</dataflow>
<dataflow id="92" from="c" to="specbitsmap_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="96" from="lec8Ex1_str" to="spectopmodule_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="98" from="_ssdm_op_Read.ap_auto.i32" to="c_read" fromId="97" toId="14">
</dataflow>
<dataflow id="99" from="c" to="c_read" fromId="72" toId="14">
</dataflow>
<dataflow id="101" from="_ssdm_op_Read.ap_auto.i16" to="b_read" fromId="100" toId="15">
</dataflow>
<dataflow id="102" from="b" to="b_read" fromId="71" toId="15">
</dataflow>
<dataflow id="103" from="_ssdm_op_Read.ap_auto.i16" to="a_read" fromId="100" toId="16">
</dataflow>
<dataflow id="104" from="a" to="a_read" fromId="70" toId="16">
</dataflow>
<dataflow id="105" from="a_read" to="sext_ln24" fromId="16" toId="17">
</dataflow>
<dataflow id="106" from="b_read" to="sext_ln34" fromId="15" toId="18">
</dataflow>
<dataflow id="107" from="c_read" to="res" fromId="14" toId="19">
</dataflow>
<dataflow id="108" from="c_read" to="res" fromId="14" toId="19">
</dataflow>
<dataflow id="109" from="sext_ln34" to="add_ln24_1" fromId="18" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_110" to="add_ln24_1" fromId="110" toId="20">
</dataflow>
<dataflow id="112" from="add_ln24_1" to="sext_ln24_1" fromId="20" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_113" to="i_0" fromId="113" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="br_ln17" to="i_0" fromId="22" toId="23">
</dataflow>
<dataflow id="116" from="i" to="i_0" fromId="28" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="br_ln17" to="i_0" fromId="62" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="119" from="StgValue_118" to="phi_mul" fromId="118" toId="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="br_ln17" to="phi_mul" fromId="22" toId="24">
</dataflow>
<dataflow id="121" from="add_ln26" to="phi_mul" fromId="37" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="122" from="br_ln17" to="phi_mul" fromId="62" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="123" from="StgValue_113" to="phi_urem" fromId="113" toId="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="124" from="br_ln17" to="phi_urem" fromId="22" toId="25">
</dataflow>
<dataflow id="125" from="select_ln17" to="phi_urem" fromId="61" toId="25">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="br_ln17" to="phi_urem" fromId="62" toId="25">
<BackEdge/>
</dataflow>
<dataflow id="127" from="i_0" to="icmp_ln17" fromId="23" toId="26">
</dataflow>
<dataflow id="129" from="StgValue_128" to="icmp_ln17" fromId="128" toId="26">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="130" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_132" to="empty" fromId="132" toId="27">
</dataflow>
<dataflow id="134" from="StgValue_132" to="empty" fromId="132" toId="27">
</dataflow>
<dataflow id="135" from="StgValue_132" to="empty" fromId="132" toId="27">
</dataflow>
<dataflow id="136" from="i_0" to="i" fromId="23" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_137" to="i" fromId="137" toId="28">
</dataflow>
<dataflow id="139" from="icmp_ln17" to="br_ln17" fromId="26" toId="29">
</dataflow>
<dataflow id="140" from="i_0" to="trunc_ln19" fromId="23" toId="30">
</dataflow>
<dataflow id="142" from="_ssdm_op_PartSelect.i5.i6.i32.i32" to="lshr_ln" fromId="141" toId="31">
</dataflow>
<dataflow id="143" from="i_0" to="lshr_ln" fromId="23" toId="31">
</dataflow>
<dataflow id="145" from="StgValue_144" to="lshr_ln" fromId="144" toId="31">
</dataflow>
<dataflow id="147" from="StgValue_146" to="lshr_ln" fromId="146" toId="31">
</dataflow>
<dataflow id="148" from="lshr_ln" to="zext_ln19" fromId="31" toId="32">
</dataflow>
<dataflow id="149" from="in_0" to="in_0_addr" fromId="68" toId="33">
</dataflow>
<dataflow id="151" from="StgValue_150" to="in_0_addr" fromId="150" toId="33">
</dataflow>
<dataflow id="152" from="zext_ln19" to="in_0_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="153" from="in_1" to="in_1_addr" fromId="69" toId="34">
</dataflow>
<dataflow id="154" from="StgValue_150" to="in_1_addr" fromId="150" toId="34">
</dataflow>
<dataflow id="155" from="zext_ln19" to="in_1_addr" fromId="32" toId="34">
</dataflow>
<dataflow id="156" from="in_1_addr" to="in_1_load" fromId="34" toId="35">
</dataflow>
<dataflow id="157" from="in_0_addr" to="in_0_load" fromId="33" toId="36">
</dataflow>
<dataflow id="159" from="StgValue_158" to="add_ln26" fromId="158" toId="37">
</dataflow>
<dataflow id="160" from="phi_mul" to="add_ln26" fromId="24" toId="37">
</dataflow>
<dataflow id="162" from="_ssdm_op_PartSelect.i5.i13.i32.i32" to="tmp" fromId="161" toId="38">
</dataflow>
<dataflow id="163" from="phi_mul" to="tmp" fromId="24" toId="38">
</dataflow>
<dataflow id="165" from="StgValue_164" to="tmp" fromId="164" toId="38">
</dataflow>
<dataflow id="167" from="StgValue_166" to="tmp" fromId="166" toId="38">
</dataflow>
<dataflow id="168" from="in_1_addr" to="in_1_load" fromId="34" toId="40">
</dataflow>
<dataflow id="169" from="in_0_addr" to="in_0_load" fromId="33" toId="41">
</dataflow>
<dataflow id="170" from="trunc_ln19" to="x" fromId="30" toId="42">
</dataflow>
<dataflow id="171" from="in_1_load" to="x" fromId="40" toId="42">
</dataflow>
<dataflow id="172" from="in_0_load" to="x" fromId="41" toId="42">
</dataflow>
<dataflow id="173" from="x" to="mul_ln24" fromId="42" toId="43">
</dataflow>
<dataflow id="174" from="sext_ln24" to="mul_ln24" fromId="17" toId="43">
</dataflow>
<dataflow id="176" from="_ssdm_op_SpecLoopName" to="specloopname_ln17" fromId="175" toId="44">
</dataflow>
<dataflow id="178" from="p_str2" to="specloopname_ln17" fromId="177" toId="44">
</dataflow>
<dataflow id="179" from="res" to="add_ln24" fromId="19" toId="45">
</dataflow>
<dataflow id="180" from="mul_ln24" to="add_ln24" fromId="43" toId="45">
</dataflow>
<dataflow id="181" from="sext_ln24_1" to="y" fromId="21" toId="46">
</dataflow>
<dataflow id="182" from="add_ln24" to="y" fromId="45" toId="46">
</dataflow>
<dataflow id="183" from="phi_urem" to="trunc_ln26" fromId="25" toId="47">
</dataflow>
<dataflow id="184" from="tmp" to="zext_ln26" fromId="38" toId="48">
</dataflow>
<dataflow id="185" from="out_0" to="out_0_addr" fromId="73" toId="49">
</dataflow>
<dataflow id="186" from="StgValue_150" to="out_0_addr" fromId="150" toId="49">
</dataflow>
<dataflow id="187" from="zext_ln26" to="out_0_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="188" from="out_1" to="out_1_addr" fromId="74" toId="50">
</dataflow>
<dataflow id="189" from="StgValue_150" to="out_1_addr" fromId="150" toId="50">
</dataflow>
<dataflow id="190" from="zext_ln26" to="out_1_addr" fromId="48" toId="50">
</dataflow>
<dataflow id="191" from="out_2" to="out_2_addr" fromId="75" toId="51">
</dataflow>
<dataflow id="192" from="StgValue_150" to="out_2_addr" fromId="150" toId="51">
</dataflow>
<dataflow id="193" from="zext_ln26" to="out_2_addr" fromId="48" toId="51">
</dataflow>
<dataflow id="194" from="trunc_ln26" to="switch_ln26" fromId="47" toId="52">
</dataflow>
<dataflow id="196" from="StgValue_195" to="switch_ln26" fromId="195" toId="52">
</dataflow>
<dataflow id="198" from="StgValue_197" to="switch_ln26" fromId="197" toId="52">
</dataflow>
<dataflow id="199" from="y" to="store_ln26" fromId="46" toId="53">
</dataflow>
<dataflow id="200" from="out_1_addr" to="store_ln26" fromId="50" toId="53">
</dataflow>
<dataflow id="201" from="y" to="store_ln26" fromId="46" toId="55">
</dataflow>
<dataflow id="202" from="out_0_addr" to="store_ln26" fromId="49" toId="55">
</dataflow>
<dataflow id="203" from="y" to="store_ln26" fromId="46" toId="57">
</dataflow>
<dataflow id="204" from="out_2_addr" to="store_ln26" fromId="51" toId="57">
</dataflow>
<dataflow id="205" from="phi_urem" to="add_ln17_1" fromId="25" toId="59">
</dataflow>
<dataflow id="206" from="StgValue_137" to="add_ln17_1" fromId="137" toId="59">
</dataflow>
<dataflow id="207" from="add_ln17_1" to="icmp_ln17_1" fromId="59" toId="60">
</dataflow>
<dataflow id="209" from="StgValue_208" to="icmp_ln17_1" fromId="208" toId="60">
</dataflow>
<dataflow id="210" from="icmp_ln17_1" to="select_ln17" fromId="60" toId="61">
</dataflow>
<dataflow id="211" from="add_ln17_1" to="select_ln17" fromId="59" toId="61">
</dataflow>
<dataflow id="212" from="StgValue_113" to="select_ln17" fromId="113" toId="61">
</dataflow>
<dataflow id="213" from="icmp_ln17" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="214" from="trunc_ln26" to="StgValue_4" fromId="47" toId="4">
</dataflow>
</dataflows>


</stg>
