// Seed: 147481468
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  output supply1 id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  assign module_1.id_1 = 0;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_9;
  logic [7:0] id_13;
  assign id_10 = 1;
  always @(*) disable id_14;
  assign id_13[1!=-1] = 1;
  wor  id_15 = -1'b0;
  wire id_16;
  localparam id_17 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd88
) (
    _id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout wire _id_1;
  assign id_2 = id_1;
  logic [1 : 1] id_3;
  logic [-1 : id_1] id_4;
  assign id_1 = id_1;
  initial begin : LABEL_0
    id_3 <= 1;
  end
endmodule
