{"blocks": [["0x0", null, 2, "7f45", "0x0:\tjg\t0x47"], ["0x2", null, 103, "4c4601010100000000000000000002000300010000006881040834000000e8b1010000000000340020000300280010000d0001000000000000000080040800800408889601008896010005000000001000000100000000a0010000200608002006086005000044", "0x2:\tdec\tesp\n0x3:\tinc\tesi\n0x4:\tadd\tdword ptr [ecx], eax\n0x6:\tadd\tdword ptr [eax], eax\n0x8:\tadd\tbyte ptr [eax], al\n0xa:\tadd\tbyte ptr [eax], al\n0xc:\tadd\tbyte ptr [eax], al\n0xe:\tadd\tbyte ptr [eax], al\n0x10:\tadd\tal, byte ptr [eax]\n0x12:\tadd\teax, dword ptr [eax]\n0x14:\tadd\tdword ptr [eax], eax\n0x16:\tadd\tbyte ptr [eax], al\n0x18:\tpush\t0x34080481\n0x1d:\tadd\tbyte ptr [eax], al\n0x1f:\tadd\tal, ch\n0x21:\tmov\tcl, 1\n0x23:\tadd\tbyte ptr [eax], al\n0x25:\tadd\tbyte ptr [eax], al\n0x27:\tadd\tbyte ptr [eax + eax], dh\n0x2a:\tand\tbyte ptr [eax], al\n0x2c:\tadd\teax, dword ptr [eax]\n0x2e:\tsub\tbyte ptr [eax], al\n0x30:\tadc\tbyte ptr [eax], al\n0x32:\tor\teax, 0x100\n0x37:\tadd\tbyte ptr [eax], al\n0x39:\tadd\tbyte ptr [eax], al\n0x3b:\tadd\tbyte ptr [eax], al\n0x3d:\tadd\tbyte ptr [eax + ecx], 0\n0x41:\tadd\tbyte ptr [eax + ecx], 0x88\n0x45:\txchg\teax, esi\n0x46:\tadd\tdword ptr [eax], eax\n0x48:\tmov\tbyte ptr [esi + 0x50001], dl\n0x4e:\tadd\tbyte ptr [eax], al\n0x50:\tadd\tbyte ptr [eax], dl\n0x52:\tadd\tbyte ptr [eax], al\n0x54:\tadd\tdword ptr [eax], eax\n0x56:\tadd\tbyte ptr [eax], al\n0x58:\tadd\tbyte ptr [eax + 0x20000001], ah\n0x5e:\tpush\tes\n0x5f:\tor\tbyte ptr [eax], al\n0x61:\tand\tbyte ptr [esi], al\n0x63:\tor\tbyte ptr [eax + 5], ah\n0x66:\tadd\tbyte ptr [eax], al\n0x68:\tinc\tesp"], ["0x47", null, 34, "008896010005000000001000000100000000a0010000200608002006086005000044", "0x47:\tadd\tbyte ptr [eax + 0x5000196], cl\n0x4d:\tadd\tbyte ptr [eax], al\n0x4f:\tadd\tbyte ptr [eax], al\n0x51:\tadc\tbyte ptr [eax], al\n0x53:\tadd\tbyte ptr [ecx], al\n0x55:\tadd\tbyte ptr [eax], al\n0x57:\tadd\tbyte ptr [eax], al\n0x59:\tmov\tal, byte ptr [0x20000001]\n0x5e:\tpush\tes\n0x5f:\tor\tbyte ptr [eax], al\n0x61:\tand\tbyte ptr [esi], al\n0x63:\tor\tbyte ptr [eax + 5], ah\n0x66:\tadd\tbyte ptr [eax], al\n0x68:\tinc\tesp"]], "edges": [["0x0", "0x2"], ["0x0", "0x47"]]}