// Seed: 2993519490
module module_0 (
    input wire id_0,
    output tri0 id_1
    , id_11,
    input tri1 id_2,
    input wor id_3,
    output wand id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wire id_7
    , id_12,
    input tri0 id_8,
    input tri1 id_9
);
  wire id_13;
  id_14(
      id_7
  );
  assign id_1 = id_11;
  wire id_15;
  always id_11 = id_12;
endmodule
macromodule module_1 (
    input wire id_0
    , id_11,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    output wor id_5,
    input wor id_6
    , id_12,
    output wand id_7,
    output wor id_8,
    input tri0 id_9
);
  tri0 id_13, id_14, id_15 = 1;
  module_0(
      id_0, id_8, id_4, id_4, id_5, id_4, id_0, id_4, id_1, id_9
  );
  wire id_16;
endmodule
