Analysis & Synthesis report for MIPS_System
Tue Dec 17 17:51:10 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Dec 17 17:51:10 2019           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; MIPS_System                                 ;
; Top-level Entity Name              ; MIPS_System                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; MIPS_System        ; MIPS_System        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 17 17:50:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_System -c MIPS_System
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file work/mips_pkg.vhd
    Info (12022): Found design unit 1: MIPS_pkg File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/MIPS_pkg.vhd Line: 10
    Info (12022): Found design unit 2: MIPS_pkg-body File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/MIPS_pkg.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file work/dp_memory.vhd
    Info (12022): Found design unit 1: DP_Memory-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/DP_Memory.vhd Line: 18
    Info (12023): Found entity 1: DP_Memory File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/DP_Memory.vhd Line: 5
Info (12021): Found 2 design units, including 0 entities, in source file work/displayunit_pkg.vhd
    Info (12022): Found design unit 1: DisplayUnit_pkg File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/DisplayUnit_pkg.vhd Line: 13
    Info (12022): Found design unit 2: DisplayUnit_pkg-body File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/work/DisplayUnit_pkg.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file mips_system.vhd
    Info (12022): Found design unit 1: MIPS_System-shell File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd Line: 31
    Info (12023): Found entity 1: MIPS_System File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file mips_multicycle.vhd
    Info (12022): Found design unit 1: MIPS_MultiCycle-Struct File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd Line: 22
    Info (12023): Found entity 1: MIPS_MultiCycle File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file debounceandclock.vhd
    Info (12022): Found design unit 1: DebounceAndClock-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DebounceAndClock.vhd Line: 24
    Info (12023): Found entity 1: DebounceAndClock File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DebounceAndClock.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file controlunit.vhd
    Info (12022): Found design unit 1: ControlUnit-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ControlUnit.vhd Line: 33
    Info (12023): Found entity 1: ControlUnit File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ControlUnit.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file pcupdate.vhd
    Info (12022): Found design unit 1: PCupdate-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/PCupdate.vhd Line: 18
    Info (12023): Found entity 1: PCupdate File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/PCupdate.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux41_n.vhd
    Info (12022): Found design unit 1: Mux41_N-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/Mux41_N.vhd Line: 14
    Info (12023): Found entity 1: Mux41_N File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/Mux41_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file leftshifter2.vhd
    Info (12022): Found design unit 1: LeftShifter2-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/LeftShifter2.vhd Line: 9
    Info (12023): Found entity 1: LeftShifter2 File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/LeftShifter2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_n.vhd
    Info (12022): Found design unit 1: Register_N-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/Register_N.vhd Line: 11
    Info (12023): Found entity 1: Register_N File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/Register_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/RAM.vhd Line: 19
    Info (12023): Found entity 1: RAM File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/RAM.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file mux21_n.vhd
    Info (12022): Found design unit 1: Mux21_N-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MUX21_N.vhd Line: 12
    Info (12023): Found entity 1: Mux21_N File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MUX21_N.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instrsplitter.vhd
    Info (12022): Found design unit 1: InstrSplitter-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/InstrSplitter.vhd Line: 16
    Info (12023): Found entity 1: InstrSplitter File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/InstrSplitter.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: RegFile-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/RegFile.vhd Line: 17
    Info (12023): Found entity 1: RegFile File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/RegFile.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file signextend.vhd
    Info (12022): Found design unit 1: SignExtend-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/SignExtend.vhd Line: 9
    Info (12023): Found entity 1: SignExtend File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/SignExtend.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alucontrol.vhd
    Info (12022): Found design unit 1: ALUcontrol-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ALUcontrol.vhd Line: 9
    Info (12023): Found entity 1: ALUcontrol File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ALUcontrol.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file alu32.vhd
    Info (12022): Found design unit 1: ALU32-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ALU32.vhd Line: 14
    Info (12023): Found entity 1: ALU32 File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/ALU32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file divfreq.vhd
    Info (12022): Found design unit 1: divFreq-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DivFreq.vhd Line: 17
    Info (12023): Found entity 1: divFreq File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DivFreq.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file displayunit.vhd
    Info (12022): Found design unit 1: DisplayUnit-Behavioral File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DisplayUnit.vhd Line: 37
    Info (12023): Found entity 1: DisplayUnit File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/DisplayUnit.vhd Line: 14
Info (12127): Elaborating entity "MIPS_System" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at MIPS_System.vhd(18): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd Line: 18
Warning (10541): VHDL Signal Declaration warning at MIPS_System.vhd(19): used implicit default value for signal "LEDG" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd Line: 19
Info (12129): Elaborating entity "MIPS_MultiCycle" using architecture "A:struct" for hierarchy "MIPS_MultiCycle:cpu" File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at MIPS_MultiCycle.vhd(32): used implicit default value for signal "s_cpu_rd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd Line: 32
Warning (10541): VHDL Signal Declaration warning at MIPS_MultiCycle.vhd(32): used implicit default value for signal "s_cpu_wr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd Line: 32
Error (10344): VHDL expression error at MIPS_MultiCycle.vhd(80): expression has 32 elements, but must have 8 elements File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd Line: 80
Error (10344): VHDL expression error at MIPS_MultiCycle.vhd(81): expression has 32 elements, but must have 8 elements File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd Line: 81
Error (10346): VHDL error at MIPS_MultiCycle.vhd(77): formal port or parameter "dataIn" must have actual or default value File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd Line: 77
Error (10344): VHDL expression error at MIPS_MultiCycle.vhd(81): expression has 8 elements, but must have 32 elements File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_MultiCycle.vhd Line: 81
Error (12152): Can't elaborate user hierarchy "MIPS_MultiCycle:cpu" File: C:/Users/User/Desktop/uni/Ano2/Semestre1/AC1/Aula11/MIPS_System.vhd Line: 39
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 5 warnings
    Error: Peak virtual memory: 4782 megabytes
    Error: Processing ended: Tue Dec 17 17:51:10 2019
    Error: Elapsed time: 00:00:11
    Error: Total CPU time (on all processors): 00:00:25


