/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sds_fec.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 4/4/11 2:15p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Apr  1 16:34:57 2011
 *                 MD5 Checksum         d03d08c4839c3311c9d35c4cd5e10373
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_sds_fec.h $
 * 
 * Hydra_Software_Devel/1   4/4/11 2:15p albertl
 * SW7344-40: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SDS_FEC_H__
#define BCHP_SDS_FEC_H__

/***************************************************************************
 *SDS_FEC - SDS FEC Register Set
 ***************************************************************************/
#define BCHP_SDS_FEC_FECTL                       0x01100440 /* Reed-Solomon Control Register */
#define BCHP_SDS_FEC_FSYN                        0x01100444 /* RS sync acquisition/retention total and bad headers */
#define BCHP_SDS_FEC_FRS                         0x01100448 /* RS sync retention total and bad blocks and sync inverse max */
#define BCHP_SDS_FEC_FMOD                        0x0110044c /* RS Mode */
#define BCHP_SDS_FEC_FERR                        0x01100450 /* RS correctable and uncorrectable blocks */
#define BCHP_SDS_FEC_FRSV                        0x01100454 /* RS Digicipher II packet header reserved words */

/***************************************************************************
 *FECTL - Reed-Solomon Control Register
 ***************************************************************************/
/* SDS_FEC :: FECTL :: reserved0 [31:06] */
#define BCHP_SDS_FEC_FECTL_reserved0_MASK                          0xffffffc0
#define BCHP_SDS_FEC_FECTL_reserved0_SHIFT                         6

/* SDS_FEC :: FECTL :: Rsvrdy [05:05] */
#define BCHP_SDS_FEC_FECTL_Rsvrdy_MASK                             0x00000020
#define BCHP_SDS_FEC_FECTL_Rsvrdy_SHIFT                            5
#define BCHP_SDS_FEC_FECTL_Rsvrdy_DEFAULT                          0

/* SDS_FEC :: FECTL :: reserved_for_eco1 [04:04] */
#define BCHP_SDS_FEC_FECTL_reserved_for_eco1_MASK                  0x00000010
#define BCHP_SDS_FEC_FECTL_reserved_for_eco1_SHIFT                 4
#define BCHP_SDS_FEC_FECTL_reserved_for_eco1_DEFAULT               0

/* SDS_FEC :: FECTL :: CorDis [03:03] */
#define BCHP_SDS_FEC_FECTL_CorDis_MASK                             0x00000008
#define BCHP_SDS_FEC_FECTL_CorDis_SHIFT                            3
#define BCHP_SDS_FEC_FECTL_CorDis_DEFAULT                          0

/* SDS_FEC :: FECTL :: Repack [02:02] */
#define BCHP_SDS_FEC_FECTL_Repack_MASK                             0x00000004
#define BCHP_SDS_FEC_FECTL_Repack_SHIFT                            2
#define BCHP_SDS_FEC_FECTL_Repack_DEFAULT                          0

/* SDS_FEC :: FECTL :: Side [01:01] */
#define BCHP_SDS_FEC_FECTL_Side_MASK                               0x00000002
#define BCHP_SDS_FEC_FECTL_Side_SHIFT                              1
#define BCHP_SDS_FEC_FECTL_Side_DEFAULT                            0

/* SDS_FEC :: FECTL :: Reset [00:00] */
#define BCHP_SDS_FEC_FECTL_Reset_MASK                              0x00000001
#define BCHP_SDS_FEC_FECTL_Reset_SHIFT                             0
#define BCHP_SDS_FEC_FECTL_Reset_DEFAULT                           0

/***************************************************************************
 *FSYN - RS sync acquisition/retention total and bad headers
 ***************************************************************************/
/* SDS_FEC :: FSYN :: Act [31:24] */
#define BCHP_SDS_FEC_FSYN_Act_MASK                                 0xff000000
#define BCHP_SDS_FEC_FSYN_Act_SHIFT                                24
#define BCHP_SDS_FEC_FSYN_Act_DEFAULT                              7

/* SDS_FEC :: FSYN :: Acb [23:16] */
#define BCHP_SDS_FEC_FSYN_Acb_MASK                                 0x00ff0000
#define BCHP_SDS_FEC_FSYN_Acb_SHIFT                                16
#define BCHP_SDS_FEC_FSYN_Acb_DEFAULT                              0

/* SDS_FEC :: FSYN :: Rtt [15:08] */
#define BCHP_SDS_FEC_FSYN_Rtt_MASK                                 0x0000ff00
#define BCHP_SDS_FEC_FSYN_Rtt_SHIFT                                8
#define BCHP_SDS_FEC_FSYN_Rtt_DEFAULT                              31

/* SDS_FEC :: FSYN :: Rtb [07:00] */
#define BCHP_SDS_FEC_FSYN_Rtb_MASK                                 0x000000ff
#define BCHP_SDS_FEC_FSYN_Rtb_SHIFT                                0
#define BCHP_SDS_FEC_FSYN_Rtb_DEFAULT                              30

/***************************************************************************
 *FRS - RS sync retention total and bad blocks and sync inverse max
 ***************************************************************************/
/* SDS_FEC :: FRS :: rss [31:24] */
#define BCHP_SDS_FEC_FRS_rss_MASK                                  0xff000000
#define BCHP_SDS_FEC_FRS_rss_SHIFT                                 24
#define BCHP_SDS_FEC_FRS_rss_DEFAULT                               0

/* SDS_FEC :: FRS :: im [23:16] */
#define BCHP_SDS_FEC_FRS_im_MASK                                   0x00ff0000
#define BCHP_SDS_FEC_FRS_im_SHIFT                                  16
#define BCHP_SDS_FEC_FRS_im_DEFAULT                                7

/* SDS_FEC :: FRS :: rst [15:08] */
#define BCHP_SDS_FEC_FRS_rst_MASK                                  0x0000ff00
#define BCHP_SDS_FEC_FRS_rst_SHIFT                                 8
#define BCHP_SDS_FEC_FRS_rst_DEFAULT                               31

/* SDS_FEC :: FRS :: rsb [07:00] */
#define BCHP_SDS_FEC_FRS_rsb_MASK                                  0x000000ff
#define BCHP_SDS_FEC_FRS_rsb_SHIFT                                 0
#define BCHP_SDS_FEC_FRS_rsb_DEFAULT                               30

/***************************************************************************
 *FMOD - RS Mode
 ***************************************************************************/
/* SDS_FEC :: FMOD :: reserved_for_eco0 [31:16] */
#define BCHP_SDS_FEC_FMOD_reserved_for_eco0_MASK                   0xffff0000
#define BCHP_SDS_FEC_FMOD_reserved_for_eco0_SHIFT                  16
#define BCHP_SDS_FEC_FMOD_reserved_for_eco0_DEFAULT                0

/* SDS_FEC :: FMOD :: rs_disable [15:15] */
#define BCHP_SDS_FEC_FMOD_rs_disable_MASK                          0x00008000
#define BCHP_SDS_FEC_FMOD_rs_disable_SHIFT                         15
#define BCHP_SDS_FEC_FMOD_rs_disable_DEFAULT                       0

/* SDS_FEC :: FMOD :: intlv_depth [14:12] */
#define BCHP_SDS_FEC_FMOD_intlv_depth_MASK                         0x00007000
#define BCHP_SDS_FEC_FMOD_intlv_depth_SHIFT                        12
#define BCHP_SDS_FEC_FMOD_intlv_depth_DEFAULT                      5

/* SDS_FEC :: FMOD :: rs_mode [11:10] */
#define BCHP_SDS_FEC_FMOD_rs_mode_MASK                             0x00000c00
#define BCHP_SDS_FEC_FMOD_rs_mode_SHIFT                            10
#define BCHP_SDS_FEC_FMOD_rs_mode_DEFAULT                          0

/* SDS_FEC :: FMOD :: rs_tei [09:09] */
#define BCHP_SDS_FEC_FMOD_rs_tei_MASK                              0x00000200
#define BCHP_SDS_FEC_FMOD_rs_tei_SHIFT                             9
#define BCHP_SDS_FEC_FMOD_rs_tei_DEFAULT                           1

/* SDS_FEC :: FMOD :: reserved_for_eco1 [08:05] */
#define BCHP_SDS_FEC_FMOD_reserved_for_eco1_MASK                   0x000001e0
#define BCHP_SDS_FEC_FMOD_reserved_for_eco1_SHIFT                  5
#define BCHP_SDS_FEC_FMOD_reserved_for_eco1_DEFAULT                0

/* SDS_FEC :: FMOD :: rs_stuff [04:00] */
#define BCHP_SDS_FEC_FMOD_rs_stuff_MASK                            0x0000001f
#define BCHP_SDS_FEC_FMOD_rs_stuff_SHIFT                           0
#define BCHP_SDS_FEC_FMOD_rs_stuff_DEFAULT                         0

/***************************************************************************
 *FERR - RS correctable and uncorrectable blocks
 ***************************************************************************/
/* SDS_FEC :: FERR :: csym [31:16] */
#define BCHP_SDS_FEC_FERR_csym_MASK                                0xffff0000
#define BCHP_SDS_FEC_FERR_csym_SHIFT                               16
#define BCHP_SDS_FEC_FERR_csym_DEFAULT                             0

/* SDS_FEC :: FERR :: bbclk [15:00] */
#define BCHP_SDS_FEC_FERR_bbclk_MASK                               0x0000ffff
#define BCHP_SDS_FEC_FERR_bbclk_SHIFT                              0
#define BCHP_SDS_FEC_FERR_bbclk_DEFAULT                            0

/***************************************************************************
 *FRSV - RS Digicipher II packet header reserved words
 ***************************************************************************/
/* SDS_FEC :: FRSV :: reserved0 [31:16] */
#define BCHP_SDS_FEC_FRSV_reserved0_MASK                           0xffff0000
#define BCHP_SDS_FEC_FRSV_reserved0_SHIFT                          16

/* SDS_FEC :: FRSV :: rsv [15:00] */
#define BCHP_SDS_FEC_FRSV_rsv_MASK                                 0x0000ffff
#define BCHP_SDS_FEC_FRSV_rsv_SHIFT                                0
#define BCHP_SDS_FEC_FRSV_rsv_DEFAULT                              0

#endif /* #ifndef BCHP_SDS_FEC_H__ */

/* End of File */
