{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[2396,7875,10,0],"details":[{"text":"Global interconnect for 16 global loads and 7 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"batchnorm","total_kernel_resources":[9949,12211,93,10],"type":"function","total_percent":[13.7746,9.07987,5.57214,18.0934,8.92857],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[213,151,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[613,897,2,0]},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Floating-point Multiply","data":[274,240,0,1],"type":"resource"},{"count":1,"debug":[[{"filename":"","line":0}]],"name":"Select","data":[32,32,0,0],"type":"resource"}],"type":"resource","data":[919,1169,2,1]},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":93}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:93","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":96}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:96","children":[{"count":1,"name":"'sqrtf' Function Call","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[567,418,3,2.5]},{"count":1,"name":"And","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[11,0,0,0]},{"count":2,"name":"Floating-point Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[1990,1434,0,0]},{"count":1,"name":"Floating-point Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[1014,1065,5,3.5]},{"count":1,"name":"Floating-point Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[274,240,0,1]},{"count":1,"name":"Floating-point Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[11,1,0,0]},{"count":5,"name":"Load","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[1742,3342,65,0]},{"count":2,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[45,32,0,0]}],"data":[6649,7249,73,7],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":98}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:98","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[11,1,0,0]}],"data":[11,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":99}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:99","children":[{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[13,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[183,1064,8,0]}],"data":[301,1072,8,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":101}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:101","children":[{"count":1,"name":"Store","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[183,1064,8,0]}],"data":[183,1064,8,0],"type":"resource"}],"data":[9949,12211,93,10],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"conv","total_kernel_resources":[30168,30907,147,56],"debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":20}]],"type":"function","total_percent":[38.6963,27.5326,14.1035,28.5992,50],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[216,406,12,0]},{"name":"Function overhead","type":"resource","data":[1740,1597,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"darknet.cl:20 (weight)","type":"resource","data":[0,0,7,0],"details":[{"Total replication":3,"Number of banks":1,"Bank depth":"8 words","Additional information":[{"text":"Requested size 256 bytes, implemented size 768 bytes, replicated 3 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"}],"Local memory":"Optimal","Implemented size":"768 bytes","Bank width":"256 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"256 bytes"}]},{"name":"darknet.cl:21 (input)","type":"resource","data":[0,0,7,0],"details":[{"Total replication":3,"Number of banks":1,"Bank depth":"8 words","Additional information":[{"text":"Requested size 256 bytes, implemented size 768 bytes, replicated 3 times total, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Replicated 3 times to efficiently support multiple simultaneous workgroups. This replication resulted in no increase in actual block RAM usage.","type":"text"}],"Local memory":"Optimal","Implemented size":"768 bytes","Bank width":"256 bits","type":"table","Reference":[{"text":"See %L for more information.","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#chn1469549457114","guide":"Best Practices Guide : Local Memory"}]}],"Requested size":"256 bytes"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[6251,9322,7,0]},{"count":3,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[1,1,0,0]},{"count":2,"name":"Work-group limiter exit","debug":[[{"filename":"","line":0}]],"type":"resource","data":[34,66,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[32,32,0,0]}],"type":"resource","data":[6318,9421,7,0]},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":31}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:31","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":33}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:33","children":[{"count":28,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[924,0,0,0]},{"count":29,"name":"And","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[319,0,0,0]}],"data":[1243,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":34}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:34","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,0]}],"data":[66,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":38}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:38","children":[{"count":2,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[70,2,0,0]},{"count":2,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Or","data":[1,1,0,0],"type":"resource"}],"data":[137,3,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":40}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:40","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Load","data":[3014,4299,43,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Store","data":[34,24,0,0],"type":"resource"}],"data":[3180,4323,43,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":49}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:49","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[712,171,4,8]}],"data":[712,171,4,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":50}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:50","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":51}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:51","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[198,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":55}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:55","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]},{"count":6,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[140,4,0,0]},{"count":4,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Or","data":[2,2,0,0],"type":"resource"}],"data":[274,6,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":42}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:42","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":44}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:44","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[713,172,4,8]}],"data":[713,172,4,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":45}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:45","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":46}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:46","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[712,171,4,8]}],"data":[712,171,4,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":47}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:47","children":[{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":48}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:48","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":2,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,0]}],"data":[132,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":52}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:52","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,0]},{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[198,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":59}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:59","children":[{"count":1,"name":"Load","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[3014,4299,43,0]},{"count":1,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[26,0,0,0]}],"data":[3040,4299,43,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":61}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:61","children":[{"count":1,"name":"Store","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[34,24,0,0]}],"data":[34,24,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":68}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:68","children":[{"count":8,"name":"Floating-point Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[2192,1920,0,8]},{"count":2,"name":"Load","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[276,530,0,0]}],"data":[2468,2450,0,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":69}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:69","children":[{"count":8,"name":"Floating-point Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[7960,5736,0,0]}],"data":[7960,5736,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":75}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:75","children":[{"count":1,"name":"64-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[65,0,0,0]},{"count":1,"name":"64-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"Store","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[366,2128,16,0]}],"data":[497,2128,16,2],"type":"resource"}],"data":[30168,30907,147,56],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"conv1x1","total_kernel_resources":[42931,55888,414,36],"type":"function","total_percent":[61.0432,39.1806,25.5029,80.5447,32.1429],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[2108,1025,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":10,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[4083,6116,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[70,2,0,0]},{"count":4,"name":"Floating-point Add","debug":[[{"filename":"","line":0}]],"type":"resource","data":[3980,2868,0,0]},{"count":8,"name":"Select","debug":[[{"filename":"","line":0}]],"type":"resource","data":[238,160,0,0]},{"count":7,"name":"And","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2,2,0,0]},{"count":4,"name":"Or","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2,2,0,0]}],"type":"resource","data":[8375,9150,0,0]},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":157}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:157","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[66,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":158}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:158","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]}],"data":[132,0,0,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":169}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:169","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":172}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:172","children":[{"count":10,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[350,10,0,0]},{"count":11,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"And","data":[4,4,0,0],"type":"resource"}],"data":[354,14,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":179}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:179","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":4,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[132,0,0,0],"type":"resource"},{"count":4,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"64-bit Integer Add","data":[260,0,0,0],"type":"resource"},{"count":4,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Store","data":[1532,8832,68,0],"type":"resource"}],"data":[1990,8832,68,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":170}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:170","children":[{"count":29,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[957,0,0,0]},{"count":4,"name":"32-bit Integer Subtract","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,0]},{"count":30,"name":"And","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[330,0,0,0]},{"count":3,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Multiply","data":[198,0,0,6],"type":"resource"}],"data":[1617,0,0,6],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":167}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:167","children":[{"count":4,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,0]},{"count":9,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[79,5,0,0]}],"data":[211,5,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":174}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:174","children":[{"count":8,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[264,0,0,0]},{"count":8,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[528,0,0,16]},{"count":4,"name":"64-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[260,0,0,0]},{"count":4,"name":"Floating-point Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[1096,960,0,4]},{"count":8,"name":"Load","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[24112,34392,344,0]}],"data":[26260,35352,344,20],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":163}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:163","children":[{"count":9,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[64.33329,3.666671,0,0]},{"count":9,"name":"Or","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[130.33326,3.666671,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":182}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:182","children":[{"count":4,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[14.66668,1.333332,0,0]}],"data":[14.66668,1.333332,0,0],"type":"resource"}],"data":[42930.99994,55888.000003,414,36],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1},{"name":"pool","total_kernel_resources":[8247,10211,36,24],"type":"function","total_percent":[11.4628,7.52656,4.65949,7.00389,21.4286],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[638,400,3,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":3,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[2039,3074,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"","line":0}]],"type":"resource","data":[35,1,0,0]},{"count":2,"debug":[[{"filename":"","line":0}]],"name":"Select","data":[48,32,0,0],"type":"resource"}],"type":"resource","data":[2122,3107,0,0]},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":115}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:115","children":[{"count":3,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[46,2,0,0]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[79,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":121}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:121","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[11,1,0,0]},{"count":2,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[52,0,0,0]}],"data":[63,1,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":125}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:125","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":3,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[46,2,0,0]},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[33,0,0,0],"type":"resource"}],"data":[145,2,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":130}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:130","children":[{"count":4,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[264,0,0,8]},{"count":3,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[99,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Subtract","data":[33,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Load","data":[470,2018,13,0],"type":"resource"}],"data":[866,2018,13,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":140}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:140","children":[{"count":2,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[132,0,0,4]},{"count":2,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"32-bit Integer Add","data":[66,0,0,0],"type":"resource"},{"count":1,"debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"name":"Store","data":[366,2128,16,0],"type":"resource"}],"data":[564,2128,16,4],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":127}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:127","children":[{"count":1,"name":"32-bit Integer Divide","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[712,171,4,8]}],"data":[712,171,4,8],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":128}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:128","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[66,0,0,2]}],"data":[99,0,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":133}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:133","children":[{"count":1,"name":"Floating-point Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[995,717,0,0]},{"count":1,"name":"Floating-point Multiply","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[183,119,0,0]},{"count":1,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[13,0,0,0]}],"data":[1191,836,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":136}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:136","children":[{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[105,8,0,0]},{"count":2,"name":"Select","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[45,32,0,0]}],"data":[150,40,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":117}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:117","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[33,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[7.33333,0.666667,0,0]}],"data":[40.3333,0.666667,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl","line":141}]],"name":"d:/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl:141","children":[{"count":1,"name":"Integer Compare","debug":[[{"filename":"d","line":"/intelFPGA/18.1/hld/board/terasic/de10_nano/test/accelerator/device/darknet.cl"}]],"type":"resource","data":[3.66667,0.333333,0,0]}],"data":[3.66667,0.333333,0,0],"type":"resource"}],"data":[8246.99997,10211,36,24],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[95850.99991,119000.000003,720,126],"total_percent":[133.389,87.4776,54.3022,140.078,112.5],"total":[95851,119000,720,126],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}