GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\phuta\Documents\GitHub\EQMAT5\eq-controller\src\eq_controller.vhd'
Analyzing entity 'disp_4x7seg_demo'("C:\Users\phuta\Documents\GitHub\EQMAT5\eq-controller\src\eq_controller.vhd":5)
Analyzing architecture 'synth'("C:\Users\phuta\Documents\GitHub\EQMAT5\eq-controller\src\eq_controller.vhd":17)
Processing 'DISP_4X7SEG_DEMO(SYNTH)'("C:\Users\phuta\Documents\GitHub\EQMAT5\eq-controller\src\eq_controller.vhd":5)
NOTE  (EX0101) : Current top module is "DISP_4X7SEG_DEMO"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\phuta\Documents\GitHub\EQMAT5\eq-controller\impl\gwsynthesis\eq-controller.vg" completed
[100%] Generate report file "C:\Users\phuta\Documents\GitHub\EQMAT5\eq-controller\impl\gwsynthesis\eq-controller_syn.rpt.html" completed
GowinSynthesis finish
