<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\impl\gwsynthesis\9_doubleOv5640_transformer_UDP.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Acode\Gowin\9_doubleOv5640_transformer_UDP\src\xdc\main.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-5</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18EQ144PC8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 13 17:57:24 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5679</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4964</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>30</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>rgmii_eth_rxc</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>rgmii_eth_rxc_ibuf/I </td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam1_pclk_ibuf/I </td>
</tr>
<tr>
<td>cam2_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cam2_pclk_ibuf/I </td>
</tr>
<tr>
<td>inst_cmos_config/dri_clk_2</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>inst_cmos_config/inst_i2c_send/dri_clk_s1/Q </td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>60.000</td>
<td>16.667
<td>0.000</td>
<td>30.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>rgmii_eth_rxc</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">83.037(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cam1_pclk</td>
<td>100.000(MHz)</td>
<td>112.644(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>cam2_pclk</td>
<td>100.000(MHz)</td>
<td>236.265(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>inst_cmos_config/dri_clk_2</td>
<td>100.000(MHz)</td>
<td>182.354(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>185.724(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of inst_Gowin_rPLL50M/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_Gowin_rPLL50M/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_Gowin_rPLL50M/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_Gowin_rPLL25M/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_Gowin_rPLL25M/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_Gowin_rPLL25M/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of inst_Gowin_rPLL25M/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rgmii_eth_rxc</td>
<td>Setup</td>
<td>-27.061</td>
<td>29</td>
</tr>
<tr>
<td>rgmii_eth_rxc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam1_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam2_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cam2_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_cmos_config/dri_clk_2</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_cmos_config/dri_clk_2</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_Gowin_rPLL25M/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.043</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_0_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>12.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.978</td>
<td>cam1_mode_1_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_4_s0/D</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.197</td>
<td>11.710</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.890</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_7_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.855</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.470</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_3_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.435</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.428</td>
<td>arp_inst/pc_ip_22_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_0_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.393</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.338</td>
<td>icmp_inst/icmp_tx_inst/pc_ip_reg_16_s0/Q</td>
<td>icmp_inst/icmp_tx_inst/gmii_eth_txd_7_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.303</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.317</td>
<td>arp_inst/pc_ip_19_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_1_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.282</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.293</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_7_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.258</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.224</td>
<td>arp_inst/pc_ip_22_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_7_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.189</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.107</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_2_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.072</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.046</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_6_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>11.011</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.032</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_3_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.997</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.030</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_2_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.928</td>
<td>arp_inst/pc_ip_19_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_7_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.893</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.871</td>
<td>arp_inst/pc_ip_19_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_2_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.836</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.846</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_4_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.811</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.845</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_5_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.810</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.840</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_6_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.805</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.836</td>
<td>arp_inst/pc_ip_22_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_6_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.801</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.773</td>
<td>cam1_mode_1_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_0_s0/D</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.197</td>
<td>10.505</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.757</td>
<td>arp_inst/pc_ip_16_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_1_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.722</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.755</td>
<td>cam1_mode_1_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_1_s0/D</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.197</td>
<td>10.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.565</td>
<td>arp_inst/pc_ip_19_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_5_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.530</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.563</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/cnt_3_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_4_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.528</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.471</td>
<td>arp_inst/pc_ip_22_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_2_s0/D</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>10.436</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.876</td>
<td>inst_cmos_config/inst_i2c_send/n61_s2/I0</td>
<td>inst_cmos_config/inst_i2c_send/dri_clk_s1/D</td>
<td>inst_cmos_config/dri_clk_2:[R]</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.064</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.198</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_7_s0/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/DI[3]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>3</td>
<td>0.198</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_5_s0/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/DI[1]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>4</td>
<td>0.202</td>
<td>inst_cmos2transformer/inst_gray2transformer/fifo2_wr_data_2_s0/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/DI[2]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>5</td>
<td>0.211</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/wbin_8_s0/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/ADA[10]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>6</td>
<td>0.213</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_3_s0/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/DI[3]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>7</td>
<td>0.213</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_2_s0/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/DI[2]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>8</td>
<td>0.225</td>
<td>inst_cmos2filter/inst_gray2filter/filter_data_3_s1/Q</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>9</td>
<td>0.225</td>
<td>inst_cmos2transformer/inst_gray2transformer/fifo2_wr_data_0_s0/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/DI[0]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>10</td>
<td>0.319</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/pic_start_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0/RESET</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>11</td>
<td>0.319</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_start_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0/CE</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>12</td>
<td>0.321</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_data_reg1_0_s2/Q</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_data_reg1_0_s4/AD[0]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>13</td>
<td>0.322</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_20_s0/CE</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.333</td>
</tr>
<tr>
<td>14</td>
<td>0.324</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_6_s0/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/DI[2]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>15</td>
<td>0.324</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_4_s0/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/DI[0]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>16</td>
<td>0.324</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/fifo_wr_data_7_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[3]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>17</td>
<td>0.324</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/fifo_wr_data_6_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[2]</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>18</td>
<td>0.325</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_7_s0/CE</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>19</td>
<td>0.325</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_15_s0/CE</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.336</td>
</tr>
<tr>
<td>20</td>
<td>0.326</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/crc_en_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_7_s0/CE</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>21</td>
<td>0.326</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/crc_en_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_18_s0/CE</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.337</td>
</tr>
<tr>
<td>22</td>
<td>0.328</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_21_s0/CE</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>23</td>
<td>0.328</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_22_s0/CE</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>24</td>
<td>0.328</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_29_s0/CE</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
<tr>
<td>25</td>
<td>0.328</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_30_s0/CE</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.339</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.051</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_5_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.970</td>
<td>3.909</td>
</tr>
<tr>
<td>2</td>
<td>5.051</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_5_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.970</td>
<td>3.909</td>
</tr>
<tr>
<td>3</td>
<td>5.356</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.970</td>
<td>3.604</td>
</tr>
<tr>
<td>4</td>
<td>5.356</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.970</td>
<td>3.604</td>
</tr>
<tr>
<td>5</td>
<td>5.655</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/PRESET</td>
<td>cam2_pclk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.974</td>
<td>3.301</td>
</tr>
<tr>
<td>6</td>
<td>5.655</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/PRESET</td>
<td>cam2_pclk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.974</td>
<td>3.301</td>
</tr>
<tr>
<td>7</td>
<td>5.686</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_4_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.970</td>
<td>3.274</td>
</tr>
<tr>
<td>8</td>
<td>5.686</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_4_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>10.000</td>
<td>0.970</td>
<td>3.274</td>
</tr>
<tr>
<td>9</td>
<td>6.882</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.083</td>
</tr>
<tr>
<td>10</td>
<td>6.882</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.083</td>
</tr>
<tr>
<td>11</td>
<td>6.935</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_10_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.030</td>
</tr>
<tr>
<td>12</td>
<td>6.935</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_10_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.030</td>
</tr>
<tr>
<td>13</td>
<td>7.101</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/PRESET</td>
<td>cam2_pclk:[R]</td>
<td>cam2_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>14</td>
<td>7.101</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/PRESET</td>
<td>cam2_pclk:[R]</td>
<td>cam2_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.864</td>
</tr>
<tr>
<td>15</td>
<td>7.177</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_8_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.788</td>
</tr>
<tr>
<td>16</td>
<td>7.177</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_8_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.788</td>
</tr>
<tr>
<td>17</td>
<td>7.825</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.737</td>
</tr>
<tr>
<td>18</td>
<td>7.825</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.737</td>
</tr>
<tr>
<td>19</td>
<td>7.825</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.737</td>
</tr>
<tr>
<td>20</td>
<td>7.825</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.737</td>
</tr>
<tr>
<td>21</td>
<td>7.825</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.737</td>
</tr>
<tr>
<td>22</td>
<td>7.825</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.737</td>
</tr>
<tr>
<td>23</td>
<td>7.825</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.737</td>
</tr>
<tr>
<td>24</td>
<td>7.825</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.737</td>
</tr>
<tr>
<td>25</td>
<td>8.212</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Full_s0/CLEAR</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>1.753</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_4_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>cam2_pclk:[R]</td>
<td>0.000</td>
<td>-0.696</td>
<td>1.310</td>
</tr>
<tr>
<td>2</td>
<td>0.568</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_4_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>cam2_pclk:[R]</td>
<td>0.000</td>
<td>-0.696</td>
<td>1.310</td>
</tr>
<tr>
<td>3</td>
<td>0.605</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_0_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>1.330</td>
</tr>
<tr>
<td>4</td>
<td>0.605</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_0_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>1.330</td>
</tr>
<tr>
<td>5</td>
<td>0.614</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_0_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>1.339</td>
</tr>
<tr>
<td>6</td>
<td>0.614</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_0_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>1.339</td>
</tr>
<tr>
<td>7</td>
<td>0.688</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.699</td>
</tr>
<tr>
<td>8</td>
<td>0.688</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/Q</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.699</td>
</tr>
<tr>
<td>9</td>
<td>0.747</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_0_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>1.473</td>
</tr>
<tr>
<td>10</td>
<td>0.747</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_0_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>-0.680</td>
<td>1.473</td>
</tr>
<tr>
<td>11</td>
<td>0.950</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_12_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.961</td>
</tr>
<tr>
<td>12</td>
<td>0.950</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_12_s0/Q</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.961</td>
</tr>
<tr>
<td>13</td>
<td>0.954</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>14</td>
<td>0.954</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/Q</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>15</td>
<td>1.176</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_12_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.187</td>
</tr>
<tr>
<td>16</td>
<td>1.176</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_12_s0/Q</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0/PRESET</td>
<td>rgmii_eth_rxc:[R]</td>
<td>rgmii_eth_rxc:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.187</td>
</tr>
<tr>
<td>17</td>
<td>1.199</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>18</td>
<td>1.199</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>19</td>
<td>1.199</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>20</td>
<td>1.199</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>21</td>
<td>1.199</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>22</td>
<td>1.199</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>23</td>
<td>1.199</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>24</td>
<td>1.199</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
<tr>
<td>25</td>
<td>1.200</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Empty_s0/PRESET</td>
<td>cam1_pclk:[R]</td>
<td>cam1_pclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.211</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_vsync_reg3_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2filter/inst_gray2filter/fifo1_rd_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2filter/inst_gray2filter/b3_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/wbin_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_4_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>10</td>
<td>3.397</td>
<td>4.397</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cam1_pclk</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.997</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>3.032</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>3.103</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>3.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>3.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>3.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_5_s0/SUM</td>
</tr>
<tr>
<td>4.021</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s1/I1</td>
</tr>
<tr>
<td>4.392</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_5_s1/COUT</td>
</tr>
<tr>
<td>4.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s1/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>4.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>4.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>4.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.214</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.633</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.824</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_8_s/SUM</td>
</tr>
<tr>
<td>7.994</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1506_s24/I0</td>
</tr>
<tr>
<td>8.511</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1506_s24/F</td>
</tr>
<tr>
<td>9.167</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1506_s22/I0</td>
</tr>
<tr>
<td>9.737</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1506_s22/F</td>
</tr>
<tr>
<td>9.910</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1506_s17/I1</td>
</tr>
<tr>
<td>10.363</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1506_s17/F</td>
</tr>
<tr>
<td>10.776</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1506_s13/I1</td>
</tr>
<tr>
<td>11.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1506_s13/F</td>
</tr>
<tr>
<td>11.497</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1506_s11/I2</td>
</tr>
<tr>
<td>11.950</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C22[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1506_s11/F</td>
</tr>
<tr>
<td>12.364</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1506_s10/I1</td>
</tr>
<tr>
<td>12.934</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1506_s10/F</td>
</tr>
<tr>
<td>12.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/gmii_eth_txd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.757, 56.273%; route: 5.019, 41.795%; tC2Q: 0.232, 1.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cam1_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_L[0]</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][A]</td>
<td>cam1_mode_1_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R43C27[1][A]</td>
<td style=" font-weight:bold;">cam1_mode_1_s0/Q</td>
</tr>
<tr>
<td>2.482</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n14_s7/I0</td>
</tr>
<tr>
<td>2.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n14_s7/F</td>
</tr>
<tr>
<td>4.087</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/true_v_17_s2/A[0]</td>
</tr>
<tr>
<td>7.717</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/true_v_17_s2/DOUT[12]</td>
</tr>
<tr>
<td>8.586</td>
<td>0.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1502_s23/I0</td>
</tr>
<tr>
<td>9.039</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C20[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1502_s23/F</td>
</tr>
<tr>
<td>9.453</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1502_s19/I2</td>
</tr>
<tr>
<td>10.002</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C18[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1502_s19/F</td>
</tr>
<tr>
<td>10.003</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1502_s16/I0</td>
</tr>
<tr>
<td>10.456</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1502_s16/F</td>
</tr>
<tr>
<td>10.853</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1502_s13/I0</td>
</tr>
<tr>
<td>11.315</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C16[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1502_s13/F</td>
</tr>
<tr>
<td>11.316</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1502_s11/I2</td>
</tr>
<tr>
<td>11.871</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C16[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1502_s11/F</td>
</tr>
<tr>
<td>12.284</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1502_s10/I2</td>
</tr>
<tr>
<td>12.833</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1502_s10/F</td>
</tr>
<tr>
<td>12.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C15[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_4_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C15[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.022, 59.964%; route: 4.456, 38.054%; tC2Q: 0.232, 1.981%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.890</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C26[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>2.980</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>2.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.015</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>3.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>3.050</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>3.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>3.086</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>3.121</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>3.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.156</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>3.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>3.191</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>3.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.661</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_8_s0/SUM</td>
</tr>
<tr>
<td>4.224</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C27[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_8_s1/I1</td>
</tr>
<tr>
<td>4.595</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C27[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.630</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.630</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C27[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.666</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C27[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.701</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C27[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.736</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.771</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.842</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.312</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.565</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.018</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.952</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.987</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.022</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.128</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.234</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.269</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>7.445</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_14_s/COUT</td>
</tr>
<tr>
<td>7.919</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s36/I2</td>
</tr>
<tr>
<td>8.474</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1499_s36/F</td>
</tr>
<tr>
<td>9.130</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s35/I0</td>
</tr>
<tr>
<td>9.501</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1499_s35/F</td>
</tr>
<tr>
<td>9.506</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s25/I1</td>
</tr>
<tr>
<td>10.076</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C26[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1499_s25/F</td>
</tr>
<tr>
<td>10.077</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s20/I0</td>
</tr>
<tr>
<td>10.594</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1499_s20/F</td>
</tr>
<tr>
<td>11.234</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s14/I1</td>
</tr>
<tr>
<td>11.696</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C22[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1499_s14/F</td>
</tr>
<tr>
<td>11.868</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s11/I0</td>
</tr>
<tr>
<td>12.239</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C21[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1499_s11/F</td>
</tr>
<tr>
<td>12.410</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1499_s10/I0</td>
</tr>
<tr>
<td>12.781</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1499_s10/F</td>
</tr>
<tr>
<td>12.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_7_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.537, 55.139%; route: 5.086, 42.904%; tC2Q: 0.232, 1.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.997</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>3.032</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.502</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s0/SUM</td>
</tr>
<tr>
<td>3.915</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s1/I1</td>
</tr>
<tr>
<td>4.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s1/COUT</td>
</tr>
<tr>
<td>4.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s1/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_3_s1/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s1/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_4_s1/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s1/CIN</td>
</tr>
<tr>
<td>4.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_5_s1/COUT</td>
</tr>
<tr>
<td>4.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s1/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>4.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>4.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>4.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.214</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.633</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.424</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>7.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.930</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_11_s/SUM</td>
</tr>
<tr>
<td>7.934</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1503_s20/I1</td>
</tr>
<tr>
<td>8.451</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1503_s20/F</td>
</tr>
<tr>
<td>8.941</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1503_s17/I0</td>
</tr>
<tr>
<td>9.312</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1503_s17/F</td>
</tr>
<tr>
<td>9.482</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1503_s13/I0</td>
</tr>
<tr>
<td>9.999</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1503_s13/F</td>
</tr>
<tr>
<td>10.639</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1503_s11/I0</td>
</tr>
<tr>
<td>11.156</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1503_s11/F</td>
</tr>
<tr>
<td>11.812</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1503_s10/I2</td>
</tr>
<tr>
<td>12.361</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1503_s10/F</td>
</tr>
<tr>
<td>12.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/gmii_eth_txd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.222, 54.410%; route: 4.981, 43.561%; tC2Q: 0.232, 2.029%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.319</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>arp_inst/pc_ip_22_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[0][B]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_22_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s0/I0</td>
</tr>
<tr>
<td>2.960</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>2.960</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>2.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>2.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.466</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s0/SUM</td>
</tr>
<tr>
<td>3.879</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s1/I1</td>
</tr>
<tr>
<td>4.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>4.975</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>5.428</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>6.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>6.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>6.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>6.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>6.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>6.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>6.852</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>6.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.322</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/SUM</td>
</tr>
<tr>
<td>7.735</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1515_s21/I0</td>
</tr>
<tr>
<td>8.290</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1515_s21/F</td>
</tr>
<tr>
<td>8.946</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C39[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1515_s19/I0</td>
</tr>
<tr>
<td>9.317</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C39[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1515_s19/F</td>
</tr>
<tr>
<td>10.001</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1515_s17/I0</td>
</tr>
<tr>
<td>10.454</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1515_s17/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1515_s13/I2</td>
</tr>
<tr>
<td>11.572</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C41[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1515_s13/F</td>
</tr>
<tr>
<td>11.573</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1515_s11/I0</td>
</tr>
<tr>
<td>11.944</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C41[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1515_s11/F</td>
</tr>
<tr>
<td>11.948</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1515_s10/I1</td>
</tr>
<tr>
<td>12.319</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1515_s10/F</td>
</tr>
<tr>
<td>12.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C41[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.915, 51.916%; route: 5.246, 46.048%; tC2Q: 0.232, 2.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>icmp_inst/icmp_tx_inst/pc_ip_reg_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>icmp_inst/icmp_tx_inst/gmii_eth_txd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][B]</td>
<td>icmp_inst/icmp_tx_inst/pc_ip_reg_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C30[1][B]</td>
<td style=" font-weight:bold;">icmp_inst/icmp_tx_inst/pc_ip_reg_16_s0/Q</td>
</tr>
<tr>
<td>2.170</td>
<td>1.012</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_1_s/CIN</td>
</tr>
<tr>
<td>2.205</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_1_s/COUT</td>
</tr>
<tr>
<td>2.205</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[0][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_2_s/CIN</td>
</tr>
<tr>
<td>2.241</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_2_s/COUT</td>
</tr>
<tr>
<td>2.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_3_s/CIN</td>
</tr>
<tr>
<td>2.276</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_3_s/COUT</td>
</tr>
<tr>
<td>2.276</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[1][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_4_s/CIN</td>
</tr>
<tr>
<td>2.311</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_4_s/COUT</td>
</tr>
<tr>
<td>2.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_5_s/CIN</td>
</tr>
<tr>
<td>2.346</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_5_s/COUT</td>
</tr>
<tr>
<td>2.346</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C29[2][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_6_s/CIN</td>
</tr>
<tr>
<td>2.381</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_6_s/COUT</td>
</tr>
<tr>
<td>2.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_7_s/CIN</td>
</tr>
<tr>
<td>2.417</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_7_s/COUT</td>
</tr>
<tr>
<td>2.417</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[0][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_8_s/CIN</td>
</tr>
<tr>
<td>2.452</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_8_s/COUT</td>
</tr>
<tr>
<td>2.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_9_s/CIN</td>
</tr>
<tr>
<td>2.487</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_9_s/COUT</td>
</tr>
<tr>
<td>2.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[1][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_10_s/CIN</td>
</tr>
<tr>
<td>2.522</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_10_s/COUT</td>
</tr>
<tr>
<td>2.522</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_11_s/CIN</td>
</tr>
<tr>
<td>2.557</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_11_s/COUT</td>
</tr>
<tr>
<td>2.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C30[2][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_12_s/CIN</td>
</tr>
<tr>
<td>2.593</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_12_s/COUT</td>
</tr>
<tr>
<td>2.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C31[0][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_13_s/CIN</td>
</tr>
<tr>
<td>3.063</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_13_s/SUM</td>
</tr>
<tr>
<td>3.626</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C31[1][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_13_s0/I0</td>
</tr>
<tr>
<td>4.196</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C31[1][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_13_s0/COUT</td>
</tr>
<tr>
<td>4.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C31[1][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_14_s0/CIN</td>
</tr>
<tr>
<td>4.231</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C31[1][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_14_s0/COUT</td>
</tr>
<tr>
<td>4.231</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C31[2][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_15_s0/CIN</td>
</tr>
<tr>
<td>4.266</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[2][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_15_s0/COUT</td>
</tr>
<tr>
<td>4.266</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C31[2][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_sum_16_s0/CIN</td>
</tr>
<tr>
<td>4.736</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C31[2][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_sum_16_s0/SUM</td>
</tr>
<tr>
<td>4.924</td>
<td>0.189</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_1_s0/I3</td>
</tr>
<tr>
<td>5.479</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C32[3][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_1_s0/F</td>
</tr>
<tr>
<td>6.657</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C30[0][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>6.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>6.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C30[0][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>6.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>6.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C30[1][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>6.762</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>6.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C30[1][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>6.798</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>6.798</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C30[2][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>6.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>6.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C30[2][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>6.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>6.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C31[0][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>6.903</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>6.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C31[0][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>6.938</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>6.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C31[1][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>6.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>6.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C31[1][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>7.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C31[2][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>7.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C31[2][B]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>7.079</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>7.079</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C32[0][A]</td>
<td>icmp_inst/icmp_tx_inst/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>7.114</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/temp_1_14_s/COUT</td>
</tr>
<tr>
<td>7.755</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][B]</td>
<td>icmp_inst/icmp_tx_inst/n1655_s25/I2</td>
</tr>
<tr>
<td>8.208</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[3][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/n1655_s25/F</td>
</tr>
<tr>
<td>8.621</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td>icmp_inst/icmp_tx_inst/n1655_s24/I0</td>
</tr>
<tr>
<td>9.083</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C30[2][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/n1655_s24/F</td>
</tr>
<tr>
<td>9.084</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td>icmp_inst/icmp_tx_inst/n1655_s20/I1</td>
</tr>
<tr>
<td>9.633</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/n1655_s20/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td>icmp_inst/icmp_tx_inst/n1655_s16/I2</td>
</tr>
<tr>
<td>10.205</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C30[3][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/n1655_s16/F</td>
</tr>
<tr>
<td>10.206</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td>icmp_inst/icmp_tx_inst/n1655_s11/I1</td>
</tr>
<tr>
<td>10.659</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C30[3][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/n1655_s11/F</td>
</tr>
<tr>
<td>10.906</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][B]</td>
<td>icmp_inst/icmp_tx_inst/n1655_s9/I0</td>
</tr>
<tr>
<td>11.461</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][B]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/n1655_s9/F</td>
</tr>
<tr>
<td>11.858</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>icmp_inst/icmp_tx_inst/n1655_s6/I3</td>
</tr>
<tr>
<td>12.229</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" background: #97FFFF;">icmp_inst/icmp_tx_inst/n1655_s6/F</td>
</tr>
<tr>
<td>12.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td style=" font-weight:bold;">icmp_inst/icmp_tx_inst/gmii_eth_txd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>icmp_inst/icmp_tx_inst/gmii_eth_txd_7_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C30[0][A]</td>
<td>icmp_inst/icmp_tx_inst/gmii_eth_txd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.428, 56.872%; route: 4.643, 41.075%; tC2Q: 0.232, 2.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>arp_inst/pc_ip_19_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_19_s0/Q</td>
</tr>
<tr>
<td>2.345</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/I0</td>
</tr>
<tr>
<td>2.915</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>2.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>2.950</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>2.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>2.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>2.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.456</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s0/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/I1</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>4.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>4.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>4.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>4.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.601</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.636</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.671</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.176</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.581</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C37[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.874</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C36[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.909</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C36[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>6.944</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>6.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>6.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.050</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.085</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.120</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.626</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/SUM</td>
</tr>
<tr>
<td>8.310</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s23/I1</td>
</tr>
<tr>
<td>8.772</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C34[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1514_s23/F</td>
</tr>
<tr>
<td>8.773</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s21/I1</td>
</tr>
<tr>
<td>9.226</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C34[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1514_s21/F</td>
</tr>
<tr>
<td>9.882</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s18/I0</td>
</tr>
<tr>
<td>10.452</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1514_s18/F</td>
</tr>
<tr>
<td>10.453</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C31[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s14/I2</td>
</tr>
<tr>
<td>11.002</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C31[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1514_s14/F</td>
</tr>
<tr>
<td>11.175</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s11/I0</td>
</tr>
<tr>
<td>11.745</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C31[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1514_s11/F</td>
</tr>
<tr>
<td>11.746</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1514_s10/I1</td>
</tr>
<tr>
<td>12.208</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1514_s10/F</td>
</tr>
<tr>
<td>12.208</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C31[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.656, 58.994%; route: 4.394, 38.950%; tC2Q: 0.232, 2.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.293</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.997</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>3.032</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.502</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s0/SUM</td>
</tr>
<tr>
<td>3.915</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s1/I1</td>
</tr>
<tr>
<td>4.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s1/COUT</td>
</tr>
<tr>
<td>4.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s1/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_3_s1/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s1/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_4_s1/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s1/CIN</td>
</tr>
<tr>
<td>4.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_5_s1/COUT</td>
</tr>
<tr>
<td>4.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s1/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>4.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>4.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>4.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.214</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.633</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.424</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>7.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>7.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>7.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C24[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>7.565</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>7.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C24[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>7.600</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_14_s/COUT</td>
</tr>
<tr>
<td>8.075</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s35/I2</td>
</tr>
<tr>
<td>8.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1499_s35/F</td>
</tr>
<tr>
<td>9.043</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s34/I0</td>
</tr>
<tr>
<td>9.592</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1499_s34/F</td>
</tr>
<tr>
<td>9.593</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s27/I1</td>
</tr>
<tr>
<td>10.163</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1499_s27/F</td>
</tr>
<tr>
<td>10.165</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s20/I1</td>
</tr>
<tr>
<td>10.714</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1499_s20/F</td>
</tr>
<tr>
<td>10.715</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s14/I1</td>
</tr>
<tr>
<td>11.177</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1499_s14/F</td>
</tr>
<tr>
<td>11.349</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s12/I0</td>
</tr>
<tr>
<td>11.811</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1499_s12/F</td>
</tr>
<tr>
<td>11.813</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1499_s10/I1</td>
</tr>
<tr>
<td>12.184</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1499_s10/F</td>
</tr>
<tr>
<td>12.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/gmii_eth_txd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_7_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.940, 61.642%; route: 4.086, 36.297%; tC2Q: 0.232, 2.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.115</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>arp_inst/pc_ip_22_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[0][B]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_22_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s0/I0</td>
</tr>
<tr>
<td>2.960</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>2.960</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>2.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>2.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.466</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s0/SUM</td>
</tr>
<tr>
<td>3.879</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s1/I1</td>
</tr>
<tr>
<td>4.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>4.975</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>5.428</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>6.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>6.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>6.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>6.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>6.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>6.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>6.852</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>6.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>6.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>6.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>6.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>6.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>6.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>6.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>6.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C44[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.028</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>7.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C44[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>7.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C44[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>7.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C44[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>7.098</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_14_s/COUT</td>
</tr>
<tr>
<td>7.815</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C42[3][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s33/I2</td>
</tr>
<tr>
<td>8.385</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C42[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1508_s33/F</td>
</tr>
<tr>
<td>8.558</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s32/I0</td>
</tr>
<tr>
<td>9.128</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C42[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1508_s32/F</td>
</tr>
<tr>
<td>9.129</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C42[3][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s26/I1</td>
</tr>
<tr>
<td>9.684</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C42[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1508_s26/F</td>
</tr>
<tr>
<td>10.097</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C41[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s20/I0</td>
</tr>
<tr>
<td>10.646</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C41[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1508_s20/F</td>
</tr>
<tr>
<td>10.819</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s15/I2</td>
</tr>
<tr>
<td>11.190</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C41[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1508_s15/F</td>
</tr>
<tr>
<td>11.194</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s11/I1</td>
</tr>
<tr>
<td>11.743</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C41[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1508_s11/F</td>
</tr>
<tr>
<td>11.744</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1508_s10/I0</td>
</tr>
<tr>
<td>12.115</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C41[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1508_s10/F</td>
</tr>
<tr>
<td>12.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C41[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_7_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C41[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.643, 59.372%; route: 4.314, 38.555%; tC2Q: 0.232, 2.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C26[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>2.980</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>2.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.015</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>3.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>3.050</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>3.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>3.086</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>3.121</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>3.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.156</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>3.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>3.191</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>3.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.226</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_8_s0/COUT</td>
</tr>
<tr>
<td>3.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_9_s0/CIN</td>
</tr>
<tr>
<td>3.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_9_s0/COUT</td>
</tr>
<tr>
<td>3.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_10_s0/CIN</td>
</tr>
<tr>
<td>3.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_10_s0/COUT</td>
</tr>
<tr>
<td>3.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_11_s0/CIN</td>
</tr>
<tr>
<td>3.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_11_s0/COUT</td>
</tr>
<tr>
<td>3.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_12_s0/CIN</td>
</tr>
<tr>
<td>3.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_12_s0/COUT</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_13_s0/CIN</td>
</tr>
<tr>
<td>3.837</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_13_s0/SUM</td>
</tr>
<tr>
<td>4.400</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.842</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.312</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.565</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.018</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.952</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.987</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.022</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.128</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.234</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.269</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.739</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_10_s/SUM</td>
</tr>
<tr>
<td>8.395</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1504_s25/I1</td>
</tr>
<tr>
<td>8.965</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C24[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1504_s25/F</td>
</tr>
<tr>
<td>8.966</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1504_s21/I3</td>
</tr>
<tr>
<td>9.521</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C24[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1504_s21/F</td>
</tr>
<tr>
<td>10.039</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1504_s17/I2</td>
</tr>
<tr>
<td>10.609</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1504_s17/F</td>
</tr>
<tr>
<td>10.610</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1504_s13/I2</td>
</tr>
<tr>
<td>10.981</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C20[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1504_s13/F</td>
</tr>
<tr>
<td>10.986</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1504_s11/I1</td>
</tr>
<tr>
<td>11.448</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C20[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1504_s11/F</td>
</tr>
<tr>
<td>11.449</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1504_s10/I0</td>
</tr>
<tr>
<td>11.998</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1504_s10/F</td>
</tr>
<tr>
<td>11.998</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C20[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.691, 60.426%; route: 4.150, 37.478%; tC2Q: 0.232, 2.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C26[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>2.980</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>2.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.015</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>3.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>3.050</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>3.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>3.086</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>3.121</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>3.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.156</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>3.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>3.191</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>3.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.226</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_8_s0/COUT</td>
</tr>
<tr>
<td>3.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_9_s0/CIN</td>
</tr>
<tr>
<td>3.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_9_s0/COUT</td>
</tr>
<tr>
<td>3.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_10_s0/CIN</td>
</tr>
<tr>
<td>3.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_10_s0/COUT</td>
</tr>
<tr>
<td>3.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_11_s0/CIN</td>
</tr>
<tr>
<td>3.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_11_s0/COUT</td>
</tr>
<tr>
<td>3.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_12_s0/CIN</td>
</tr>
<tr>
<td>3.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_12_s0/COUT</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_13_s0/CIN</td>
</tr>
<tr>
<td>3.837</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_13_s0/SUM</td>
</tr>
<tr>
<td>4.400</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.842</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.312</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.565</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.018</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.952</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.987</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.022</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.128</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.234</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.269</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.339</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>7.339</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.374</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>7.374</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>7.410</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>7.410</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C28[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>7.880</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_14_s/SUM</td>
</tr>
<tr>
<td>8.277</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1500_s26/I0</td>
</tr>
<tr>
<td>8.832</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1500_s26/F</td>
</tr>
<tr>
<td>9.322</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1500_s19/I0</td>
</tr>
<tr>
<td>9.784</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1500_s19/F</td>
</tr>
<tr>
<td>9.785</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1500_s14/I0</td>
</tr>
<tr>
<td>10.340</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C22[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1500_s14/F</td>
</tr>
<tr>
<td>10.753</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C21[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1500_s11/I0</td>
</tr>
<tr>
<td>11.215</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C21[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1500_s11/F</td>
</tr>
<tr>
<td>11.388</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1500_s10/I0</td>
</tr>
<tr>
<td>11.937</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C21[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1500_s10/F</td>
</tr>
<tr>
<td>11.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C21[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C21[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.337, 57.557%; route: 4.441, 40.336%; tC2Q: 0.232, 2.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.375</td>
<td>1.217</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.945</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.945</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C26[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>2.980</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>2.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.015</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>3.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>3.050</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>3.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C26[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>3.086</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>3.086</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>3.121</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>3.121</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.156</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>3.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>3.191</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>3.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.226</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_8_s0/COUT</td>
</tr>
<tr>
<td>3.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_9_s0/CIN</td>
</tr>
<tr>
<td>3.262</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_9_s0/COUT</td>
</tr>
<tr>
<td>3.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C27[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_10_s0/CIN</td>
</tr>
<tr>
<td>3.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C27[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_10_s0/COUT</td>
</tr>
<tr>
<td>3.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_11_s0/CIN</td>
</tr>
<tr>
<td>3.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_11_s0/COUT</td>
</tr>
<tr>
<td>3.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_12_s0/CIN</td>
</tr>
<tr>
<td>3.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_12_s0/COUT</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_13_s0/CIN</td>
</tr>
<tr>
<td>3.837</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_13_s0/SUM</td>
</tr>
<tr>
<td>4.400</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/I1</td>
</tr>
<tr>
<td>4.771</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.771</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.807</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.807</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.842</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C28[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.312</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R31C28[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.565</td>
<td>0.253</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.018</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C26[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.952</td>
<td>0.935</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.987</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.022</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.058</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.093</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.093</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C26[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.128</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.128</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.163</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.163</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.198</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.198</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.234</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.269</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.269</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.304</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>7.304</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C27[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.774</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/temp_1_11_s/SUM</td>
</tr>
<tr>
<td>7.945</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1503_s21/I1</td>
</tr>
<tr>
<td>8.462</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C26[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1503_s21/F</td>
</tr>
<tr>
<td>9.117</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1503_s17/I1</td>
</tr>
<tr>
<td>9.570</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1503_s17/F</td>
</tr>
<tr>
<td>9.984</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C21[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1503_s13/I2</td>
</tr>
<tr>
<td>10.355</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C21[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1503_s13/F</td>
</tr>
<tr>
<td>10.768</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1503_s11/I0</td>
</tr>
<tr>
<td>11.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C20[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1503_s11/F</td>
</tr>
<tr>
<td>11.552</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1503_s10/I1</td>
</tr>
<tr>
<td>11.923</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1503_s10/F</td>
</tr>
<tr>
<td>11.923</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C23[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_3_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C23[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.732, 52.121%; route: 5.033, 45.769%; tC2Q: 0.232, 2.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.997</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>3.032</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>3.103</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>3.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>3.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>3.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>3.173</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>3.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>3.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>3.243</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>3.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.279</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_8_s0/COUT</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s0/CIN</td>
</tr>
<tr>
<td>3.314</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_9_s0/COUT</td>
</tr>
<tr>
<td>3.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s0/CIN</td>
</tr>
<tr>
<td>3.349</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_10_s0/COUT</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s0/CIN</td>
</tr>
<tr>
<td>3.384</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_11_s0/COUT</td>
</tr>
<tr>
<td>3.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s0/CIN</td>
</tr>
<tr>
<td>3.419</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_12_s0/COUT</td>
</tr>
<tr>
<td>3.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s0/CIN</td>
</tr>
<tr>
<td>3.889</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s0/SUM</td>
</tr>
<tr>
<td>4.303</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/I1</td>
</tr>
<tr>
<td>4.674</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.214</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.633</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.613</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_2_s/SUM</td>
</tr>
<tr>
<td>8.026</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1504_s28/I0</td>
</tr>
<tr>
<td>8.543</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1504_s28/F</td>
</tr>
<tr>
<td>9.199</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1504_s23/I2</td>
</tr>
<tr>
<td>9.570</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1504_s23/F</td>
</tr>
<tr>
<td>9.574</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1504_s17/I0</td>
</tr>
<tr>
<td>9.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1504_s17/F</td>
</tr>
<tr>
<td>10.358</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1504_s13/I0</td>
</tr>
<tr>
<td>10.907</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C21[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1504_s13/F</td>
</tr>
<tr>
<td>10.909</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1504_s11/I0</td>
</tr>
<tr>
<td>11.371</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C21[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1504_s11/F</td>
</tr>
<tr>
<td>11.372</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1504_s10/I1</td>
</tr>
<tr>
<td>11.921</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1504_s10/F</td>
</tr>
<tr>
<td>11.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/gmii_eth_txd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C21[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.253, 56.870%; route: 4.510, 41.020%; tC2Q: 0.232, 2.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>arp_inst/pc_ip_19_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_19_s0/Q</td>
</tr>
<tr>
<td>2.345</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/I0</td>
</tr>
<tr>
<td>2.915</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>2.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>2.950</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>2.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>2.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>2.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.456</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s0/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/I1</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>4.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>4.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>4.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>4.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.601</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.636</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.671</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.176</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.581</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C37[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.874</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C36[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.909</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C36[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>6.944</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>6.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>6.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.050</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.085</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.120</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.191</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.226</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>7.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.261</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>7.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C38[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C38[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C38[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>7.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C38[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C38[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>7.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C38[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_14_s/COUT</td>
</tr>
<tr>
<td>8.007</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C38[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1508_s34/I2</td>
</tr>
<tr>
<td>8.577</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C38[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1508_s34/F</td>
</tr>
<tr>
<td>8.579</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1508_s33/I0</td>
</tr>
<tr>
<td>9.149</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C38[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1508_s33/F</td>
</tr>
<tr>
<td>9.321</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1508_s21/I1</td>
</tr>
<tr>
<td>9.870</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1508_s21/F</td>
</tr>
<tr>
<td>9.871</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1508_s15/I0</td>
</tr>
<tr>
<td>10.441</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1508_s15/F</td>
</tr>
<tr>
<td>10.614</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C36[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1508_s11/I0</td>
</tr>
<tr>
<td>11.076</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C36[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1508_s11/F</td>
</tr>
<tr>
<td>11.248</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1508_s10/I0</td>
</tr>
<tr>
<td>11.818</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1508_s10/F</td>
</tr>
<tr>
<td>11.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_7_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.622, 60.794%; route: 4.039, 37.076%; tC2Q: 0.232, 2.130%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>arp_inst/pc_ip_19_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_19_s0/Q</td>
</tr>
<tr>
<td>2.345</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/I0</td>
</tr>
<tr>
<td>2.915</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>2.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>2.950</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>2.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>2.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>2.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.456</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s0/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/I1</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>4.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>4.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>4.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>4.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.601</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.636</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.671</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.176</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.581</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C37[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.874</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C36[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.909</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C36[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>6.944</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>6.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>6.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.050</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.085</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.120</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.191</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.661</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_10_s/SUM</td>
</tr>
<tr>
<td>8.224</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C36[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1513_s22/I1</td>
</tr>
<tr>
<td>8.779</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1513_s22/F</td>
</tr>
<tr>
<td>9.435</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1513_s18/I0</td>
</tr>
<tr>
<td>9.806</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C31[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1513_s18/F</td>
</tr>
<tr>
<td>10.203</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1513_s14/I2</td>
</tr>
<tr>
<td>10.574</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C31[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1513_s14/F</td>
</tr>
<tr>
<td>10.578</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1513_s11/I1</td>
</tr>
<tr>
<td>11.127</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C31[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1513_s11/F</td>
</tr>
<tr>
<td>11.300</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1513_s10/I1</td>
</tr>
<tr>
<td>11.762</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1513_s10/F</td>
</tr>
<tr>
<td>11.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.933, 54.754%; route: 4.671, 43.105%; tC2Q: 0.232, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.997</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>3.032</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>3.103</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>3.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>3.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>3.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>3.173</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>3.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>3.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>3.243</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>3.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.279</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_8_s0/COUT</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s0/CIN</td>
</tr>
<tr>
<td>3.314</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_9_s0/COUT</td>
</tr>
<tr>
<td>3.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s0/CIN</td>
</tr>
<tr>
<td>3.349</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_10_s0/COUT</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s0/CIN</td>
</tr>
<tr>
<td>3.384</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_11_s0/COUT</td>
</tr>
<tr>
<td>3.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s0/CIN</td>
</tr>
<tr>
<td>3.419</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_12_s0/COUT</td>
</tr>
<tr>
<td>3.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s0/CIN</td>
</tr>
<tr>
<td>3.889</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s0/SUM</td>
</tr>
<tr>
<td>4.303</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/I1</td>
</tr>
<tr>
<td>4.674</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.214</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.633</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.424</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>7.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>7.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.965</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_12_s/SUM</td>
</tr>
<tr>
<td>8.362</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1502_s25/I1</td>
</tr>
<tr>
<td>8.815</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1502_s25/F</td>
</tr>
<tr>
<td>9.499</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1502_s21/I2</td>
</tr>
<tr>
<td>10.069</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1502_s21/F</td>
</tr>
<tr>
<td>10.070</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1502_s16/I2</td>
</tr>
<tr>
<td>10.441</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1502_s16/F</td>
</tr>
<tr>
<td>10.446</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1502_s11/I2</td>
</tr>
<tr>
<td>11.016</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1502_s11/F</td>
</tr>
<tr>
<td>11.188</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1502_s10/I0</td>
</tr>
<tr>
<td>11.737</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1502_s10/F</td>
</tr>
<tr>
<td>11.737</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/gmii_eth_txd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.299, 58.264%; route: 4.280, 39.590%; tC2Q: 0.232, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.997</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>3.032</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>3.103</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>3.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>3.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>3.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>3.173</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>3.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>3.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>3.243</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>3.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.279</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_8_s0/COUT</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s0/CIN</td>
</tr>
<tr>
<td>3.314</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_9_s0/COUT</td>
</tr>
<tr>
<td>3.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s0/CIN</td>
</tr>
<tr>
<td>3.349</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_10_s0/COUT</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s0/CIN</td>
</tr>
<tr>
<td>3.384</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_11_s0/COUT</td>
</tr>
<tr>
<td>3.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s0/CIN</td>
</tr>
<tr>
<td>3.419</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_12_s0/COUT</td>
</tr>
<tr>
<td>3.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s0/CIN</td>
</tr>
<tr>
<td>3.889</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s0/SUM</td>
</tr>
<tr>
<td>4.303</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/I1</td>
</tr>
<tr>
<td>4.674</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.214</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.633</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.424</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.424</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>7.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>7.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C24[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>7.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C24[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>8.000</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_13_s/SUM</td>
</tr>
<tr>
<td>8.441</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1501_s20/I0</td>
</tr>
<tr>
<td>8.996</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C24[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1501_s20/F</td>
</tr>
<tr>
<td>9.409</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1501_s17/I2</td>
</tr>
<tr>
<td>9.979</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1501_s17/F</td>
</tr>
<tr>
<td>9.981</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1501_s13/I0</td>
</tr>
<tr>
<td>10.551</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1501_s13/F</td>
</tr>
<tr>
<td>10.552</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1501_s11/I0</td>
</tr>
<tr>
<td>11.101</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C23[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1501_s11/F</td>
</tr>
<tr>
<td>11.274</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1501_s10/I2</td>
</tr>
<tr>
<td>11.736</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1501_s10/F</td>
</tr>
<tr>
<td>11.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/gmii_eth_txd_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_5_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.527, 60.382%; route: 4.051, 37.472%; tC2Q: 0.232, 2.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.997</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>3.032</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.502</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s0/SUM</td>
</tr>
<tr>
<td>3.915</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s1/I1</td>
</tr>
<tr>
<td>4.286</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s1/COUT</td>
</tr>
<tr>
<td>4.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s1/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_3_s1/COUT</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s1/CIN</td>
</tr>
<tr>
<td>4.357</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_4_s1/COUT</td>
</tr>
<tr>
<td>4.357</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s1/CIN</td>
</tr>
<tr>
<td>4.392</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_5_s1/COUT</td>
</tr>
<tr>
<td>4.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s1/CIN</td>
</tr>
<tr>
<td>4.427</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>4.427</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>4.462</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>4.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>4.498</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.498</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.533</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.533</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.568</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.568</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.603</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.638</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.674</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.214</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.633</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.754</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_6_s/SUM</td>
</tr>
<tr>
<td>7.924</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1500_s25/I0</td>
</tr>
<tr>
<td>8.479</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1500_s25/F</td>
</tr>
<tr>
<td>9.147</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1500_s19/I1</td>
</tr>
<tr>
<td>9.717</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C24[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1500_s19/F</td>
</tr>
<tr>
<td>9.718</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1500_s14/I0</td>
</tr>
<tr>
<td>10.288</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C24[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1500_s14/F</td>
</tr>
<tr>
<td>10.461</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1500_s11/I1</td>
</tr>
<tr>
<td>10.914</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C23[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1500_s11/F</td>
</tr>
<tr>
<td>11.161</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1500_s10/I1</td>
</tr>
<tr>
<td>11.731</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1500_s10/F</td>
</tr>
<tr>
<td>11.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/gmii_eth_txd_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.293, 58.240%; route: 4.280, 39.613%; tC2Q: 0.232, 2.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>arp_inst/pc_ip_22_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[0][B]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_22_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s0/I0</td>
</tr>
<tr>
<td>2.960</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>2.960</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>2.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>2.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.466</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s0/SUM</td>
</tr>
<tr>
<td>3.879</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s1/I1</td>
</tr>
<tr>
<td>4.250</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.250</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.285</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.320</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C39[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.355</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C39[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.390</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.426</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.461</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>4.975</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>5.428</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>6.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>6.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>6.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>6.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>6.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>6.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>6.852</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>6.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>6.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>6.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>6.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>6.957</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>6.957</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>6.992</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>6.992</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C44[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.028</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C44[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>7.028</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C44[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>7.063</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C44[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_13_s/COUT</td>
</tr>
<tr>
<td>7.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C44[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_14_s/CIN</td>
</tr>
<tr>
<td>7.533</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C44[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_14_s/SUM</td>
</tr>
<tr>
<td>7.703</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C43[3][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1509_s23/I1</td>
</tr>
<tr>
<td>8.258</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1509_s23/F</td>
</tr>
<tr>
<td>8.914</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1509_s18/I1</td>
</tr>
<tr>
<td>9.484</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C42[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1509_s18/F</td>
</tr>
<tr>
<td>9.657</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C41[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1509_s14/I0</td>
</tr>
<tr>
<td>10.110</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C41[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1509_s14/F</td>
</tr>
<tr>
<td>10.523</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1509_s11/I1</td>
</tr>
<tr>
<td>10.985</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C39[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1509_s11/F</td>
</tr>
<tr>
<td>11.157</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1509_s10/I0</td>
</tr>
<tr>
<td>11.727</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1509_s10/F</td>
</tr>
<tr>
<td>11.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C39[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_6_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C39[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.153, 56.967%; route: 4.416, 40.885%; tC2Q: 0.232, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.629</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cam1_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_L[0]</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][A]</td>
<td>cam1_mode_1_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R43C27[1][A]</td>
<td style=" font-weight:bold;">cam1_mode_1_s0/Q</td>
</tr>
<tr>
<td>2.482</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n14_s7/I0</td>
</tr>
<tr>
<td>2.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n14_s7/F</td>
</tr>
<tr>
<td>4.087</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/true_v_17_s2/A[0]</td>
</tr>
<tr>
<td>7.717</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/true_v_17_s2/DOUT[8]</td>
</tr>
<tr>
<td>8.357</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1506_s24/I1</td>
</tr>
<tr>
<td>8.874</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C21[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1506_s24/F</td>
</tr>
<tr>
<td>9.287</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1506_s19/I0</td>
</tr>
<tr>
<td>9.836</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1506_s19/F</td>
</tr>
<tr>
<td>9.837</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1506_s14/I1</td>
</tr>
<tr>
<td>10.208</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1506_s14/F</td>
</tr>
<tr>
<td>10.455</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1506_s11/I1</td>
</tr>
<tr>
<td>11.010</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1506_s11/F</td>
</tr>
<tr>
<td>11.258</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1506_s10/I1</td>
</tr>
<tr>
<td>11.629</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1506_s10/F</td>
</tr>
<tr>
<td>11.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_0_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_0_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C22[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.364, 60.578%; route: 3.909, 37.214%; tC2Q: 0.232, 2.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][A]</td>
<td>arp_inst/pc_ip_16_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][A]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_16_s0/Q</td>
</tr>
<tr>
<td>2.427</td>
<td>1.269</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_0_s0/I0</td>
</tr>
<tr>
<td>2.997</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_0_s0/COUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C25[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_1_s0/CIN</td>
</tr>
<tr>
<td>3.032</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C25[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_1_s0/COUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_2_s0/CIN</td>
</tr>
<tr>
<td>3.067</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_2_s0/COUT</td>
</tr>
<tr>
<td>3.067</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_3_s0/CIN</td>
</tr>
<tr>
<td>3.103</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>3.103</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>3.138</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>3.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>3.173</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>3.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.208</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>3.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>3.243</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>3.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.279</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_8_s0/COUT</td>
</tr>
<tr>
<td>3.279</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_9_s0/CIN</td>
</tr>
<tr>
<td>3.314</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_9_s0/COUT</td>
</tr>
<tr>
<td>3.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C26[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_10_s0/CIN</td>
</tr>
<tr>
<td>3.349</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C26[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_10_s0/COUT</td>
</tr>
<tr>
<td>3.349</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_11_s0/CIN</td>
</tr>
<tr>
<td>3.384</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_11_s0/COUT</td>
</tr>
<tr>
<td>3.384</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_12_s0/CIN</td>
</tr>
<tr>
<td>3.419</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_12_s0/COUT</td>
</tr>
<tr>
<td>3.419</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s0/CIN</td>
</tr>
<tr>
<td>3.889</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s0/SUM</td>
</tr>
<tr>
<td>4.303</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_13_s1/I1</td>
</tr>
<tr>
<td>4.674</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.709</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.744</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.214</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.633</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.188</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>7.108</td>
<td>0.920</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>7.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>7.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>7.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>7.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>7.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>7.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.248</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C22[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.859</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/temp_1_9_s/SUM</td>
</tr>
<tr>
<td>7.864</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1505_s25/I0</td>
</tr>
<tr>
<td>8.419</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C23[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1505_s25/F</td>
</tr>
<tr>
<td>8.816</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1505_s20/I3</td>
</tr>
<tr>
<td>9.269</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1505_s20/F</td>
</tr>
<tr>
<td>9.758</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1505_s16/I0</td>
</tr>
<tr>
<td>10.129</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1505_s16/F</td>
</tr>
<tr>
<td>10.134</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/n1505_s13/I1</td>
</tr>
<tr>
<td>10.704</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1505_s13/F</td>
</tr>
<tr>
<td>10.705</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1505_s11/I0</td>
</tr>
<tr>
<td>11.275</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1505_s11/F</td>
</tr>
<tr>
<td>11.276</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/n1505_s10/I2</td>
</tr>
<tr>
<td>11.647</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n1505_s10/F</td>
</tr>
<tr>
<td>11.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/gmii_eth_txd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/gmii_eth_txd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.570, 61.282%; route: 3.919, 36.554%; tC2Q: 0.232, 2.164%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>cam1_mode_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_L[0]</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C27[1][A]</td>
<td>cam1_mode_1_s0/CLK</td>
</tr>
<tr>
<td>1.355</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R43C27[1][A]</td>
<td style=" font-weight:bold;">cam1_mode_1_s0/Q</td>
</tr>
<tr>
<td>2.482</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/n14_s7/I0</td>
</tr>
<tr>
<td>2.853</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/n14_s7/F</td>
</tr>
<tr>
<td>4.087</td>
<td>1.235</td>
<td>tNET</td>
<td>FF</td>
<td>36</td>
<td>DSP_R37[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/true_v_17_s2/A[0]</td>
</tr>
<tr>
<td>7.717</td>
<td>3.630</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/true_v_17_s2/DOUT[9]</td>
</tr>
<tr>
<td>8.372</td>
<td>0.655</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1505_s25/I1</td>
</tr>
<tr>
<td>8.834</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C20[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1505_s25/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1505_s19/I0</td>
</tr>
<tr>
<td>9.576</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C20[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1505_s19/F</td>
</tr>
<tr>
<td>9.578</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1505_s14/I0</td>
</tr>
<tr>
<td>9.949</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C20[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1505_s14/F</td>
</tr>
<tr>
<td>10.362</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1505_s11/I1</td>
</tr>
<tr>
<td>10.815</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C20[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1505_s11/F</td>
</tr>
<tr>
<td>11.062</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/n1505_s10/I0</td>
</tr>
<tr>
<td>11.611</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/n1505_s10/F</td>
</tr>
<tr>
<td>11.611</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C22[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/gmii_eth_txd_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.406, 61.080%; route: 3.850, 36.708%; tC2Q: 0.232, 2.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[2][B]</td>
<td>arp_inst/pc_ip_19_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[2][B]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_19_s0/Q</td>
</tr>
<tr>
<td>2.345</td>
<td>1.187</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C34[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/I0</td>
</tr>
<tr>
<td>2.915</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C34[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_3_s0/COUT</td>
</tr>
<tr>
<td>2.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C34[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s0/CIN</td>
</tr>
<tr>
<td>2.950</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_4_s0/COUT</td>
</tr>
<tr>
<td>2.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s0/CIN</td>
</tr>
<tr>
<td>2.986</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_5_s0/COUT</td>
</tr>
<tr>
<td>2.986</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R39C35[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s0/CIN</td>
</tr>
<tr>
<td>3.456</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C35[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s0/SUM</td>
</tr>
<tr>
<td>4.019</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/I1</td>
</tr>
<tr>
<td>4.390</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_6_s1/COUT</td>
</tr>
<tr>
<td>4.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/CIN</td>
</tr>
<tr>
<td>4.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_7_s1/COUT</td>
</tr>
<tr>
<td>4.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/CIN</td>
</tr>
<tr>
<td>4.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_8_s1/COUT</td>
</tr>
<tr>
<td>4.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/CIN</td>
</tr>
<tr>
<td>4.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_9_s1/COUT</td>
</tr>
<tr>
<td>4.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/CIN</td>
</tr>
<tr>
<td>4.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_10_s1/COUT</td>
</tr>
<tr>
<td>4.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C36[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/CIN</td>
</tr>
<tr>
<td>4.566</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C36[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_11_s1/COUT</td>
</tr>
<tr>
<td>4.566</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/CIN</td>
</tr>
<tr>
<td>4.601</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_12_s1/COUT</td>
</tr>
<tr>
<td>4.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/CIN</td>
</tr>
<tr>
<td>4.636</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_13_s1/COUT</td>
</tr>
<tr>
<td>4.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/CIN</td>
</tr>
<tr>
<td>4.671</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R38C37[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>5.176</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R38C37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>5.581</td>
<td>0.405</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C37[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>6.151</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C37[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.874</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R40C36[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.909</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C36[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.909</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>6.944</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>6.980</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>6.980</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C36[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>7.050</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C36[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>7.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>7.085</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>7.085</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>7.120</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>7.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>7.156</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>7.156</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>7.191</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>7.191</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.226</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_10_s/COUT</td>
</tr>
<tr>
<td>7.226</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C37[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_11_s/CIN</td>
</tr>
<tr>
<td>7.261</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C37[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_11_s/COUT</td>
</tr>
<tr>
<td>7.261</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C38[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_12_s/CIN</td>
</tr>
<tr>
<td>7.296</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C38[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_12_s/COUT</td>
</tr>
<tr>
<td>7.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R40C38[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/temp_1_13_s/CIN</td>
</tr>
<tr>
<td>7.766</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R40C38[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/temp_1_13_s/SUM</td>
</tr>
<tr>
<td>8.434</td>
<td>0.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C34[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1510_s26/I0</td>
</tr>
<tr>
<td>9.004</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C34[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1510_s26/F</td>
</tr>
<tr>
<td>9.006</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C34[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1510_s21/I2</td>
</tr>
<tr>
<td>9.459</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C34[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1510_s21/F</td>
</tr>
<tr>
<td>9.872</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C31[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1510_s15/I2</td>
</tr>
<tr>
<td>10.442</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C31[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1510_s15/F</td>
</tr>
<tr>
<td>10.443</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1510_s12/I0</td>
</tr>
<tr>
<td>10.992</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C31[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1510_s12/F</td>
</tr>
<tr>
<td>10.993</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/n1510_s10/I1</td>
</tr>
<tr>
<td>11.455</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/n1510_s10/F</td>
</tr>
<tr>
<td>11.455</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_5_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C31[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/gmii_eth_txd_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.335, 60.160%; route: 3.963, 37.637%; tC2Q: 0.232, 2.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C42[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>31</td>
<td>R33C42[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.476</td>
<td>1.319</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C40[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1333_s6/I0</td>
</tr>
<tr>
<td>3.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R30C40[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1333_s6/F</td>
</tr>
<tr>
<td>3.686</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C42[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/NXT_STATE.CRC_SEND_s8/I0</td>
</tr>
<tr>
<td>4.256</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C42[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/NXT_STATE.CRC_SEND_s8/F</td>
</tr>
<tr>
<td>4.428</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C43[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/NXT_STATE.CRC_SEND_s6/I1</td>
</tr>
<tr>
<td>4.983</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C43[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/NXT_STATE.CRC_SEND_s6/F</td>
</tr>
<tr>
<td>5.546</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C43[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/NXT_STATE.CRC_SEND_s5/I0</td>
</tr>
<tr>
<td>5.917</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R31C43[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/NXT_STATE.CRC_SEND_s5/F</td>
</tr>
<tr>
<td>6.105</td>
<td>0.188</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C44[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1159_s0/I0</td>
</tr>
<tr>
<td>6.654</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C44[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1159_s0/COUT</td>
</tr>
<tr>
<td>6.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C44[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1160_s0/CIN</td>
</tr>
<tr>
<td>6.689</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C44[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1160_s0/COUT</td>
</tr>
<tr>
<td>6.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C44[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1161_s0/CIN</td>
</tr>
<tr>
<td>6.725</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C44[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1161_s0/COUT</td>
</tr>
<tr>
<td>6.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C44[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1162_s0/CIN</td>
</tr>
<tr>
<td>6.760</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C44[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1162_s0/COUT</td>
</tr>
<tr>
<td>6.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C44[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1163_s0/CIN</td>
</tr>
<tr>
<td>6.795</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R31C44[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1163_s0/COUT</td>
</tr>
<tr>
<td>8.676</td>
<td>1.881</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1511_s16/I3</td>
</tr>
<tr>
<td>9.129</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C41[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1511_s16/F</td>
</tr>
<tr>
<td>10.270</td>
<td>1.141</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C41[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1511_s13/I1</td>
</tr>
<tr>
<td>10.732</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C41[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1511_s13/F</td>
</tr>
<tr>
<td>10.905</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1511_s10/I3</td>
</tr>
<tr>
<td>11.454</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1511_s10/F</td>
</tr>
<tr>
<td>11.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_4_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C42[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.205, 39.940%; route: 6.091, 57.856%; tC2Q: 0.232, 2.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>arp_inst/pc_ip_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>arp_inst/pc_ip_22_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R27C37[0][B]</td>
<td style=" font-weight:bold;">arp_inst/pc_ip_22_s0/Q</td>
</tr>
<tr>
<td>2.390</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s0/I0</td>
</tr>
<tr>
<td>2.960</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C39[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_6_s0/COUT</td>
</tr>
<tr>
<td>2.960</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R34C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s0/CIN</td>
</tr>
<tr>
<td>2.996</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_7_s0/COUT</td>
</tr>
<tr>
<td>2.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s0/CIN</td>
</tr>
<tr>
<td>3.031</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_8_s0/COUT</td>
</tr>
<tr>
<td>3.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s0/CIN</td>
</tr>
<tr>
<td>3.066</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_9_s0/COUT</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C39[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s0/CIN</td>
</tr>
<tr>
<td>3.101</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C39[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_10_s0/COUT</td>
</tr>
<tr>
<td>3.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C40[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s0/CIN</td>
</tr>
<tr>
<td>3.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C40[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_11_s0/COUT</td>
</tr>
<tr>
<td>3.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C40[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s0/CIN</td>
</tr>
<tr>
<td>3.172</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C40[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_12_s0/COUT</td>
</tr>
<tr>
<td>3.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C40[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s0/CIN</td>
</tr>
<tr>
<td>3.207</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C40[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_13_s0/COUT</td>
</tr>
<tr>
<td>3.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R34C40[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s0/CIN</td>
</tr>
<tr>
<td>3.677</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C40[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s0/SUM</td>
</tr>
<tr>
<td>4.090</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/I1</td>
</tr>
<tr>
<td>4.461</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_14_s1/COUT</td>
</tr>
<tr>
<td>4.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/CIN</td>
</tr>
<tr>
<td>4.496</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_15_s1/COUT</td>
</tr>
<tr>
<td>4.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C40[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/CIN</td>
</tr>
<tr>
<td>4.966</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C40[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_sum_16_s1/SUM</td>
</tr>
<tr>
<td>4.975</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/I1</td>
</tr>
<tr>
<td>5.428</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C40[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_0_s0/F</td>
</tr>
<tr>
<td>6.605</td>
<td>1.177</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/CIN</td>
</tr>
<tr>
<td>6.640</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_1_s/COUT</td>
</tr>
<tr>
<td>6.640</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/CIN</td>
</tr>
<tr>
<td>6.676</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_2_s/COUT</td>
</tr>
<tr>
<td>6.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/CIN</td>
</tr>
<tr>
<td>6.711</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_3_s/COUT</td>
</tr>
<tr>
<td>6.711</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/CIN</td>
</tr>
<tr>
<td>6.746</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_4_s/COUT</td>
</tr>
<tr>
<td>6.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/CIN</td>
</tr>
<tr>
<td>6.781</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_5_s/COUT</td>
</tr>
<tr>
<td>6.781</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/CIN</td>
</tr>
<tr>
<td>6.816</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_6_s/COUT</td>
</tr>
<tr>
<td>6.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/CIN</td>
</tr>
<tr>
<td>6.852</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_7_s/COUT</td>
</tr>
<tr>
<td>6.852</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/CIN</td>
</tr>
<tr>
<td>6.887</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_8_s/COUT</td>
</tr>
<tr>
<td>6.887</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_9_s/CIN</td>
</tr>
<tr>
<td>6.922</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_9_s/COUT</td>
</tr>
<tr>
<td>6.922</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C43[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/temp_1_10_s/CIN</td>
</tr>
<tr>
<td>7.392</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C43[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/temp_1_10_s/SUM</td>
</tr>
<tr>
<td>8.291</td>
<td>0.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C40[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1513_s21/I0</td>
</tr>
<tr>
<td>8.861</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1513_s21/F</td>
</tr>
<tr>
<td>8.862</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C40[3][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1513_s17/I2</td>
</tr>
<tr>
<td>9.315</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C40[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1513_s17/F</td>
</tr>
<tr>
<td>10.149</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1513_s13/I1</td>
</tr>
<tr>
<td>10.520</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1513_s13/F</td>
</tr>
<tr>
<td>10.524</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1513_s11/I0</td>
</tr>
<tr>
<td>10.895</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1513_s11/F</td>
</tr>
<tr>
<td>10.900</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/n1513_s10/I1</td>
</tr>
<tr>
<td>11.362</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/n1513_s10/F</td>
</tr>
<tr>
<td>11.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C39[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_2_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C39[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/gmii_eth_txd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.629, 53.943%; route: 4.574, 43.833%; tC2Q: 0.232, 2.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos_config/inst_i2c_send/n61_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos_config/inst_i2c_send/dri_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_cmos_config/dri_clk_2:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos_config/dri_clk_2</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>48</td>
<td>R40C42[0][A]</td>
<td>inst_cmos_config/inst_i2c_send/dri_clk_s1/Q</td>
</tr>
<tr>
<td>20.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td style=" font-weight:bold;">inst_cmos_config/inst_i2c_send/n61_s2/I0</td>
</tr>
<tr>
<td>20.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos_config/inst_i2c_send/n61_s2/F</td>
</tr>
<tr>
<td>20.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td style=" font-weight:bold;">inst_cmos_config/inst_i2c_send/dri_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.880</td>
<td>0.880</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_L[0]</td>
<td>inst_Gowin_rPLL50M/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>21.064</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td>inst_cmos_config/inst_i2c_send/dri_clk_s1/CLK</td>
</tr>
<tr>
<td>21.099</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos_config/inst_i2c_send/dri_clk_s1</td>
</tr>
<tr>
<td>21.110</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C42[0][A]</td>
<td>inst_cmos_config/inst_i2c_send/dri_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[0][A]</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C17[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/fifo2_wr_data_7_s0/Q</td>
</tr>
<tr>
<td>1.987</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_5_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C17[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/fifo2_wr_data_5_s0/Q</td>
</tr>
<tr>
<td>1.987</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 54.832%; tC2Q: 0.202, 45.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_gray2transformer/fifo2_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C14[2][A]</td>
<td>inst_cmos2transformer/inst_gray2transformer/fifo2_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C14[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/fifo2_wr_data_2_s0/Q</td>
</tr>
<tr>
<td>1.991</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.657</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/wbin_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C17[0][A]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/wbin_8_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R44C17[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/wbin_8_s0/Q</td>
</tr>
<tr>
<td>1.868</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.657</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.127, 38.581%; tC2Q: 0.202, 61.419%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/fifo2_wr_data_3_s0/Q</td>
</tr>
<tr>
<td>2.002</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/fifo2_wr_data_2_s0/Q</td>
</tr>
<tr>
<td>2.002</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_gray2filter/filter_data_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>inst_cmos2filter/inst_gray2filter/filter_data_3_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/filter_data_3_s1/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_gray2transformer/fifo2_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td>inst_cmos2transformer/inst_gray2transformer/fifo2_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C14[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/fifo2_wr_data_0_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/pic_start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/pic_start_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R36C41[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_data_rev/pic_start_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_start_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_start_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R36C41[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_data_rev/href_start_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C41[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/href_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.865%; tC2Q: 0.202, 61.135%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.872</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_data_reg1_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_data_reg1_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C41[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_data_reg1_0_s2/CLK</td>
</tr>
<tr>
<td>1.740</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R40C41[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_data_rev/cam_data_reg1_0_s2/Q</td>
</tr>
<tr>
<td>1.872</td>
<td>0.132</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C41</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_data_rev/cam_data_reg1_0_s4/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C41</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_data_reg1_0_s4/CLK</td>
</tr>
<tr>
<td>1.551</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C41</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_data_reg1_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.591%; tC2Q: 0.201, 60.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
</tr>
<tr>
<td>1.192</td>
<td>0.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/pre_crc_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C15[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_20_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C15[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 39.258%; tC2Q: 0.202, 60.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[0][B]</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C17[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/fifo2_wr_data_6_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[1][B]</td>
<td>inst_cmos2filter/inst_gray2filter/fifo2_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C17[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/fifo2_wr_data_4_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/fifo_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/fifo_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_data_rev/fifo_wr_data_7_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/fifo_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/fifo_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R42C41[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_data_rev/fifo_wr_data_6_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.788</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.371, 64.759%; tC2Q: 0.202, 35.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
</tr>
<tr>
<td>1.195</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/pre_crc_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C15[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.801%; tC2Q: 0.202, 60.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
</tr>
<tr>
<td>1.195</td>
<td>0.134</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/pre_crc_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C15[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C15[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.134, 39.801%; tC2Q: 0.202, 60.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/crc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/crc_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R41C30[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/crc_en_s0/Q</td>
</tr>
<tr>
<td>1.197</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C30[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.119%; tC2Q: 0.202, 59.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.326</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/crc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C30[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/crc_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R41C30[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/crc_en_s0/Q</td>
</tr>
<tr>
<td>1.197</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C30[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_18_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C30[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/pre_crc_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 40.119%; tC2Q: 0.202, 59.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
</tr>
<tr>
<td>1.198</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/pre_crc_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_21_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C17[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
</tr>
<tr>
<td>1.198</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/pre_crc_22_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_22_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C16[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
</tr>
<tr>
<td>1.198</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/pre_crc_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_29_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C17[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C15[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/crc_en_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>40</td>
<td>R30C15[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/crc_en_s0/Q</td>
</tr>
<tr>
<td>1.198</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/pre_crc_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C16[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_30_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C16[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/pre_crc_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 40.335%; tC2Q: 0.202, 59.665%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_5_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_5_s0/Q</td>
</tr>
<tr>
<td>3.130</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n77_s0/I0</td>
</tr>
<tr>
<td>3.679</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n77_s0/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n78_s0/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n78_s0/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n79_s0/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>3.785</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>3.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>5.016</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.805</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.131, 28.940%; route: 2.546, 65.124%; tC2Q: 0.232, 5.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C20[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_5_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C20[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_5_s0/Q</td>
</tr>
<tr>
<td>3.130</td>
<td>1.002</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n77_s0/I0</td>
</tr>
<tr>
<td>3.679</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C27[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n77_s0/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C27[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n78_s0/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C27[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n78_s0/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n79_s0/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[1][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>3.785</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>3.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[2][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C27[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C28[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>5.016</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>5.387</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.805</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.131, 28.940%; route: 2.546, 65.124%; tC2Q: 0.232, 5.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C40[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C38[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n72_s0/I0</td>
</tr>
<tr>
<td>3.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C38[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n72_s0/COUT</td>
</tr>
<tr>
<td>3.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C38[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n73_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C38[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n73_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C38[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n74_s0/CIN</td>
</tr>
<tr>
<td>3.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C38[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n74_s0/COUT</td>
</tr>
<tr>
<td>3.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C38[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n75_s0/CIN</td>
</tr>
<tr>
<td>3.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C38[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n75_s0/COUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C38[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n76_s0/CIN</td>
</tr>
<tr>
<td>3.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C38[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n76_s0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n77_s0/CIN</td>
</tr>
<tr>
<td>3.794</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n77_s0/COUT</td>
</tr>
<tr>
<td>3.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n78_s0/CIN</td>
</tr>
<tr>
<td>3.829</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n78_s0/COUT</td>
</tr>
<tr>
<td>3.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n79_s0/CIN</td>
</tr>
<tr>
<td>3.864</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>3.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>3.899</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>3.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>3.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>3.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>3.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>4.888</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>5.341</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.500</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.389, 38.547%; route: 1.983, 55.015%; tC2Q: 0.232, 6.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R36C40[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/Q</td>
</tr>
<tr>
<td>3.069</td>
<td>0.941</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C38[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n72_s0/I0</td>
</tr>
<tr>
<td>3.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R44C38[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n72_s0/COUT</td>
</tr>
<tr>
<td>3.618</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R44C38[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n73_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R44C38[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n73_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C38[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n74_s0/CIN</td>
</tr>
<tr>
<td>3.688</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C38[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n74_s0/COUT</td>
</tr>
<tr>
<td>3.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C38[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n75_s0/CIN</td>
</tr>
<tr>
<td>3.723</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C38[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n75_s0/COUT</td>
</tr>
<tr>
<td>3.723</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C38[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n76_s0/CIN</td>
</tr>
<tr>
<td>3.759</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C38[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n76_s0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n77_s0/CIN</td>
</tr>
<tr>
<td>3.794</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n77_s0/COUT</td>
</tr>
<tr>
<td>3.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n78_s0/CIN</td>
</tr>
<tr>
<td>3.829</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n78_s0/COUT</td>
</tr>
<tr>
<td>3.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[1][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n79_s0/CIN</td>
</tr>
<tr>
<td>3.864</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>3.864</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>3.899</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>3.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>3.935</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>3.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C39[2][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>3.970</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C39[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>3.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R44C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C40[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>4.888</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>5.341</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R41C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.500</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C40[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.389, 38.547%; route: 1.983, 55.015%; tC2Q: 0.232, 6.437%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam2_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam2_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.132</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C44[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/Q</td>
</tr>
<tr>
<td>2.818</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C37[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n72_s0/I0</td>
</tr>
<tr>
<td>3.367</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n72_s0/COUT</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C37[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n73_s0/CIN</td>
</tr>
<tr>
<td>3.402</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n73_s0/COUT</td>
</tr>
<tr>
<td>3.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C37[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n74_s0/CIN</td>
</tr>
<tr>
<td>3.437</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n74_s0/COUT</td>
</tr>
<tr>
<td>3.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C37[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n75_s0/CIN</td>
</tr>
<tr>
<td>3.472</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n75_s0/COUT</td>
</tr>
<tr>
<td>3.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C37[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n76_s0/CIN</td>
</tr>
<tr>
<td>3.508</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n76_s0/COUT</td>
</tr>
<tr>
<td>3.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n77_s0/CIN</td>
</tr>
<tr>
<td>3.543</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n77_s0/COUT</td>
</tr>
<tr>
<td>3.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n78_s0/CIN</td>
</tr>
<tr>
<td>3.578</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n78_s0/COUT</td>
</tr>
<tr>
<td>3.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n79_s0/CIN</td>
</tr>
<tr>
<td>3.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>3.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>3.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>3.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>3.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>3.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>3.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>3.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>4.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.974</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.491, 45.169%; route: 1.578, 47.803%; tC2Q: 0.232, 7.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam2_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam2_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/CLK</td>
</tr>
<tr>
<td>2.132</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C44[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_0_s0/Q</td>
</tr>
<tr>
<td>2.818</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C37[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n72_s0/I0</td>
</tr>
<tr>
<td>3.367</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C37[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n72_s0/COUT</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C37[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n73_s0/CIN</td>
</tr>
<tr>
<td>3.402</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C37[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n73_s0/COUT</td>
</tr>
<tr>
<td>3.402</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C37[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n74_s0/CIN</td>
</tr>
<tr>
<td>3.437</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n74_s0/COUT</td>
</tr>
<tr>
<td>3.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C37[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n75_s0/CIN</td>
</tr>
<tr>
<td>3.472</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n75_s0/COUT</td>
</tr>
<tr>
<td>3.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C37[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n76_s0/CIN</td>
</tr>
<tr>
<td>3.508</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C37[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n76_s0/COUT</td>
</tr>
<tr>
<td>3.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n77_s0/CIN</td>
</tr>
<tr>
<td>3.543</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n77_s0/COUT</td>
</tr>
<tr>
<td>3.543</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n78_s0/CIN</td>
</tr>
<tr>
<td>3.578</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n78_s0/COUT</td>
</tr>
<tr>
<td>3.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n79_s0/CIN</td>
</tr>
<tr>
<td>3.613</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>3.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>3.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>3.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[2][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>3.684</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>3.684</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C38[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>3.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C38[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>3.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C39[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>3.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C39[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>4.228</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>4.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.201</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.974</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.491, 45.169%; route: 1.578, 47.803%; tC2Q: 0.232, 7.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C14[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C14[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_4_s0/Q</td>
</tr>
<tr>
<td>2.786</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C13[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n76_s0/I0</td>
</tr>
<tr>
<td>3.335</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n76_s0/COUT</td>
</tr>
<tr>
<td>3.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C14[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n77_s0/CIN</td>
</tr>
<tr>
<td>3.370</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n77_s0/COUT</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n78_s0/CIN</td>
</tr>
<tr>
<td>3.405</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n78_s0/COUT</td>
</tr>
<tr>
<td>3.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n79_s0/CIN</td>
</tr>
<tr>
<td>3.440</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>3.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>3.511</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>3.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>3.546</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>3.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C15[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>3.581</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C15[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>4.675</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.248, 38.125%; route: 1.794, 54.790%; tC2Q: 0.232, 7.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.856</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C14[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_4_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C14[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_4_s0/Q</td>
</tr>
<tr>
<td>2.786</td>
<td>0.658</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C13[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n76_s0/I0</td>
</tr>
<tr>
<td>3.335</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C13[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n76_s0/COUT</td>
</tr>
<tr>
<td>3.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C14[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n77_s0/CIN</td>
</tr>
<tr>
<td>3.370</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C14[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n77_s0/COUT</td>
</tr>
<tr>
<td>3.370</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n78_s0/CIN</td>
</tr>
<tr>
<td>3.405</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n78_s0/COUT</td>
</tr>
<tr>
<td>3.405</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n79_s0/CIN</td>
</tr>
<tr>
<td>3.440</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n79_s0/COUT</td>
</tr>
<tr>
<td>3.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n80_s0/CIN</td>
</tr>
<tr>
<td>3.476</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n80_s0/COUT</td>
</tr>
<tr>
<td>3.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n81_s0/CIN</td>
</tr>
<tr>
<td>3.511</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n81_s0/COUT</td>
</tr>
<tr>
<td>3.511</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n82_s0/CIN</td>
</tr>
<tr>
<td>3.546</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C14[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n82_s0/COUT</td>
</tr>
<tr>
<td>3.546</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C15[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n83_s0/CIN</td>
</tr>
<tr>
<td>3.581</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R31C15[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/n83_s0/COUT</td>
</tr>
<tr>
<td>4.222</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val_s2/I2</td>
</tr>
<tr>
<td>4.675</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>10.891</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td>10.856</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.970</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.248, 38.125%; route: 1.794, 54.790%; tC2Q: 0.232, 7.085%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C40[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s3/I2</td>
</tr>
<tr>
<td>3.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C40[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>3.728</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/I0</td>
</tr>
<tr>
<td>4.277</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C40[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.449</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>4.820</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.979</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 46.606%; route: 1.414, 45.870%; tC2Q: 0.232, 7.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C40[2][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R38C40[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/Q</td>
</tr>
<tr>
<td>2.964</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C40[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s3/I2</td>
</tr>
<tr>
<td>3.481</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R43C40[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>3.728</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[3][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/I0</td>
</tr>
<tr>
<td>4.277</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C40[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.449</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>4.820</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.979</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C40[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.437, 46.606%; route: 1.414, 45.870%; tC2Q: 0.232, 7.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_10_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C13[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_10_s0/Q</td>
</tr>
<tr>
<td>3.105</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s5/I2</td>
</tr>
<tr>
<td>3.675</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C14[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s5/F</td>
</tr>
<tr>
<td>3.848</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s1/I2</td>
</tr>
<tr>
<td>4.310</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C14[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.311</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>4.764</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R32C14[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.926</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C14[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 49.004%; route: 1.313, 43.341%; tC2Q: 0.232, 7.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C13[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_10_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R33C13[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wptr_10_s0/Q</td>
</tr>
<tr>
<td>3.105</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C14[3][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s5/I2</td>
</tr>
<tr>
<td>3.675</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C14[3][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s5/F</td>
</tr>
<tr>
<td>3.848</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s1/I2</td>
</tr>
<tr>
<td>4.310</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C14[2][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.311</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>4.764</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R32C14[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.926</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C14[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 49.004%; route: 1.313, 43.341%; tC2Q: 0.232, 7.656%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam2_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam2_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam2_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/CLK</td>
</tr>
<tr>
<td>2.132</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s3/I2</td>
</tr>
<tr>
<td>3.344</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C38[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>3.517</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/I0</td>
</tr>
<tr>
<td>4.087</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>4.605</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C38[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.764</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam2_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>11.865</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.636, 57.117%; route: 0.996, 34.783%; tC2Q: 0.232, 8.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.865</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam2_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam2_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam2_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C39[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/CLK</td>
</tr>
<tr>
<td>2.132</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C39[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wptr_6_s0/Q</td>
</tr>
<tr>
<td>2.795</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s3/I2</td>
</tr>
<tr>
<td>3.344</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C38[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s3/F</td>
</tr>
<tr>
<td>3.517</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/I0</td>
</tr>
<tr>
<td>4.087</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.088</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>4.605</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R22C38[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.764</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam2_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.900</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>11.865</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.636, 57.117%; route: 0.996, 34.783%; tC2Q: 0.232, 8.100%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 35.929%; route: 1.217, 64.071%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_8_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_8_s0/Q</td>
</tr>
<tr>
<td>2.549</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s6/I0</td>
</tr>
<tr>
<td>3.104</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s6/F</td>
</tr>
<tr>
<td>3.351</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s1/I3</td>
</tr>
<tr>
<td>3.900</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>4.526</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.684</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 55.840%; route: 0.999, 35.840%; tC2Q: 0.232, 8.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_8_s0/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wptr_8_s0/Q</td>
</tr>
<tr>
<td>2.549</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C25[2][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s6/I0</td>
</tr>
<tr>
<td>3.104</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C25[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s6/F</td>
</tr>
<tr>
<td>3.351</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s1/I3</td>
</tr>
<tr>
<td>3.900</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>4.073</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>4.526</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>4.684</td>
<td>0.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.557, 55.840%; route: 0.999, 35.840%; tC2Q: 0.232, 8.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>11.458</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 86.647%; tC2Q: 0.232, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.458</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 86.647%; tC2Q: 0.232, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>11.458</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 86.647%; tC2Q: 0.232, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.458</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 86.647%; tC2Q: 0.232, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>11.458</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 86.647%; tC2Q: 0.232, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.458</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 86.647%; tC2Q: 0.232, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>11.458</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 86.647%; tC2Q: 0.232, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>1.505</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.458</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.505, 86.647%; tC2Q: 0.232, 13.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>2.128</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>3.649</td>
<td>1.521</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Full_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.896</td>
<td>1.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>11.861</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C16[0][A]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 86.767%; tC2Q: 0.232, 13.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 36.001%; route: 1.213, 63.999%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam2_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s5/I1</td>
</tr>
<tr>
<td>1.418</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s5/F</td>
</tr>
<tr>
<td>1.422</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/I2</td>
</tr>
<tr>
<td>1.654</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>1.657</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>2.041</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R22C38[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.170</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam2_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
<tr>
<td>1.602</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C38[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.848, 64.735%; route: 0.260, 19.845%; tC2Q: 0.202, 15.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam2_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C38[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_4_s0/Q</td>
</tr>
<tr>
<td>1.186</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s5/I1</td>
</tr>
<tr>
<td>1.418</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C38[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s5/F</td>
</tr>
<tr>
<td>1.422</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/I2</td>
</tr>
<tr>
<td>1.654</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s1/F</td>
</tr>
<tr>
<td>1.657</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[3][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/I0</td>
</tr>
<tr>
<td>2.041</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R22C38[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.170</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam2_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOL2[A]</td>
<td>cam2_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.556</td>
<td>0.880</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.591</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>1.602</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C38[1][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.696</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.848, 64.735%; route: 0.260, 19.845%; tC2Q: 0.202, 15.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.427%; route: 0.880, 56.573%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s2/I1</td>
</tr>
<tr>
<td>1.555</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>2.062</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.190</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 46.307%; route: 0.512, 38.507%; tC2Q: 0.202, 15.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s2/I1</td>
</tr>
<tr>
<td>1.555</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.678</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>2.062</td>
<td>0.384</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R13C23[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.190</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.616, 46.307%; route: 0.512, 38.507%; tC2Q: 0.202, 15.185%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C40[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s2/I1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.680</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>2.071</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.755, 56.367%; route: 0.382, 28.552%; tC2Q: 0.202, 15.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R42C40[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s2/I1</td>
</tr>
<tr>
<td>1.676</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C40[1][B]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.680</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C40[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>2.071</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R40C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.199</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C40[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C40[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.755, 56.367%; route: 0.382, 28.552%; tC2Q: 0.202, 15.081%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R41C39[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>1.195</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.430</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.558</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C40[0][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 33.640%; route: 0.263, 37.588%; tC2Q: 0.201, 28.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C39[1][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R41C39[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>1.195</td>
<td>0.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C40[3][A]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.430</td>
<td>0.235</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R41C40[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.558</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C40[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C40[0][B]</td>
<td>inst_cmos2eth_1/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 33.640%; route: 0.263, 37.588%; tC2Q: 0.201, 28.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C14[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s2/I1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.809</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>2.200</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C14[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.333</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[1][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C14[1][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Full_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.755, 51.260%; route: 0.516, 35.026%; tC2Q: 0.202, 13.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.333</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.585</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C14[0][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C14[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_0_s0/Q</td>
</tr>
<tr>
<td>1.323</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s2/I1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C13[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s2/F</td>
</tr>
<tr>
<td>1.809</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s0/I1</td>
</tr>
<tr>
<td>2.200</td>
<td>0.391</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R32C14[2][B]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val_s0/F</td>
</tr>
<tr>
<td>2.333</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C14[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0/CLK</td>
</tr>
<tr>
<td>1.574</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0</td>
</tr>
<tr>
<td>1.585</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C14[1][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/wfull_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.680</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.755, 51.260%; route: 0.516, 35.026%; tC2Q: 0.202, 13.715%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C14[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.821</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C14[2][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 39.952%; route: 0.375, 39.032%; tC2Q: 0.202, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C14[0][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R29C14[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>1.189</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C14[3][A]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.573</td>
<td>0.384</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C14[3][A]</td>
<td style=" background: #97FFFF;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.821</td>
<td>0.248</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C14[2][B]</td>
<td>inst_cmos2transformer/inst_transformer_send/inst_FIFO_HS_Top_transformer/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.384, 39.952%; route: 0.375, 39.032%; tC2Q: 0.202, 21.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>1.328</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.563</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.824</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C38[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.364%; route: 0.528, 54.693%; tC2Q: 0.202, 20.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>1.328</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C39[1][A]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.563</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R23C39[1][A]</td>
<td style=" background: #97FFFF;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>1.824</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C38[0][B]</td>
<td>inst_cmos2eth_2/inst_cmos_udp_send/inst_FIFO_HS_Top/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 24.364%; route: 0.528, 54.693%; tC2Q: 0.202, 20.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>1.475</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.785</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>2.047</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 26.117%; route: 0.675, 56.865%; tC2Q: 0.202, 17.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rgmii_eth_rxc:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C20[0][A]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C20[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rptr_12_s0/Q</td>
</tr>
<tr>
<td>1.475</td>
<td>0.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val_s2/I1</td>
</tr>
<tr>
<td>1.785</td>
<td>0.310</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C25[0][B]</td>
<td style=" background: #97FFFF;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val_s2/F</td>
</tr>
<tr>
<td>2.047</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rgmii_eth_rxc</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1168</td>
<td>IOT30[A]</td>
<td>rgmii_eth_rxc_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/rempty_val1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 26.117%; route: 0.675, 56.865%; tC2Q: 0.202, 17.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.551</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.551</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.551</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.551</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R46[4]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.551</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[4]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R46[3]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.551</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[3]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo2/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>1.551</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/RESETB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.551</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>inst_cmos2transformer/inst_gray2transformer/inst_fifo_sc_fifo1/fifo_sc_inst/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.550</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cam1_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C35[0][A]</td>
<td>inst_cmos2transformer/inst_init2gray/pic_start_s1/CLK</td>
</tr>
<tr>
<td>1.741</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>141</td>
<td>R36C35[0][A]</td>
<td style=" font-weight:bold;">inst_cmos2transformer/inst_init2gray/pic_start_s1/Q</td>
</tr>
<tr>
<td>2.750</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td style=" font-weight:bold;">inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>588</td>
<td>IOR50[A]</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>1.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C16[1][B]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Empty_s0/CLK</td>
</tr>
<tr>
<td>1.550</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C16[1][B]</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo2/fifo_sc_inst/Empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 83.319%; tC2Q: 0.202, 16.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 43.879%; route: 0.864, 56.121%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_vsync_reg3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_vsync_reg3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2eth_1/inst_cmos_data_rev/cam_vsync_reg3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2filter/inst_gray2filter/fifo1_rd_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2filter/inst_gray2filter/fifo1_rd_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2filter/inst_gray2filter/fifo1_rd_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2filter/inst_gray2filter/b3_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2filter/inst_gray2filter/b3_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2filter/inst_gray2filter/b3_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/wbin_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/wbin_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2filter/inst_gray2filter/inst_fifo_sc_fifo1/fifo_sc_inst/wbin_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_4_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.397</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.397</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cam1_pclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>7.142</td>
<td>1.455</td>
<td>tNET</td>
<td>FF</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cam1_pclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cam1_pclk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>cam1_pclk_ibuf/O</td>
</tr>
<tr>
<td>11.539</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>inst_cmos2filter/inst_filter_send/inst_FIFO_HS_Top_filter/fifo_inst/Equal.wbin_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1168</td>
<td>rgmii_eth_rxc_d</td>
<td>-2.043</td>
<td>0.427</td>
</tr>
<tr>
<td>588</td>
<td>cam1_pclk_d</td>
<td>1.122</td>
<td>1.455</td>
</tr>
<tr>
<td>141</td>
<td>pic_start_Z</td>
<td>7.825</td>
<td>1.521</td>
</tr>
<tr>
<td>133</td>
<td>abc_ctrl</td>
<td>6.549</td>
<td>1.748</td>
</tr>
<tr>
<td>116</td>
<td>icmp_tx_start</td>
<td>2.554</td>
<td>1.847</td>
</tr>
<tr>
<td>112</td>
<td>NXT_STATE.USER_SEND</td>
<td>0.772</td>
<td>1.333</td>
</tr>
<tr>
<td>107</td>
<td>cnt[0]</td>
<td>1.134</td>
<td>1.632</td>
</tr>
<tr>
<td>103</td>
<td>cnt[0]</td>
<td>1.364</td>
<td>3.570</td>
</tr>
<tr>
<td>102</td>
<td>cnt[0]</td>
<td>1.305</td>
<td>2.460</td>
</tr>
<tr>
<td>96</td>
<td>cnt[0]</td>
<td>1.407</td>
<td>1.825</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C16</td>
<td>87.50%</td>
</tr>
<tr>
<td>R30C12</td>
<td>86.11%</td>
</tr>
<tr>
<td>R33C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R26C18</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C41</td>
<td>84.72%</td>
</tr>
<tr>
<td>R30C21</td>
<td>84.72%</td>
</tr>
<tr>
<td>R16C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R21C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C37</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C37</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
