// Seed: 2672139932
`define pp_7 (  pp_8  )  0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6
);
  assign id_5 = id_3;
endmodule
