<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html><head><title>module ti.sysbios.family.arm.v8a.Cache</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> * Copyright (c) 2017-2018, Texas Instruments Incorporated
</span>     3    <span class="comment"> * All rights reserved.
</span>     4    <span class="comment"> *
</span>     5    <span class="comment"> * Redistribution and use in source and binary forms, with or without
</span>     6    <span class="comment"> * modification, are permitted provided that the following conditions
</span>     7    <span class="comment"> * are met:
</span>     8    <span class="comment"> *
</span>     9    <span class="comment"> * *  Redistributions of source code must retain the above copyright
</span>    10    <span class="comment"> *    notice, this list of conditions and the following disclaimer.
</span>    11    <span class="comment"> *
</span>    12    <span class="comment"> * *  Redistributions in binary form must reproduce the above copyright
</span>    13    <span class="comment"> *    notice, this list of conditions and the following disclaimer in the
</span>    14    <span class="comment"> *    documentation and/or other materials provided with the distribution.
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> * *  Neither the name of Texas Instruments Incorporated nor the names of
</span>    17    <span class="comment"> *    its contributors may be used to endorse or promote products derived
</span>    18    <span class="comment"> *    from this software without specific prior written permission.
</span>    19    <span class="comment"> *
</span>    20    <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
</span>    21    <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
</span>    22    <span class="comment"> * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
</span>    23    <span class="comment"> * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR
</span>    24    <span class="comment"> * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
</span>    25    <span class="comment"> * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
</span>    26    <span class="comment"> * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
</span>    27    <span class="comment"> * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
</span>    28    <span class="comment"> * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
</span>    29    <span class="comment"> * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
</span>    30    <span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
</span>    31    <span class="comment"> */</span>
    32    <span class="comment">/*
</span>    33    <span class="comment"> *  ======== Cache.xdc ========
</span>    34    <span class="comment"> */</span>
    35    
    36    <span class=key>package</span> ti.sysbios.family.arm.v8a;
    37    
    38    import xdc.rov.ViewInfo;
    39    
    40    import xdc.runtime.Assert;
    41    
    42    <span class="xdoc">/*!
</span>    43    <span class="xdoc"> *  ======== Cache ========
</span>    44    <span class="xdoc"> *  ARM Cache Module
</span>    45    <span class="xdoc"> *
</span>    46    <span class="xdoc"> *  This module manages the data and instruction caches on ARMv8A
</span>    47    <span class="xdoc"> *  processors.
</span>    48    <span class="xdoc"> *  It provides a list of functions that perform cache operations.  The
</span>    49    <span class="xdoc"> *  functions operate on a per cache line except for the 'All' functions
</span>    50    <span class="xdoc"> *  which operate on the entire cache specified.  Any Address that is not
</span>    51    <span class="xdoc"> *  aligned to a cache line gets rounded down to the address of
</span>    52    <span class="xdoc"> *  the nearest cache line.
</span>    53    <span class="xdoc"> *
</span>    54    <span class="xdoc"> *  The L1 data and program caches as well as the L2 cache are enabled
</span>    55    <span class="xdoc"> *  by default early during the startup sequence (prior to any
</span>    56    <span class="xdoc"> *  Module_startup()s).
</span>    57    <span class="xdoc"> *  Data caching requires the MMU to be enabled and the cacheable
</span>    58    <span class="xdoc"> *  attribute of the section/page descriptor for a corresponding
</span>    59    <span class="xdoc"> *  memory region to be enabled.
</span>    60    <span class="xdoc"> *  Program caching does not require the MMU to be enabled and therefore
</span>    61    <span class="xdoc"> *  occurs when the L1 program cache is enabled.
</span>    62    <span class="xdoc"> *
</span>    63    <span class="xdoc"> *  (See the {<b>@link</b> ti.sysbios.family.arm.v8a.Mmu} module for information
</span>    64    <span class="xdoc"> *   about the MMU.)
</span>    65    <span class="xdoc"> *
</span>    66    <span class="xdoc"> *  Note: The invalidate instruction is treated by A53/A57/A72 as a
</span>    67    <span class="xdoc"> *  clean/invalidate instruction. Therefore, calls to Cache_inv()
</span>    68    <span class="xdoc"> *  will behave like Cache_wbInv().
</span>    69    <span class="xdoc"> *
</span>    70    <span class="xdoc"> *  Unconstrained Functions
</span>    71    <span class="xdoc"> *  All functions
</span>    72    <span class="xdoc"> *
</span>    73    <span class="xdoc"> *  <b>@p(html)</b>
</span>    74    <span class="xdoc"> *  &lt;h3&gt; Calling Context &lt;/h3&gt;
</span>    75    <span class="xdoc"> *  &lt;table border="1" cellpadding="3"&gt;
</span>    76    <span class="xdoc"> *    &lt;colgroup span="1"&gt;&lt;/colgroup&gt; &lt;colgroup span="5" align="center"&gt;
</span>    77    <span class="xdoc"> *    &lt;/colgroup&gt;
</span>    78    <span class="xdoc"> *
</span>    79    <span class="xdoc"> *    &lt;tr&gt;&lt;th&gt; Function                 &lt;/th&gt;&lt;th&gt;  Hwi   &lt;/th&gt;&lt;th&gt;  Swi   &lt;/th&gt;
</span>    80    <span class="xdoc"> *    &lt;th&gt;  Task  &lt;/th&gt;&lt;th&gt;  Main  &lt;/th&gt;&lt;th&gt;  Startup  &lt;/th&gt;&lt;/tr&gt;
</span>    81    <span class="xdoc"> *    &lt;!--                               --&gt;
</span>    82    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #disable}     &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    83    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    84    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #enable}      &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    85    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    86    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #inv}         &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    87    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    88    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #invL1pAll}   &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    89    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    90    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wait}        &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    91    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    92    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wb}          &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    93    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    94    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbAll}          &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    95    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    96    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInv}       &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    97    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>    98    <span class="xdoc"> *    &lt;tr&gt;&lt;td&gt; {<b>@link</b> #wbInvAll}       &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;
</span>    99    <span class="xdoc"> *    &lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;td&gt;   Y    &lt;/td&gt;&lt;/tr&gt;
</span>   100    <span class="xdoc"> *    &lt;tr&gt;&lt;td colspan="6"&gt; Definitions: &lt;br /&gt;
</span>   101    <span class="xdoc"> *       &lt;ul&gt;
</span>   102    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Hwi&lt;/b&gt;: API is callable from a Hwi thread. &lt;/li&gt;
</span>   103    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Swi&lt;/b&gt;: API is callable from a Swi thread. &lt;/li&gt;
</span>   104    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Task&lt;/b&gt;: API is callable from a Task thread. &lt;/li&gt;
</span>   105    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Main&lt;/b&gt;: API is callable during any of these phases: &lt;/li&gt;
</span>   106    <span class="xdoc"> *           &lt;ul&gt;
</span>   107    <span class="xdoc"> *             &lt;li&gt; In your module startup after this module is started
</span>   108    <span class="xdoc"> *   (e.g. Cache_Module_startupDone() returns TRUE). &lt;/li&gt;
</span>   109    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.lastFxns. &lt;/li&gt;
</span>   110    <span class="xdoc"> *             &lt;li&gt; During main().&lt;/li&gt;
</span>   111    <span class="xdoc"> *             &lt;li&gt; During BIOS.startupFxns.&lt;/li&gt;
</span>   112    <span class="xdoc"> *           &lt;/ul&gt;
</span>   113    <span class="xdoc"> *         &lt;li&gt; &lt;b&gt;Startup&lt;/b&gt;: API is callable during any of these phases:&lt;/li&gt;
</span>   114    <span class="xdoc"> *           &lt;ul&gt;
</span>   115    <span class="xdoc"> *             &lt;li&gt; During xdc.runtime.Startup.firstFxns.&lt;/li&gt;
</span>   116    <span class="xdoc"> *             &lt;li&gt; In your module startup before this module is started
</span>   117    <span class="xdoc"> *   (e.g. Cache_Module_startupDone() returns FALSE).&lt;/li&gt;
</span>   118    <span class="xdoc"> *           &lt;/ul&gt;
</span>   119    <span class="xdoc"> *       &lt;/ul&gt;
</span>   120    <span class="xdoc"> *    &lt;/td&gt;&lt;/tr&gt;
</span>   121    <span class="xdoc"> *
</span>   122    <span class="xdoc"> *  &lt;/table&gt;
</span>   123    <span class="xdoc"> *  <b>@p</b>
</span>   124    <span class="xdoc"> */</span>
   125    
   126    @ModuleStartup
   127    
   128    <span class=key>module</span> Cache <span class=key>inherits</span> ti.sysbios.interfaces.ICache
   129    {
   130        <span class="xdoc">/*!
</span>   131    <span class="xdoc">     *  ======== ModView ========
</span>   132    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   133    <span class="xdoc">     */</span>
   134        <span class=key>metaonly</span> <span class=key>struct</span> CacheInfoView {
   135            String      cache;
   136            SizeT       cacheSize;
   137            SizeT       lineSize;
   138            UInt        ways;
   139            SizeT       waySize;
   140        };
   141    
   142        <span class="xdoc">/*!
</span>   143    <span class="xdoc">     *  ======== rovViewInfo ========
</span>   144    <span class="xdoc">     *  <b>@_nodoc</b>
</span>   145    <span class="xdoc">     */</span>
   146        @Facet
   147        <span class=key>metaonly</span> <span class=key>config</span> ViewInfo.Instance rovViewInfo =
   148            ViewInfo.create({
   149                viewMap: [
   150                    [<span class="string">'Cache Info'</span>,  { type: ViewInfo.MODULE_DATA,
   151                                      viewInitFxn: <span class="string">'viewInitCacheInfo'</span>,
   152                                      structName: <span class="string">'CacheInfoView'</span>}]
   153                ]
   154            });
   155    
   156        <span class="xdoc">/*!
</span>   157    <span class="xdoc">     *  Enable L1 and L2 data and program caches.
</span>   158    <span class="xdoc">     *
</span>   159    <span class="xdoc">     *  To enable a subset of the caches, set this parameter
</span>   160    <span class="xdoc">     *  to 'false' and call Cache_enable() within main, passing it only
</span>   161    <span class="xdoc">     *  the {<b>@link</b> Cache#Type Cache_Type(s)} to be enabled.
</span>   162    <span class="xdoc">     *
</span>   163    <span class="xdoc">     *  Data caching requires the MMU and the memory section/page
</span>   164    <span class="xdoc">     *  descriptor cacheable attribute to be enabled.
</span>   165    <span class="xdoc">     */</span>
   166        <span class=key>config</span> Bool enableCache = <span class=key>true</span>;
   167    
   168        <span class="xdoc">/*! <b>@_nodoc</b>
</span>   169    <span class="xdoc">     *  ======== getEnabled ========
</span>   170    <span class="xdoc">     *  Get the 'type' bitmask of cache(s) enabled.
</span>   171    <span class="xdoc">     */</span>
   172        Bits16 getEnabled();
   173    
   174        <span class="xdoc">/*!
</span>   175    <span class="xdoc">     *  ======== invL1pAll ========
</span>   176    <span class="xdoc">     *  Invalidate all of L1 program cache.
</span>   177    <span class="xdoc">     */</span>
   178        Void invL1pAll();
   179    
   180        <span class="xdoc">/*!
</span>   181    <span class="xdoc">     *  ======== wbAll ========
</span>   182    <span class="xdoc">     *
</span>   183    <span class="xdoc">     *  Performs a global write back by set/way of one or more levels of cache.
</span>   184    <span class="xdoc">     *  The cache maintenance operations performed during this sequence are not
</span>   185    <span class="xdoc">     *  broadcast to other CPUs within the same shareability domain. Unless all
</span>   186    <span class="xdoc">     *  memory locations are regarded as non-cacheable on other CPUs, it is not
</span>   187    <span class="xdoc">     *  possible to prevent locations from being allocated into the cache by
</span>   188    <span class="xdoc">     *  other CPUs while this cache manintenance operation is in progress.
</span>   189    <span class="xdoc">     */</span>
   190        <span class=key>override</span> Void wbAll();
   191    
   192        <span class="xdoc">/*!
</span>   193    <span class="xdoc">     *  ======== wbInvAll ========
</span>   194    <span class="xdoc">     *
</span>   195    <span class="xdoc">     *  Performs a global write back and invalidate by set/way of one or more
</span>   196    <span class="xdoc">     *  levels of cache. The cache maintenance operations performed during this
</span>   197    <span class="xdoc">     *  sequence are not broadcast to other CPUs within the same shareability
</span>   198    <span class="xdoc">     *  domain. Unless all memory locations are regarded as non-cacheable by
</span>   199    <span class="xdoc">     *  other CPUs, it is not possible to prevent locations from being
</span>   200    <span class="xdoc">     *  allocated into the cache by other CPUs while this cache manintenance
</span>   201    <span class="xdoc">     *  operation is in progress.
</span>   202    <span class="xdoc">     */</span>
   203        <span class=key>override</span> Void wbInvAll();
   204    
   205    <span class=key>internal</span>:
   206    
   207        <span class="comment">/*
</span>   208    <span class="comment">     *  ======== initModuleState ========
</span>   209    <span class="comment">     *  Initializes the module state.
</span>   210    <span class="comment">     *
</span>   211    <span class="comment">     *  This function initializes module state fields like
</span>   212    <span class="comment">     *  L1/L2 cache size and number of cache lines/sets. It
</span>   213    <span class="comment">     *  is registered as a first function.
</span>   214    <span class="comment">     */</span>
   215        Void initModuleState();
   216    
   217        <span class="comment">/*
</span>   218    <span class="comment">     *  ======== startup ========
</span>   219    <span class="comment">     *  startup function to enable cache early during climb-up
</span>   220    <span class="comment">     */</span>
   221        Void startup();
   222    
   223        <span class="comment">/*
</span>   224    <span class="comment">     *  ======== disableL1D ========
</span>   225    <span class="comment">     *  Disable data cache
</span>   226    <span class="comment">     *
</span>   227    <span class="comment">     *  This function disables the L1 data cache before performing
</span>   228    <span class="comment">     *  a "write back invalidate all" of data and instruction caches.
</span>   229    <span class="comment">     *
</span>   230    <span class="comment">     *  The L2 unified cache cannot be disabled on ARMv8A devices.
</span>   231    <span class="comment">     *  Disabling the L1 data cache effectively disables the L2 unified
</span>   232    <span class="comment">     *  cache for all data caching purposes (on the current core in a
</span>   233    <span class="comment">     *  ARMv8A multi-core system).
</span>   234    <span class="comment">     */</span>
   235        Void disableL1D();
   236    
   237        <span class="comment">/*
</span>   238    <span class="comment">     *  ======== disableL1P ========
</span>   239    <span class="comment">     *  Disable instruction cache
</span>   240    <span class="comment">     *
</span>   241    <span class="comment">     *  This function disables the L1 instruction cache before
</span>   242    <span class="comment">     *  performing a "invalidate all" of the whole instruction
</span>   243    <span class="comment">     *  cache.
</span>   244    <span class="comment">     *
</span>   245    <span class="comment">     *  The L2 unified cache cannot be disabled on ARMv8A devices.
</span>   246    <span class="comment">     *  Disabling the L1 instruction cache effectively disables the
</span>   247    <span class="comment">     *  L2 unified cache for all instruction caching purposes (on
</span>   248    <span class="comment">     *  the current core in a ARMv8A multi-core system).
</span>   249    <span class="comment">     */</span>
   250        Void disableL1P();
   251    
   252        <span class="comment">/*
</span>   253    <span class="comment">     *  ======== enableL1D ========
</span>   254    <span class="comment">     *  Enable data cache.
</span>   255    <span class="comment">     *
</span>   256    <span class="comment">     *  This function enables the L1 data cache.
</span>   257    <span class="comment">     *
</span>   258    <span class="comment">     *  Enabling the L1 data cache effectively enables the L2 unified
</span>   259    <span class="comment">     *  cache for all data caching purposes (on the current core in a
</span>   260    <span class="comment">     *  ARMv8A multi-core system).
</span>   261    <span class="comment">     */</span>
   262        Void enableL1D();
   263    
   264        <span class="comment">/*
</span>   265    <span class="comment">     *  ======== enableL1P ========
</span>   266    <span class="comment">     *  Enable instruction cache.
</span>   267    <span class="comment">     *
</span>   268    <span class="comment">     *  This function enables the L1 instruction cache.
</span>   269    <span class="comment">     *
</span>   270    <span class="comment">     *  Enabling the L1 instruction cache effectively enables the
</span>   271    <span class="comment">     *  L2 unified cache for all instruction caching purposes (on
</span>   272    <span class="comment">     *  the current core in a ARMv8A multi-core system).
</span>   273    <span class="comment">     *
</span>   274    <span class="comment">     *  If the MMU is disabled and the L1 instruction cache is enabled,
</span>   275    <span class="comment">     *  no new instructions will be cached in the L2 unified cache.
</span>   276    <span class="comment">     *  However, code already cached in the L2 cache will be fetched.
</span>   277    <span class="comment">     */</span>
   278        Void enableL1P();
   279    
   280        <span class="comment">/*
</span>   281    <span class="comment">     *  ======== enableSmp ========
</span>   282    <span class="comment">     *  Set CPUECTLR_EL1.SMPEN bit.
</span>   283    <span class="comment">     */</span>
   284        Void enableSmp();
   285    
   286        <span class="comment">/*
</span>   287    <span class="comment">     *  ======== invL1d ========
</span>   288    <span class="comment">     *  Invalidates range in L1 data cache.
</span>   289    <span class="comment">     */</span>
   290        Void invL1d(Ptr blockPtr, SizeT byteCnt, Bool wait);
   291    
   292        <span class="comment">/*
</span>   293    <span class="comment">     *  ======== invL1p ========
</span>   294    <span class="comment">     *  Invalidates range in L1 program cache.
</span>   295    <span class="comment">     */</span>
   296        Void invL1p(Ptr blockPtr, SizeT byteCnt, Bool wait);
   297    
   298        <span class="comment">/*
</span>   299    <span class="comment">     *  ======== getCacheLevelInfo ========
</span>   300    <span class="comment">     *  returns Cache Size Id Register of corresponding Cache level
</span>   301    <span class="comment">     *
</span>   302    <span class="comment">     *  level values
</span>   303    <span class="comment">     *      0 = L1D
</span>   304    <span class="comment">     *      1 = L1P
</span>   305    <span class="comment">     *      2 = L2
</span>   306    <span class="comment">     */</span>
   307        Bits32 getCacheLevelInfo(UInt level);
   308    
   309        <span class=key>struct</span> Module_State {
   310            Bits32  l1dInfo;
   311            Bits32  l1pInfo;
   312            Bits32  l2Info;
   313        }
   314    }
</pre>
</body></html>
