Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun Jun 24 16:27:50 2018
| Host         : hornet running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
| Design       : system_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 41
+-----------+----------+-------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                 | Violations |
+-----------+----------+-------------------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks              | 4          |
| TIMING-7  | Warning  | No common node between related clocks                       | 4          |
| TIMING-8  | Warning  | No common period between related clocks                     | 4          |
| TIMING-9  | Warning  | Unknown CDC Logic                                           | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                            | 1          |
| TIMING-18 | Warning  | Missing input or output delay                               | 24         |
| TIMING-28 | Warning  | Auto-derived clock referenced by a timing constraint        | 2          |
| TIMING-30 | Warning  | Sub-optimal master source pin selection for generated clock | 1          |
+-----------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks axi_dispctrl_1_PXL_CLK_O and clk_fpga_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axi_dispctrl_1_PXL_CLK_O] -to [get_clocks clk_fpga_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_fpga_1 and axi_dispctrl_1_PXL_CLK_O are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks axi_dispctrl_1_PXL_CLK_O]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_fpga_1 and vga_pxlclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks vga_pxlclk]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks vga_pxlclk and clk_fpga_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks vga_pxlclk] -to [get_clocks clk_fpga_1]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks axi_dispctrl_1_PXL_CLK_O and clk_fpga_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axi_dispctrl_1_PXL_CLK_O] -to [get_clocks clk_fpga_1]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_fpga_1 and axi_dispctrl_1_PXL_CLK_O are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks axi_dispctrl_1_PXL_CLK_O]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks clk_fpga_1 and vga_pxlclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_1] -to [get_clocks vga_pxlclk]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks vga_pxlclk and clk_fpga_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks vga_pxlclk] -to [get_clocks clk_fpga_1]
Related violations: <none>

TIMING-8#1 Warning
No common period between related clocks  
The clocks axi_dispctrl_1_PXL_CLK_O and clk_fpga_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#2 Warning
No common period between related clocks  
The clocks clk_fpga_1 and axi_dispctrl_1_PXL_CLK_O are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#3 Warning
No common period between related clocks  
The clocks clk_fpga_1 and vga_pxlclk are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-8#4 Warning
No common period between related clocks  
The clocks vga_pxlclk and clk_fpga_1 are found related (timed together) but have no common (expandable) period
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on AC_SDATA_I relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on AC_BCLK[0] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on AC_MUTE_N[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AC_PBLRC[0] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AC_RECLRC[0] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AC_SDATA_O[0] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on BLUE_O[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on GREEN_O[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on HSYNC_O relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on RED_O[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on RED_O[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on RED_O[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on RED_O[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on RED_O[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on VSYNC_O relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-28#1 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock axi_dispctrl_1_PXL_CLK_O is referenced by name inside timing constraint (see constraint position 13 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O]
Related violations: <none>

TIMING-28#2 Warning
Auto-derived clock referenced by a timing constraint  
The auto-derived clock axi_dispctrl_1_PXL_CLK_O is referenced by name inside timing constraint (see constraint position 14 in the Timing Constraint window in Vivado IDE). It is recommended to reference an auto-derived clock by the pin name attached to the clock: get_clocks -of_objects [get_pins system_i/axi_dispctrl_1/inst/USE_BUFR_DIV5.BUFR_inst/O]
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock vga_pxlclk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>


