#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000025fc660 .scope module, "mips_tb" "mips_tb" 2 2;
 .timescale -9 -9;
P_0000000002614db0 .param/l "WORD_SIZE" 0 2 4, +C4<00000000000000000000000000100000>;
v000000000267d190_0 .var "clk", 0 0;
v000000000267cf10_0 .var "rst", 0 0;
E_00000000026147b0 .event negedge, v0000000002679930_0;
S_00000000025fc7e0 .scope module, "mips_sample" "mips" 2 11, 3 1 0, S_00000000025fc660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
P_00000000025f40e0 .param/l "ADDRES" 1 3 30, +C4<00000000000000000000000000000101>;
P_00000000025f4118 .param/l "WORD_SIZE" 0 3 3, +C4<00000000000000000000000000100000>;
v0000000002679e30_0 .net "addres_reg_1", 4 0, v000000000261a8d0_0;  1 drivers
v0000000002679f70_0 .net "addres_reg_2", 4 0, v000000000261a290_0;  1 drivers
v0000000002679bb0_0 .net "addres_write_memory", 31 0, v000000000261ac90_0;  1 drivers
v000000000267ae70_0 .net "addres_write_register", 4 0, v000000000261b730_0;  1 drivers
v00000000026796b0_0 .net "clk", 0 0, v000000000267d190_0;  1 drivers
v00000000026797f0_0 .net "data_ram", 31 0, L_00000000025f0dd0;  1 drivers
v000000000267ac90_0 .net "data_reg_1", 31 0, L_000000000267d5f0;  1 drivers
v000000000267a3d0_0 .net "data_reg_2", 31 0, L_000000000267c5b0;  1 drivers
v000000000267a010_0 .net "data_write_memory", 31 0, v000000000261b690_0;  1 drivers
v0000000002679a70_0 .net "data_write_register", 31 0, v000000000261a3d0_0;  1 drivers
v000000000267aa10_0 .net "instruction", 31 0, v000000000267aab0_0;  1 drivers
v0000000002679110_0 .net "itype_immediate", 15 0, L_000000000267cdd0;  1 drivers
v000000000267a0b0_0 .net "itype_rs", 4 0, L_000000000267c150;  1 drivers
v00000000026791b0_0 .net "itype_rt", 4 0, L_000000000267c650;  1 drivers
v000000000267a1f0_0 .net "jtype_addres", 25 0, L_000000000267c510;  1 drivers
v000000000267ad30_0 .net "opcode", 5 0, L_000000000267c970;  1 drivers
v000000000267a290_0 .net "pc", 31 0, v000000000267add0_0;  1 drivers
v000000000267af10_0 .net "pc_next", 31 0, v000000000261a330_0;  1 drivers
v000000000267a330_0 .net "rst", 0 0, v000000000267cf10_0;  1 drivers
v0000000002679c50_0 .net "rtype_funct", 5 0, L_000000000267bf70;  1 drivers
v0000000002679250_0 .net "rtype_rd", 4 0, L_000000000267b890;  1 drivers
v000000000267a510_0 .net "rtype_rs", 4 0, L_000000000267bed0;  1 drivers
v000000000267a650_0 .net "rtype_rt", 4 0, L_000000000267bb10;  1 drivers
v000000000267a790_0 .net "rtype_shamt", 4 0, L_000000000267be30;  1 drivers
v00000000026792f0_0 .net "signal_we_memory", 0 0, v000000000261ad30_0;  1 drivers
v0000000002679390_0 .net "signal_we_register", 0 0, v000000000261af10_0;  1 drivers
S_00000000025a2720 .scope module, "alu_sample" "alu" 3 91, 4 1 0, S_00000000025fc7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 5 "rtype_rs"
    .port_info 2 /INPUT 5 "rtype_rt"
    .port_info 3 /INPUT 5 "rtype_rd"
    .port_info 4 /INPUT 5 "rtype_shamt"
    .port_info 5 /INPUT 6 "rtype_funct"
    .port_info 6 /INPUT 5 "itype_rs"
    .port_info 7 /INPUT 5 "itype_rt"
    .port_info 8 /INPUT 16 "itype_immediate"
    .port_info 9 /INPUT 26 "jtype_addres"
    .port_info 10 /OUTPUT 32 "pc_next"
    .port_info 11 /OUTPUT 1 "signal_we_register"
    .port_info 12 /OUTPUT 1 "signal_we_memory"
    .port_info 13 /OUTPUT 5 "addres_reg_1"
    .port_info 14 /OUTPUT 5 "addres_reg_2"
    .port_info 15 /OUTPUT 5 "addres_write_register"
    .port_info 16 /OUTPUT 32 "data_write_register"
    .port_info 17 /OUTPUT 32 "addres_write_memory"
    .port_info 18 /OUTPUT 32 "data_write_memory"
P_000000000261f7c0 .param/l "ADDRES" 0 4 4, +C4<00000000000000000000000000000101>;
P_000000000261f7f8 .param/l "INSTRUCTION_ADDIU_ITYPE" 1 4 41, C4<001001>;
P_000000000261f830 .param/l "INSTRUCTION_ADDI_ITYPE" 1 4 40, C4<001000>;
P_000000000261f868 .param/l "INSTRUCTION_ANDI_ITYPE" 1 4 44, C4<001100>;
P_000000000261f8a0 .param/l "INSTRUCTION_BEQ_ITYPE" 1 4 36, C4<000100>;
P_000000000261f8d8 .param/l "INSTRUCTION_BGTZ" 1 4 39, C4<000111>;
P_000000000261f910 .param/l "INSTRUCTION_BLEZ" 1 4 38, C4<000110>;
P_000000000261f948 .param/l "INSTRUCTION_BNE_ITYPE" 1 4 37, C4<000101>;
P_000000000261f980 .param/l "INSTRUCTION_CACHE" 1 4 71, C4<101111>;
P_000000000261f9b8 .param/l "INSTRUCTION_DIV" 1 4 54, C4<011010>;
P_000000000261f9f0 .param/l "INSTRUCTION_DIVU" 1 4 55, C4<011011>;
P_000000000261fa28 .param/l "INSTRUCTION_JAL_JTYPE" 1 4 35, C4<000011>;
P_000000000261fa60 .param/l "INSTRUCTION_LB" 1 4 56, C4<100000>;
P_000000000261fa98 .param/l "INSTRUCTION_LBU_ITYPE" 1 4 60, C4<100100>;
P_000000000261fad0 .param/l "INSTRUCTION_LDE1_ITYPE" 1 4 77, C4<110001>;
P_000000000261fb08 .param/l "INSTRUCTION_LDE2" 1 4 78, C4<110010>;
P_000000000261fb40 .param/l "INSTRUCTION_LH" 1 4 57, C4<100001>;
P_000000000261fb78 .param/l "INSTRUCTION_LHU_ITYPE" 1 4 61, C4<100101>;
P_000000000261fbb0 .param/l "INSTRUCTION_LL" 1 4 72, C4<110000>;
P_000000000261fbe8 .param/l "INSTRUCTION_LUI_ITYPE" 1 4 47, C4<001111>;
P_000000000261fc20 .param/l "INSTRUCTION_LWC1_ITYPE" 1 4 73, C4<110001>;
P_000000000261fc58 .param/l "INSTRUCTION_LWC2" 1 4 74, C4<110010>;
P_000000000261fc90 .param/l "INSTRUCTION_LWL" 1 4 58, C4<100010>;
P_000000000261fcc8 .param/l "INSTRUCTION_LWR" 1 4 62, C4<100110>;
P_000000000261fd00 .param/l "INSTRUCTION_LW_ITYPE" 1 4 59, C4<100011>;
P_000000000261fd38 .param/l "INSTRUCTION_MFHI" 1 4 48, C4<010000>;
P_000000000261fd70 .param/l "INSTRUCTION_MFLO" 1 4 50, C4<010010>;
P_000000000261fda8 .param/l "INSTRUCTION_MTHI" 1 4 49, C4<010001>;
P_000000000261fde0 .param/l "INSTRUCTION_MTLO" 1 4 51, C4<010011>;
P_000000000261fe18 .param/l "INSTRUCTION_MULT" 1 4 52, C4<011000>;
P_000000000261fe50 .param/l "INSTRUCTION_MULTU" 1 4 53, C4<011001>;
P_000000000261fe88 .param/l "INSTRUCTION_NOR" 1 4 63, C4<100111>;
P_000000000261fec0 .param/l "INSTRUCTION_OPCODE_JTYPE" 1 4 34, C4<000010>;
P_000000000261fef8 .param/l "INSTRUCTION_OPCODE_RTYPE" 1 4 32, C4<000000>;
P_000000000261ff30 .param/l "INSTRUCTION_ORI_ITYPE" 1 4 45, C4<001101>;
P_000000000261ff68 .param/l "INSTRUCTION_PREF" 1 4 75, C4<110011>;
P_000000000261ffa0 .param/l "INSTRUCTION_SB_ITYPE" 1 4 64, C4<101000>;
P_000000000261ffd8 .param/l "INSTRUCTION_SC_ITYPE" 1 4 80, C4<111000>;
P_0000000002620010 .param/l "INSTRUCTION_SDC1" 1 4 86, C4<111110>;
P_0000000002620048 .param/l "INSTRUCTION_SDC1_ITYPE" 1 4 85, C4<111101>;
P_0000000002620080 .param/l "INSTRUCTION_SH_ITYPE" 1 4 65, C4<101001>;
P_00000000026200b8 .param/l "INSTRUCTION_SLTIU_ITYPE" 1 4 43, C4<001011>;
P_00000000026200f0 .param/l "INSTRUCTION_SLTI_ITYPE" 1 4 42, C4<001010>;
P_0000000002620128 .param/l "INSTRUCTION_SUB" 1 4 33, C4<000001>;
P_0000000002620160 .param/l "INSTRUCTION_SWC1_ITYPE" 1 4 81, C4<111001>;
P_0000000002620198 .param/l "INSTRUCTION_SWC2" 1 4 82, C4<111010>;
P_00000000026201d0 .param/l "INSTRUCTION_SWL" 1 4 66, C4<101010>;
P_0000000002620208 .param/l "INSTRUCTION_SWR" 1 4 70, C4<101110>;
P_0000000002620240 .param/l "INSTRUCTION_SW_ITYPE" 1 4 67, C4<101011>;
P_0000000002620278 .param/l "INSTRUCTION_TEQ" 1 4 76, C4<110100>;
P_00000000026202b0 .param/l "INSTRUCTION_XORI" 1 4 46, C4<001110>;
P_00000000026202e8 .param/l "WORD_SIZE" 0 4 3, +C4<00000000000000000000000000100000>;
v000000000261a8d0_0 .var "addres_reg_1", 4 0;
v000000000261a290_0 .var "addres_reg_2", 4 0;
v000000000261ac90_0 .var "addres_write_memory", 31 0;
v000000000261b730_0 .var "addres_write_register", 4 0;
v000000000261b690_0 .var "data_write_memory", 31 0;
v000000000261a3d0_0 .var "data_write_register", 31 0;
v000000000261b5f0_0 .net "itype_immediate", 15 0, L_000000000267cdd0;  alias, 1 drivers
v0000000002619c50_0 .net "itype_rs", 4 0, L_000000000267c150;  alias, 1 drivers
v000000000261a6f0_0 .net "itype_rt", 4 0, L_000000000267c650;  alias, 1 drivers
v000000000261aab0_0 .net "jtype_addres", 25 0, L_000000000267c510;  alias, 1 drivers
v000000000261b190_0 .net "opcode", 5 0, L_000000000267c970;  alias, 1 drivers
v000000000261a330_0 .var "pc_next", 31 0;
v0000000002619e30_0 .net "rtype_funct", 5 0, L_000000000267bf70;  alias, 1 drivers
v000000000261ae70_0 .net "rtype_rd", 4 0, L_000000000267b890;  alias, 1 drivers
v000000000261a010_0 .net "rtype_rs", 4 0, L_000000000267bed0;  alias, 1 drivers
v00000000026199d0_0 .net "rtype_rt", 4 0, L_000000000267bb10;  alias, 1 drivers
v000000000261b7d0_0 .net "rtype_shamt", 4 0, L_000000000267be30;  alias, 1 drivers
v000000000261ad30_0 .var "signal_we_memory", 0 0;
v000000000261af10_0 .var "signal_we_register", 0 0;
E_00000000026142b0 .event edge, v000000000261a330_0;
S_00000000025f5060 .scope module, "data_memory_sample" "data_memory" 3 55, 5 1 0, S_00000000025fc7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "data_ram"
    .port_info 2 /INPUT 1 "signal_we"
    .port_info 3 /INPUT 32 "addres_write"
    .port_info 4 /INPUT 32 "data_write"
P_00000000025f4a60 .param/l "RAM_SIZE" 0 5 4, +C4<00000000000000000000000000100000>;
P_00000000025f4a98 .param/l "WORD_SIZE" 0 5 3, +C4<00000000000000000000000000100000>;
L_00000000025f0dd0 .functor BUFZ 32, L_000000000267d2d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000261a970 .array "RAM", 0 31, 31 0;
v000000000261add0_0 .net *"_s0", 31 0, L_000000000267d2d0;  1 drivers
v000000000261b870_0 .net *"_s3", 29 0, L_000000000267ba70;  1 drivers
v0000000002619cf0_0 .net "addres_write", 31 0, v000000000261ac90_0;  alias, 1 drivers
v000000000261a0b0_0 .net "clk", 0 0, v000000000267d190_0;  alias, 1 drivers
v000000000261a790_0 .net "data_ram", 31 0, L_00000000025f0dd0;  alias, 1 drivers
v000000000261b230_0 .net "data_write", 31 0, v000000000261b690_0;  alias, 1 drivers
v0000000002619b10_0 .net "signal_we", 0 0, v000000000261ad30_0;  alias, 1 drivers
E_0000000002614a70 .event posedge, v000000000261a0b0_0;
L_000000000267d2d0 .array/port v000000000261a970, L_000000000267ba70;
L_000000000267ba70 .part v000000000261ac90_0, 2, 30;
S_00000000025f51e0 .scope module, "instruction_decode_sample" "instruction_decode" 3 74, 6 1 0, S_00000000025fc7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 6 "opcode"
    .port_info 2 /OUTPUT 5 "rtype_rs"
    .port_info 3 /OUTPUT 5 "rtype_rt"
    .port_info 4 /OUTPUT 5 "rtype_rd"
    .port_info 5 /OUTPUT 5 "rtype_shamt"
    .port_info 6 /OUTPUT 6 "rtype_funct"
    .port_info 7 /OUTPUT 5 "itype_rs"
    .port_info 8 /OUTPUT 5 "itype_rt"
    .port_info 9 /OUTPUT 16 "itype_immediate"
    .port_info 10 /OUTPUT 26 "jtype_addres"
P_00000000026144f0 .param/l "WORD_SIZE" 0 6 3, +C4<00000000000000000000000000100000>;
v000000000261afb0_0 .net *"_s13", 14 0, L_000000000267cd30;  1 drivers
v000000000261b050_0 .net "instruction", 31 0, v000000000267aab0_0;  alias, 1 drivers
v000000000261b0f0_0 .net "itype_immediate", 15 0, L_000000000267cdd0;  alias, 1 drivers
v0000000002619bb0_0 .net "itype_rs", 4 0, L_000000000267c150;  alias, 1 drivers
v000000000261b2d0_0 .net "itype_rt", 4 0, L_000000000267c650;  alias, 1 drivers
v000000000261b370_0 .net "jtype_addres", 25 0, L_000000000267c510;  alias, 1 drivers
v000000000261b4b0_0 .net "opcode", 5 0, L_000000000267c970;  alias, 1 drivers
v0000000002619d90_0 .net "rtype_funct", 5 0, L_000000000267bf70;  alias, 1 drivers
v0000000002619ed0_0 .net "rtype_rd", 4 0, L_000000000267b890;  alias, 1 drivers
v0000000002619f70_0 .net "rtype_rs", 4 0, L_000000000267bed0;  alias, 1 drivers
v0000000002602330_0 .net "rtype_rt", 4 0, L_000000000267bb10;  alias, 1 drivers
v00000000026025b0_0 .net "rtype_shamt", 4 0, L_000000000267be30;  alias, 1 drivers
L_000000000267c970 .part v000000000267aab0_0, 26, 6;
L_000000000267bed0 .part v000000000267aab0_0, 21, 5;
L_000000000267bb10 .part v000000000267aab0_0, 16, 5;
L_000000000267b890 .part v000000000267aab0_0, 11, 5;
L_000000000267be30 .part v000000000267aab0_0, 6, 5;
L_000000000267bf70 .part v000000000267aab0_0, 0, 6;
L_000000000267cd30 .part v000000000267aab0_0, 11, 15;
L_000000000267c150 .part L_000000000267cd30, 0, 5;
L_000000000267c650 .part v000000000267aab0_0, 16, 5;
L_000000000267cdd0 .part v000000000267aab0_0, 0, 16;
L_000000000267c510 .part v000000000267aab0_0, 0, 26;
S_00000000025e93e0 .scope module, "instruction_memor_sample" "instruction_memor" 3 23, 7 1 0, S_00000000025fc7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "addres"
    .port_info 2 /OUTPUT 32 "instruction"
P_00000000026146b0 .param/l "WORD_SIZE" 0 7 3, +C4<00000000000000000000000000100000>;
v0000000002602d30_0 .net "addres", 31 0, v000000000267add0_0;  alias, 1 drivers
v0000000002602e70_0 .net "clk", 0 0, v000000000267d190_0;  alias, 1 drivers
v000000000267aab0_0 .var "instruction", 31 0;
S_00000000025e9560 .scope module, "pc_sample" "pc" 3 13, 8 1 0, S_00000000025fc7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "pc_next"
    .port_info 3 /OUTPUT 32 "pc"
P_0000000002614ab0 .param/l "WORD_SIZE" 0 8 3, +C4<00000000000000000000000000100000>;
v0000000002679570_0 .net "clk", 0 0, v000000000267d190_0;  alias, 1 drivers
v000000000267add0_0 .var "pc", 31 0;
v000000000267a8d0_0 .net "pc_next", 31 0, v000000000261a330_0;  alias, 1 drivers
v0000000002679930_0 .net "rst", 0 0, v000000000267cf10_0;  alias, 1 drivers
S_00000000025e1220 .scope module, "register_file_sample" "register_file" 3 38, 9 1 0, S_00000000025fc7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "addres_reg_1"
    .port_info 2 /INPUT 5 "addres_reg_2"
    .port_info 3 /OUTPUT 32 "data_reg_1"
    .port_info 4 /OUTPUT 32 "data_reg_2"
    .port_info 5 /INPUT 1 "signal_we"
    .port_info 6 /INPUT 5 "addres_write"
    .port_info 7 /INPUT 32 "data_write"
P_00000000025f49e0 .param/l "ADDRES" 0 9 4, +C4<00000000000000000000000000000101>;
P_00000000025f4a18 .param/l "WORD_SIZE" 0 9 3, +C4<00000000000000000000000000100000>;
L_0000000002970088 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000000000267a830_0 .net/2u *"_s0", 4 0, L_0000000002970088;  1 drivers
L_0000000002970118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000002679cf0_0 .net/2u *"_s13", 4 0, L_0000000002970118;  1 drivers
v000000000267a970_0 .net *"_s15", 0 0, L_000000000267cfb0;  1 drivers
v000000000267ab50_0 .net *"_s17", 31 0, L_000000000267d550;  1 drivers
v0000000002679890_0 .net *"_s19", 6 0, L_000000000267c3d0;  1 drivers
v000000000267abf0_0 .net *"_s2", 0 0, L_000000000267b9d0;  1 drivers
L_0000000002970160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002679750_0 .net *"_s22", 1 0, L_0000000002970160;  1 drivers
v000000000267a470_0 .net *"_s4", 31 0, L_000000000267d730;  1 drivers
v00000000026794d0_0 .net *"_s6", 6 0, L_000000000267c330;  1 drivers
L_00000000029700d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002679d90_0 .net *"_s9", 1 0, L_00000000029700d0;  1 drivers
v0000000002679430_0 .net "addres_reg_1", 4 0, v000000000261a8d0_0;  alias, 1 drivers
v000000000267a150_0 .net "addres_reg_2", 4 0, v000000000261a290_0;  alias, 1 drivers
v000000000267a6f0_0 .net "addres_write", 4 0, v000000000261b730_0;  alias, 1 drivers
v000000000267a5b0_0 .net "clk", 0 0, v000000000267d190_0;  alias, 1 drivers
v0000000002679ed0_0 .net "data_reg_1", 31 0, L_000000000267d5f0;  alias, 1 drivers
v00000000026799d0_0 .net "data_reg_2", 31 0, L_000000000267c5b0;  alias, 1 drivers
v0000000002679610_0 .net "data_write", 31 0, v000000000261a3d0_0;  alias, 1 drivers
v0000000002679b10 .array "registers", 0 31, 31 0;
v0000000002679070_0 .net "signal_we", 0 0, v000000000261af10_0;  alias, 1 drivers
L_000000000267b9d0 .cmp/ne 5, v000000000261a8d0_0, L_0000000002970088;
L_000000000267d730 .array/port v0000000002679b10, L_000000000267c330;
L_000000000267c330 .concat [ 5 2 0 0], v000000000261a8d0_0, L_00000000029700d0;
v0000000002679b10_0 .array/port v0000000002679b10, 0;
L_000000000267d5f0 .functor MUXZ 32, v0000000002679b10_0, L_000000000267d730, L_000000000267b9d0, C4<>;
L_000000000267cfb0 .cmp/ne 5, v000000000261a290_0, L_0000000002970118;
L_000000000267d550 .array/port v0000000002679b10, L_000000000267c3d0;
L_000000000267c3d0 .concat [ 5 2 0 0], v000000000261a290_0, L_0000000002970160;
L_000000000267c5b0 .functor MUXZ 32, v0000000002679b10_0, L_000000000267d550, L_000000000267cfb0, C4<>;
    .scope S_00000000025e9560;
T_0 ;
    %wait E_0000000002614a70;
    %load/vec4 v0000000002679930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000267add0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000267a8d0_0;
    %assign/vec4 v000000000267add0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000025e93e0;
T_1 ;
    %wait E_0000000002614a70;
    %load/vec4 v0000000002602d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000267aab0_0, 0;
    %jmp T_1.6;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000267aab0_0, 0;
    %jmp T_1.6;
T_1.1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000267aab0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000267aab0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000267aab0_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000267aab0_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000025e1220;
T_2 ;
    %wait E_0000000002614a70;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679b10, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000025e1220;
T_3 ;
    %wait E_0000000002614a70;
    %load/vec4 v0000000002679070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000000002679610_0;
    %load/vec4 v000000000267a6f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002679b10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000025f5060;
T_4 ;
    %wait E_0000000002614a70;
    %load/vec4 v0000000002619b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000000000261b230_0;
    %load/vec4 v0000000002619cf0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000261a970, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000025a2720;
T_5 ;
    %wait E_00000000026142b0;
    %load/vec4 v000000000261a330_0;
    %addi 4, 0, 32;
    %assign/vec4 v000000000261a330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000261af10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000261ad30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000261a8d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000261a290_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000000000261b730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000261a3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000261ac90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000261b690_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000025fc660;
T_6 ;
    %delay 5, 0;
    %load/vec4 v000000000267d190_0;
    %inv;
    %assign/vec4 v000000000267d190_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000025fc660;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000267d190_0, 0;
    %wait E_0000000002614a70;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000267cf10_0, 0;
    %wait E_0000000002614a70;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000267cf10_0, 0;
    %wait E_0000000002614a70;
    %end;
    .thread T_7;
    .scope S_00000000025fc660;
T_8 ;
    %wait E_00000000026147b0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_00000000025fc660;
T_9 ;
    %vpi_call 2 35 "$dumpfile", "mips_tb.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb11111111111111111111111111111111, S_00000000025fc660 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../testbench/mips_tb.v";
    "../core/mips.v";
    "../core/alu.v";
    "../core/data_memory.v";
    "../core/instruction_decode.v";
    "../core/instruction_memor.v";
    "../core/pc.v";
    "../core/register_file.v";
