# Part4-2-Block-Design

æœ¬ç« ç¯€æœƒä½¿ç”¨ä½ åœ¨ [`Part4-1-IP-Package`](../Part4-1-IP-Package/) ä¸­å°è£å¥½çš„è‡ªè¨‚ IPã€‚  
è«‹å‹™å¿…å…ˆå®Œæˆ IP åŒ…è£æ­¥é©Ÿï¼Œæ‰èƒ½é †åˆ©åœ¨ Block Design ä¸­åŠ å…¥è©² IP é€²è¡Œé€£ç·šèˆ‡æ•´åˆã€‚

##   What is Block Design ?
Vivado çš„ `Block Design` æ˜¯ä¸€å€‹åœ–å½¢åŒ–è¨­è¨ˆå¹³å°ï¼Œå¯è®“ä½ ä½¿ç”¨æ‹–æ‹‰æ–¹å¼å°‡å¤šå€‹ IP ï¼ˆå¦‚ AXI IPã€è‡ªè¨‚ IPã€Zynq PS ç­‰ï¼‰çµ„åˆæˆå®Œæ•´ç³»çµ±ã€‚  
é€™å¤§å¹…ç°¡åŒ–äº† RTL é€£ç·šèˆ‡ç³»çµ±æ•´åˆçš„è¤‡é›œåº¦ï¼Œæ˜¯é€²éš FPGA é–‹ç™¼çš„ä¸»æµæ–¹å¼ä¹‹ä¸€ã€‚  
>   ä½ ä¸æœƒæƒ³è¦ç”¨å¯« code çš„æ–¹å¼å»æ‹‰ä¸‹é¢é€™å¼µåœ–çš„ ğŸ™ƒ  
>
>![Block_Design](./png/Block_Design.png)

## Part 4.2.1 Create Block Design  

1.  æ–°å‰µä¸€å€‹ Vivado Projectï¼Œå…ˆç…§è‘— `Part4.1.2` çš„æ–¹å¼å°‡ `IP_repo` importé€²ä¾†è©² Project

2.  é»é¸å·¦å´ `IP INTEGRATOR -> Create Block Design`ï¼ŒBlock Design çš„åç¨±å¯ä»¥è‡ªå·±å–å  

    ![Create_Block_Design](./png/Create_Block_Design.png)  

3.  å¯ä»¥é€éå·¦å´ `IP catalog` æˆ–æ˜¯ `Block Diagramä¸­çš„ + ` å»åšæ–°å¢IPåˆ°Block Designçš„å‹•ä½œï¼Œæˆ‘å€‘å…ˆå°‡åœ¨ `Part4.1` ä¸­åšå¥½çš„å…©é¡† IP éƒ½åŠ å…¥åˆ° Block Design ç•¶ä¸­  

    **IP Catalog** ä¾åºå°‡å…©é¡† IP çš†åŠ å…¥:  

    ![IP_catalog_to_Block_Design](./png/IP_catalog_to_Block_Design.png)  

    **Block Diagramä¸­çš„ +** ä¾åºå°‡å…©é¡† IP çš†åŠ å…¥:  
    ![Plus_to_Block_Design](./png/Plus_to_Block_Design.png) 

4.  åŠ å…¥å®Œæˆå¾Œæœƒå¦‚ä¸‹åœ–æ‰€ç¤º  

    ![Add_Done](./png/Add_Done.png)  

5.  æ¥ä¸‹ä¾†è¦å¹«é›»è·¯æ¥ç·šï¼Œè¨­å®š I/O Portsï¼Œ **åœ¨ç©ºç™½è™• å³éµ -> Create Port** ï¼Œè£½ä½œä»¥ä¸‹ Ports

    ![Create_Port](./png/Create_Port.png)  

    **clk**:  
    ![CLK](./png/Clk.png) 

    **rst**:  
    ![RST](./png/Rst.png)  

    **sw**:  
    ![SW](./png/SW.png)  

    **è«‹ç…§é€™å€‹å‘½åæ ¼å¼ä¸€æ¨£è£½ä½œ R_outã€G_outã€B_out çš„ Ports**  
    ![R_out](./png/R_out.png)

6.  Create Portå®Œæˆå¾Œæ‡‰å¦‚ä¸‹åœ–æ‰€ç¤º  

    ![Port_Done](./png/Port_Done.png)

7.  æ ¹æ“šè©²åœ–é€²è¡Œæ¥ç·šï¼Œæ¥ç·šå®Œæˆå¾Œé»é¸` Regenerate Layout (è¿´æ—‹ç¬¦è™Ÿ)`ï¼ŒVivado æœƒè‡ªå‹•å¹«ä½ é€²è¡Œæ’ç‰ˆ  

    ![Wire_Connect](./png/Wire_Connect.png)  

8.  æœ€å¾ŒæŒ‰ä¸‹ä¸Šæ–¹çš„ `Validate Design`ï¼Œè®“ Vivado å¹«ä½ æª¢æŸ¥æ¥ç·šæ˜¯å¦æœ‰éŒ¯èª¤  

    ![Validate_Design](./png/Validate_Design.png)

>ğŸ“Œ åœ¨é€²è¡Œ **Block Design** æ™‚ï¼Œè¦é¤Šæˆç¿’æ…£æ¥å®Œç·šå¾Œåšä¸€æ¬¡ ` Regenerate Layout` å’Œ `Validate Design`


9.  é»é¸ `Sources -> your_design_name -> å³éµ Create HDL Wrapper`ï¼ŒVivado æœƒè‡ªå‹•å¹«ä½ æŠŠ Block Design ç”Ÿæˆå‡ºå°æ‡‰çš„ Verilog Code å‡ºä¾†  

    ![Create_Wrapper](./png/Create_Wrapper.png)  

    é€™é‚Šé¸æ“‡è®“ Vivado è‡ªå‹•å¹«ä½ é€²è¡Œæ›´æ–°ï¼Œé€™æ¨£ä½ å¾Œä¾†å° Block Design æœ‰ä»€éº¼æ›´å‹•ä»–éƒ½æœƒè‡ªå‹•å†å¹«ä½ ç”Ÿæˆæ–°çš„ Wrapper  

    ![Let_Vivado_Auto](./png/Let_Vivado_Auto.png)

10. æœ€å¾ŒåŠ å…¥ `../XDC/pynq-z2_v1.0.xdc` åˆ° project ä¸­

11. æ¥è‘—å³å¯åŸ·è¡Œ `Synthesis -> Implementation -> Generate Bitstream`  
(ç›´æ¥æŒ‰ä¸‹ Generate Bitstream å…¶å¯¦ä¹ŸæœƒæŠŠå‰é¢å…©æ­¥é©Ÿéƒ½ä¸€èµ·åšå®Œ)  
ç„¶å¾Œå°‡ Bitstream file ç‡’éŒ„é€² FPGAã€‚
