--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/zbt mem files/zbtmemory.ise
-intstyle ise -v 3 -s 4 -xml modifiedlab5 modifiedlab5.ncd -o modifiedlab5.twr
modifiedlab5.pcf -ucf
/afs/athena.mit.edu/user/g/r/grosas/6.111/Final_Project/bodydrums/zbt mem files/files/labkit.ucf

Design file:              modifiedlab5.ncd
Physical constraint file: modifiedlab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -2.331(F)|    2.603(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button_down  |    2.959(R)|   -0.609(R)|clock_27mhz_IBUF  |   0.000|
button_enter |    4.501(R)|   -2.440(R)|clock_27mhz_IBUF  |   0.000|
button_up    |    5.619(R)|   -1.010(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<0> |    1.742(R)|   -1.470(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<1> |    1.314(R)|   -1.042(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<2> |    1.752(R)|   -1.480(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<3> |    1.673(R)|   -1.401(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<4> |    1.266(R)|   -0.994(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<5> |    0.600(R)|   -0.328(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<6> |    1.006(R)|   -0.734(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<7> |    1.397(R)|   -1.125(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<8> |    2.051(R)|   -1.779(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<9> |    2.354(R)|   -2.082(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<10>|    2.316(R)|   -2.044(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<11>|    2.744(R)|   -2.472(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<12>|    2.284(R)|   -2.012(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<13>|    2.801(R)|   -2.529(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<14>|    2.109(R)|   -1.837(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<15>|    2.130(R)|   -1.858(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<16>|    0.972(R)|   -0.700(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<17>|    1.929(R)|   -1.657(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<18>|    1.766(R)|   -1.494(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<19>|    1.964(R)|   -1.692(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<20>|    1.800(R)|   -1.528(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<21>|    1.612(R)|   -1.340(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<22>|    2.639(R)|   -2.367(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<23>|    1.927(R)|   -1.655(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<24>|    2.384(R)|   -2.112(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<25>|    2.256(R)|   -1.984(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<26>|    1.707(R)|   -1.435(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<27>|    1.878(R)|   -1.606(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<28>|    1.494(R)|   -1.222(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<29>|    2.301(R)|   -2.029(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<30>|    1.264(R)|   -0.992(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<31>|    2.024(R)|   -1.752(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<32>|    1.816(R)|   -1.544(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<33>|    2.226(R)|   -1.954(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<34>|    2.989(R)|   -2.717(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<35>|    2.046(R)|   -1.774(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<0> |    2.434(R)|   -2.162(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<1> |    2.276(R)|   -2.004(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<2> |    2.756(R)|   -2.484(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<3> |    2.128(R)|   -1.856(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<4> |    2.229(R)|   -1.957(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<5> |    3.169(R)|   -2.897(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<6> |    3.211(R)|   -2.939(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<7> |    2.091(R)|   -1.819(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<8> |    2.441(R)|   -2.169(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<9> |    2.413(R)|   -2.141(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<10>|    1.582(R)|   -1.310(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<11>|    2.227(R)|   -1.955(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<12>|    2.457(R)|   -2.185(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<13>|    1.607(R)|   -1.335(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<14>|    1.989(R)|   -1.717(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<15>|    2.451(R)|   -2.179(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<16>|    2.285(R)|   -2.013(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<17>|    4.077(R)|   -3.805(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<18>|    2.297(R)|   -2.025(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<19>|    2.508(R)|   -2.236(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<20>|    1.984(R)|   -1.712(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<21>|    3.279(R)|   -3.007(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<22>|    2.470(R)|   -2.198(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<23>|    2.270(R)|   -1.998(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<24>|    2.294(R)|   -2.022(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<25>|    2.229(R)|   -1.957(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<26>|    2.297(R)|   -2.025(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<27>|    2.472(R)|   -2.200(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<28>|    2.620(R)|   -2.348(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<29>|    1.919(R)|   -1.647(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<30>|    2.382(R)|   -2.110(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<31>|    2.308(R)|   -2.036(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<32>|    2.102(R)|   -1.830(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<33>|    1.863(R)|   -1.591(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<34>|    2.611(R)|   -2.339(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<35>|    1.511(R)|   -1.239(R)|clock_27mhz_IBUF  |   0.000|
switch<0>    |    4.517(R)|    0.374(R)|clock_27mhz_IBUF  |   0.000|
switch<1>    |    2.231(R)|    0.117(R)|clock_27mhz_IBUF  |   0.000|
switch<2>    |    0.787(R)|    0.768(R)|clock_27mhz_IBUF  |   0.000|
switch<3>    |    0.635(R)|    0.969(R)|clock_27mhz_IBUF  |   0.000|
switch<4>    |    1.136(R)|    0.703(R)|clock_27mhz_IBUF  |   0.000|
switch<5>    |    0.283(R)|    1.204(R)|clock_27mhz_IBUF  |   0.000|
switch<7>    |    2.904(R)|    0.049(R)|clock_27mhz_IBUF  |   0.000|
-------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.570(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.591(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.150(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.528(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<4> |   17.786(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<5> |   16.697(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<6> |   17.068(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<7> |   16.750(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   17.322(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   16.939(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   17.573(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   16.528(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   16.551(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   17.338(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   17.149(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   18.964(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
analyzer1_data<0> |   14.058(R)|clock_27mhz_IBUF  |   0.000|
analyzer3_clock   |   14.387(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_clock   |   16.172(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<4> |   11.428(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<5> |   13.855(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<6> |   13.252(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<7> |   13.961(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<8> |   13.413(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<9> |   17.864(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<10>|   13.106(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<11>|   14.042(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<12>|   13.815(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<13>|   13.864(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<14>|   13.693(R)|clock_27mhz_IBUF  |   0.000|
analyzer4_data<15>|   13.647(R)|clock_27mhz_IBUF  |   0.000|
audio_reset_b     |   12.140(R)|clock_27mhz_IBUF  |   0.000|
led<0>            |   11.331(R)|clock_27mhz_IBUF  |   0.000|
led<1>            |   11.305(R)|clock_27mhz_IBUF  |   0.000|
led<2>            |   11.296(R)|clock_27mhz_IBUF  |   0.000|
led<3>            |   10.345(R)|clock_27mhz_IBUF  |   0.000|
led<4>            |   10.977(R)|clock_27mhz_IBUF  |   0.000|
led<5>            |   11.242(R)|clock_27mhz_IBUF  |   0.000|
led<6>            |   13.054(R)|clock_27mhz_IBUF  |   0.000|
led<7>            |   11.627(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<0>   |   12.914(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<1>   |   11.970(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<2>   |   11.931(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<3>   |   12.590(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<4>   |   12.893(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<5>   |   12.216(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<6>   |   10.616(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<7>   |   12.297(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<8>   |   13.398(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<9>   |   14.727(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<10>  |   11.567(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<11>  |   10.414(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<12>  |   10.791(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<13>  |   13.812(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<14>  |   11.966(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<15>  |   13.542(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<16>  |   11.965(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<17>  |   13.252(R)|clock_27mhz_IBUF  |   0.000|
ram0_address<18>  |   13.155(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<0>      |   11.079(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<1>      |   10.418(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<2>      |   10.412(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<3>      |   10.479(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<4>      |   11.126(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<5>      |    9.355(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<6>      |   10.731(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<7>      |   11.028(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<8>      |   11.774(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<9>      |   11.362(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<10>     |   11.040(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<11>     |   11.436(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<12>     |   10.805(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<13>     |   10.071(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<14>     |   11.213(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<15>     |   11.707(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<16>     |   11.042(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<17>     |   10.403(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<18>     |   10.936(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<19>     |   11.157(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<20>     |   11.237(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<21>     |   10.816(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<22>     |   11.553(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<23>     |   10.787(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<24>     |   11.376(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<25>     |   11.653(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<26>     |   10.773(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<27>     |   11.529(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<28>     |   10.163(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<29>     |   11.908(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<30>     |   10.471(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<31>     |   11.623(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<32>     |   11.357(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<33>     |   11.344(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<34>     |   11.649(R)|clock_27mhz_IBUF  |   0.000|
ram0_data<35>     |   11.035(R)|clock_27mhz_IBUF  |   0.000|
ram0_we_b         |   11.193(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<0>   |   13.323(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<1>   |   13.444(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<2>   |   13.699(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<3>   |   12.551(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<4>   |   13.523(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<5>   |   14.267(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<6>   |   13.919(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<7>   |   15.515(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<8>   |   14.780(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<9>   |   18.007(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<10>  |   13.740(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<11>  |   12.869(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<12>  |   13.223(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<13>  |   14.080(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<14>  |   14.095(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<15>  |   14.236(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<16>  |   16.430(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<17>  |   15.047(R)|clock_27mhz_IBUF  |   0.000|
ram1_address<18>  |   13.583(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<0>      |   11.453(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<1>      |   11.275(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<2>      |   11.577(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<3>      |   11.846(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<4>      |   11.534(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<5>      |   10.392(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<6>      |   11.514(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<7>      |   11.253(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<8>      |   11.536(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<9>      |   11.486(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<10>     |   11.214(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<11>     |   11.632(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<12>     |   11.530(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<13>     |   11.629(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<14>     |   11.948(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<15>     |   11.452(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<16>     |   11.564(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<17>     |   12.375(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<18>     |   11.933(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<19>     |   12.003(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<20>     |   11.881(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<21>     |   11.989(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<22>     |   12.013(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<23>     |   11.610(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<24>     |   11.601(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<25>     |   11.453(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<26>     |   12.002(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<27>     |   11.996(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<28>     |   10.458(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<29>     |   11.607(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<30>     |   11.912(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<31>     |   11.327(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<32>     |   11.832(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<33>     |   11.409(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<34>     |   11.685(R)|clock_27mhz_IBUF  |   0.000|
ram1_data<35>     |   11.237(R)|clock_27mhz_IBUF  |   0.000|
ram1_we_b         |   10.434(R)|clock_27mhz_IBUF  |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.355|         |    7.830|    3.283|
clock_27mhz    |    2.553|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.738|    5.793|         |         |
clock_27mhz    |   11.314|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-----------------+---------+
Source Pad     |Destination Pad  |  Delay  |
---------------+-----------------+---------+
ac97_bit_clock |analyzer1_clock  |   17.015|
ac97_sdata_in  |analyzer1_data<2>|   14.683|
clock_27mhz    |ram0_clk         |   11.241|
clock_27mhz    |ram1_clk         |   13.019|
---------------+-----------------+---------+


Analysis completed Sat Dec  5 20:44:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 361 MB



