<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

It's an Asynchronous FIFO build on logic from <https://zipcpu.com/blog/2018/07/06/afifo.html>

## How to test

Run the Verilator tests attached, or essentially provide 2 signals coming into the FIFO.

## External hardware

List external hardware used in your project (e.g. PMOD, LED display, etc), if any
