{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746762370819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746762370820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 09 00:46:10 2025 " "Processing started: Fri May 09 00:46:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746762370820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762370820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP1 -c SAP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762370820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746762371711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746762371711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simula.v 1 1 " "Found 1 design units, including 1 entities, in source file simula.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimULA " "Found entity 1: SimULA" {  } { { "SimUla.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimUla.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simcontadordeprograma.v 1 1 " "Found 1 design units, including 1 entities, in source file simcontadordeprograma.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimContadorDePrograma " "Found entity 1: SimContadorDePrograma" {  } { { "SimContadorDePrograma.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimContadorDePrograma.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadordeprograma.v 1 1 " "Found 1 design units, including 1 entities, in source file contadordeprograma.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorDePrograma " "Found entity 1: contadorDePrograma" {  } { { "contadorDePrograma.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/contadorDePrograma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simmar.v 1 1 " "Found 1 design units, including 1 entities, in source file simmar.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimMAR " "Found entity 1: SimMAR" {  } { { "SimMAR.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimMAR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simram.v 1 1 " "Found 1 design units, including 1 entities, in source file simram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimRAM " "Found entity 1: SimRAM" {  } { { "SimRAM.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simci74173.v 1 1 " "Found 1 design units, including 1 entities, in source file simci74173.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimReg74173 " "Found entity 1: SimReg74173" {  } { { "SimCi74173.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimCi74173.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ci74173.v 1 1 " "Found 1 design units, including 1 entities, in source file ci74173.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ci74173 " "Found entity 1: Ci74173" {  } { { "Ci74173.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/Ci74173.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux74157.v 1 1 " "Found 1 design units, including 1 entities, in source file mux74157.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux74157 " "Found entity 1: mux74157" {  } { { "mux74157.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/mux74157.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sap1.v 0 0 " "Found 0 design units, including 0 entities, in source file sap1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simmux74157.v 1 1 " "Found 1 design units, including 1 entities, in source file simmux74157.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimMux74157 " "Found entity 1: SimMux74157" {  } { { "SimMux74157.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimMux74157.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395716 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "acumulador.v(31) " "Verilog HDL warning at acumulador.v(31): extended using \"x\" or \"z\"" {  } { { "acumulador.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/acumulador.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1746762395720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file acumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 acumulador " "Found entity 1: acumulador" {  } { { "acumulador.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/acumulador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simacumulador.v 1 1 " "Found 1 design units, including 1 entities, in source file simacumulador.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimAcumulador " "Found entity 1: SimAcumulador" {  } { { "SimAcumulador.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimAcumulador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorb.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorb.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorB " "Found entity 1: registradorB" {  } { { "registradorB.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/registradorB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simregistradorb.v 1 1 " "Found 1 design units, including 1 entities, in source file simregistradorb.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimRegistradorB " "Found entity 1: SimRegistradorB" {  } { { "SimRegistradorB.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorsaida.v 1 1 " "Found 1 design units, including 1 entities, in source file registradorsaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorSaida " "Found entity 1: registradorSaida" {  } { { "registradorSaida.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/registradorSaida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simregistradorsaida.v 1 1 " "Found 1 design units, including 1 entities, in source file simregistradorsaida.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimRegistradorSaida " "Found entity 1: SimRegistradorSaida" {  } { { "SimRegistradorSaida.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorSaida.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradordeinstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file registradordeinstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 registradorDeInstrucoes " "Found entity 1: registradorDeInstrucoes" {  } { { "registradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/registradorDeInstrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simregistradordeinstrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file simregistradordeinstrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimRegistradorDeInstrucoes " "Found entity 1: SimRegistradorDeInstrucoes" {  } { { "SimRegistradorDeInstrucoes.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimRegistradorDeInstrucoes.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/MAR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeDeControle " "Found entity 1: unidadeDeControle" {  } { { "unidadeDeControle.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/unidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simunidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file simunidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 SimUnidadeDeControle " "Found entity 1: SimUnidadeDeControle" {  } { { "SimUnidadeDeControle.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/SimUnidadeDeControle.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746762395773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762395773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "unidadeDeControle " "Elaborating entity \"unidadeDeControle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746762395888 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidadeDeControle.v(78) " "Verilog HDL Case Statement warning at unidadeDeControle.v(78): incomplete case statement has no default case item" {  } { { "unidadeDeControle.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/unidadeDeControle.v" 78 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1746762395921 "|unidadeDeControle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidadeDeControle.v(96) " "Verilog HDL Case Statement warning at unidadeDeControle.v(96): incomplete case statement has no default case item" {  } { { "unidadeDeControle.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/unidadeDeControle.v" 96 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1746762395922 "|unidadeDeControle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidadeDeControle.v(114) " "Verilog HDL Case Statement warning at unidadeDeControle.v(114): incomplete case statement has no default case item" {  } { { "unidadeDeControle.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/unidadeDeControle.v" 114 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1746762395923 "|unidadeDeControle"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "unidadeDeControle.v(58) " "Verilog HDL Case Statement warning at unidadeDeControle.v(58): incomplete case statement has no default case item" {  } { { "unidadeDeControle.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/unidadeDeControle.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1746762395923 "|unidadeDeControle"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Ea GND " "Pin \"Ea\" is stuck at GND" {  } { { "unidadeDeControle.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/unidadeDeControle.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746762397395 "|unidadeDeControle|Ea"} { "Warning" "WMLS_MLS_STUCK_PIN" "L0 GND " "Pin \"L0\" is stuck at GND" {  } { { "unidadeDeControle.v" "" { Text "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/unidadeDeControle.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746762397395 "|unidadeDeControle|L0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746762397395 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746762397639 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/output_files/SAP1.map.smsg " "Generated suppressed messages file D:/SAP-1/SAP1-VerilogProject/Quartus/SAP1/output_files/SAP1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762398722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746762399143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746762399143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746762399431 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746762399431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746762399431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746762399431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746762399466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 09 00:46:39 2025 " "Processing ended: Fri May 09 00:46:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746762399466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746762399466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746762399466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746762399466 ""}
