Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/05-openroad-globalplacement/generic_simple_adder.odb'…
Reading design constraints file at '/nix/store/giv9dbfir1g36hiqrccwznrmafdg2jhb-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 16 input buffers.
[INFO RSZ-0028] Inserted 9 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |        81
       10 |       9 |       0 |             0 |        71
       20 |      19 |       0 |             0 |        61
       30 |      29 |       0 |             0 |        51
       40 |      38 |       0 |             0 |        41
       50 |      48 |       0 |             0 |        31
       60 |      56 |       0 |             0 |        21
       70 |      61 |       0 |             0 |        11
       80 |      61 |       0 |             0 |         1
    final |      61 |       0 |             0 |         0
---------------------------------------------------------
[INFO RSZ-0039] Resized 61 instances.
Placement Analysis
---------------------------------
total displacement        170.8 u
average displacement        2.6 u
max displacement            8.5 u
original HPWL             519.0 u
legalized HPWL            707.2 u
delta HPWL                   36 %

[INFO DPL-0020] Mirrored 29 instances
[INFO DPL-0021] HPWL before             707.2 u
[INFO DPL-0022] HPWL after              666.7 u
[INFO DPL-0023] HPWL delta               -5.7 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     25     105.10
  Multi-Input combinational cell           40     252.74
  Total                                    65     357.84
Writing OpenROAD database to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/06-openroad-repairdesignpostgpl/generic_simple_adder.odb'…
Writing netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/06-openroad-repairdesignpostgpl/generic_simple_adder.nl.v'…
Writing powered netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/06-openroad-repairdesignpostgpl/generic_simple_adder.pnl.v'…
Writing layout to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/06-openroad-repairdesignpostgpl/generic_simple_adder.def'…
Writing timing constraints to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/06-openroad-repairdesignpostgpl/generic_simple_adder.sdc'…
