<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1621530419">
  <File Type="VDS-TIMINGSUMMARY" Name="top_fpga_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="top_fpga.dcp"/>
  <File Type="RDS-UTIL-PB" Name="top_fpga_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="top_fpga_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="top_fpga_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="top_fpga.vds"/>
  <File Type="REPORTS-TCL" Name="top_fpga_reports.tcl"/>
  <File Type="VDS-TIMING-PB" Name="top_fpga_timing_summary_synth.pb"/>
  <File Type="PA-TCL" Name="top_fpga.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/bootchip.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/bootchip.v"/>
        <Attr Name="ImportTime" Val="1512381280"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/clock_top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/clock_top.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_data.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_data.v"/>
        <Attr Name="ImportTime" Val="1572241970"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_prog.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_prog.v"/>
        <Attr Name="ImportTime" Val="1572242086"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/memchk.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/memchk.v"/>
        <Attr Name="ImportTime" Val="1572244356"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/mux.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430_defines.v">
      <FileInfo SFType="VHeader">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430_defines.v"/>
        <Attr Name="ImportTime" Val="1571828604"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_alu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_alu.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_and_gate.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_and_gate.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_gate.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_gate.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_module.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_module.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_uart.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_uart.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_execution_unit.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_execution_unit.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_frontend.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_frontend.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/periph/omsp_gpio.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/periph/omsp_gpio.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_mem_backbone.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_mem_backbone.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_multiplier.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_multiplier.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_register_file.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_register_file.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_scan_mux.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_scan_mux.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sfr.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sfr.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_cell.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_cell.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_reset.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_reset.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_wakeup_cell.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_wakeup_cell.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_watchdog.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_watchdog.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/pwm.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/pwm.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfr.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfr.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfrRx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfrRx.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/rs485.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/rs485.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_d.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_d.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_p.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_p.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_defines.v">
      <FileInfo SFType="VHeader">
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_defines.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/top.v"/>
        <Attr Name="ImportTime" Val="1590721434"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v"/>
        <Attr Name="ImportTime" Val="1604384012"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_receiver.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_receiver.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_regs.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_regs.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_rfifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_rfifo.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_sync_flops.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_sync_flops.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_tfifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_tfifo.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_transmitter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_transmitter.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v"/>
        <Attr Name="ImportTime" Val="1591869391"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/temp_sensor_FE/calibration_unit.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/temp_sensor_FE/calibration_unit.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/interface_fsm.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/interface_fsm.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/interface_top.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/interface_top.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_mux.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_mux.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_hwbrk.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_hwbrk.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_i2c.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_i2c.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/sfr.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/sfr.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/temp_sensor_FE/temp_sensor_top.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/temp_sensor_FE/temp_sensor_top.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430_undefines.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430_undefines.v"/>
        <Attr Name="ImportTime" Val="1505393504"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/archive_project_summary.txt"/>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="top_fpga"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/IIsc files/ZYBO.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/ZYBO.xdc"/>
        <Attr Name="ImportTime" Val="1604386957"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
  <BlockFileSet Type="BlockSrcs" Name="xadc_wiz_0"/>
</GenRun>
