# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v failed with 8 errors.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 1 failed with 8 errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v failed with 1 errors.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 1 failed with 1 error.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.riscv_testbench
# vsim -gui work.riscv_testbench 
# Start time: 11:51:21 on Jun 14,2025
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# ** Error: (vsim-3063) Port 'AluOp' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/ctrl/CU File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/main_controller.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'write_data'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/register_file.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/regfile File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'RdD'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'ALUControlE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(32).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data1'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_a_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_a_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data1'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_b_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_b_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'sl'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/alu.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/alu File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data0'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/jalr_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 187
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/EX_MEM_reg.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/ex_mem File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 205
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/MEM_WB_reg.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/mem_wb File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/result_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 259
# Error loading design
# End time: 11:51:23 on Jun 14,2025, Elapsed time: 0:00:02
# Errors: 1, Warnings: 20
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.riscv_testbench
# vsim -gui work.riscv_testbench 
# Start time: 11:55:46 on Jun 14,2025
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# ** Error: (vsim-3063) Port 'AlUOp' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/ctrl/CU File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/main_controller.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'write_data'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/register_file.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/regfile File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'RdD'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'ALUControlE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(32).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data1'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_a_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_a_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data1'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_b_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_b_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'sl'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/alu.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/alu File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data0'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/jalr_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 187
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/EX_MEM_reg.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/ex_mem File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 205
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/MEM_WB_reg.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/mem_wb File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/result_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 259
# Error loading design
# End time: 11:55:47 on Jun 14,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 15
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.riscv_testbench
# vsim -gui work.riscv_testbench 
# Start time: 11:56:24 on Jun 14,2025
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# ** Error: (vsim-3063) Port 'AlUOp' not found in the connected module (5th connection).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/ctrl/CU File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/main_controller.v Line: 20
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'write_data'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/register_file.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/regfile File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'RdD'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'ALUControlE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(32).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data1'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_a_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_a_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data1'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_b_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_b_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'sl'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/alu.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/alu File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data0'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/jalr_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 187
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/EX_MEM_reg.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/ex_mem File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 205
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/MEM_WB_reg.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/mem_wb File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/result_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 259
# Error loading design
# End time: 11:56:25 on Jun 14,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 15
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.riscv_testbench
# vsim -gui work.riscv_testbench 
# Start time: 11:57:19 on Jun 14,2025
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'write_data'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/register_file.v(13).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/regfile File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 92
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'RdD'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'ALUControlE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(32).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data1'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_a_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_a_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data1'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_b_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_b_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'sl'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/alu.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/alu File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data0'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/jalr_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 187
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/EX_MEM_reg.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/ex_mem File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 205
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/MEM_WB_reg.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/mem_wb File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 239
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(37).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/result_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 259
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.riscv_testbench
# End time: 12:00:37 on Jun 14,2025, Elapsed time: 0:03:18
# Errors: 0, Warnings: 16
# vsim -gui work.riscv_testbench 
# Start time: 12:00:38 on Jun 14,2025
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'RdD'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'ALUControlE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'PCE'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/ID_EX_reg.v(32).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/id_ex File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 112
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_a_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 153
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data3'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(35).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/forward_b_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (1) for port 'sl'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/alu.v(4).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/alu File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 178
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'data0'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/lib.v(6).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/jalr_mux File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 187
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/EX_MEM_reg.v(20).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/ex_mem File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 205
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'ExtImmM'. The port definition is at: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/MEM_WB_reg.v(11).
#    Time: 0 ns  Iteration: 0  Instance: /riscv_testbench/dut/dp/mem_wb File: C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/datapath.v Line: 239
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.riscv_testbench
# End time: 13:22:18 on Jun 14,2025, Elapsed time: 1:21:40
# Errors: 0, Warnings: 11
# vsim -gui work.riscv_testbench 
# Start time: 13:22:18 on Jun 14,2025
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
add wave -position insertpoint  \
sim:/riscv_testbench/clk \
sim:/riscv_testbench/rst
run -all
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ZeroE
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/PCSrcE
add wave -position insertpoint sim:/riscv_testbench/dut/dp/BranchE
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/PCF
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
restart
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -continue
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/BranchSrcE
add wave -position insertpoint sim:/riscv_testbench/dut/dp/BranchType
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ForwardAE
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ForwardBE
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
restart
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/riscv_testbench/dut/dp/JumpE
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/SrcAE
add wave -position insertpoint sim:/riscv_testbench/dut/dp/SrcBE
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ALUControlE
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/RD1E
add wave -position insertpoint sim:/riscv_testbench/dut/dp/RD2E
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ForwardAE
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
restart
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/RD1D
add wave -position insertpoint sim:/riscv_testbench/dut/dp/RD2D
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_V_controlUnit
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/Rs1E
add wave -position insertpoint sim:/riscv_testbench/dut/dp/Rs2E
add wave -position insertpoint sim:/riscv_testbench/dut/dp/Rs1D
add wave -position insertpoint sim:/riscv_testbench/dut/dp/Rs2D
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
restart
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
restart
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/NextPCF
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/StallF
add wave -position insertpoint sim:/riscv_testbench/dut/dp/StallD
add wave -position insertpoint sim:/riscv_testbench/dut/dp/FlushD
add wave -position insertpoint sim:/riscv_testbench/dut/dp/FlushE
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
restart
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
restart
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
restart
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
restart
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
restart
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
restart
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
restart
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
restart
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
restart
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ForwardBE
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
restart
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ALUResultE
restart
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
add wave -position insertpoint sim:/riscv_testbench/dut/dp/SrcAE
add wave -position insertpoint sim:/riscv_testbench/dut/dp/SrcBE
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ForwardAE
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ForwardBE
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
restart
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.main_controller
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of register_file.v was successful.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/riscv_testbench/dut/dp/ALUResultM
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.risc_V_controlUnit
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 5010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 3010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 3010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
restart
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 3510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 6010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 4010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 3510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 3510 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 10010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 10010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# Compile of alu.v was successful.
# Compile of alu_control.v was successful.
# Compile of datapath.v was successful.
# Compile of EX_MEM_reg.v was successful.
# Compile of hazard_unit.v was successful.
# Compile of ID_EX_reg.v was successful.
# Compile of IF_ID_reh.v was successful.
# Compile of imm_extend.v was successful.
# Compile of instruction_mem.v was successful.
# Compile of lib.v was successful.
# Compile of main_controller.v was successful.
# Compile of MEM_WB_reg.v was successful.
# Compile of memory_block.v was successful.
# Compile of pc.v was successful.
# Compile of register_file.v was successful.
# Compile of RiscV_Pipelined.v was successful.
# Compile of sub_controller.v was successful.
# Compile of systemTB.v was successful.
# 18 compiles, 0 failed with no errors.
vsim -gui work.riscv_testbench
# End time: 01:25:05 on Jun 15,2025, Elapsed time: 12:02:47
# Errors: 0, Warnings: 2
# vsim -gui work.riscv_testbench 
# Start time: 01:25:05 on Jun 15,2025
# Loading work.riscv_testbench
# Loading work.risc_v_processor
# Loading work.main_controller
# Loading work.risc_V_controlUnit
# Loading work.alu_control
# Loading work.HazardUnit
# Loading work.risc_v_datapath
# Loading work.risc_v_pc
# Loading work.adder
# Loading work.instructionMemory
# Loading work.IF_ID_reg
# Loading work.risc_v_regfile
# Loading work.ImmExtend
# Loading work.ID_EX_reg
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.ALU
# Loading work.EX_MEM_reg
# Loading work.risc_v_memory
# Loading work.MEM_WB_reg
add wave -position insertpoint  \
sim:/riscv_testbench/clk \
sim:/riscv_testbench/rst
run -all
# ** Note: $stop    : C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v(19)
#    Time: 10010 ns  Iteration: 0  Instance: /riscv_testbench
# Break in Module riscv_testbench at C:/Users/parsa/OneDrive/Desktop/Programming/python/Semester 4/CA/Computer-Architecture-Spring-2025/CA4/systemTB.v line 19
# End time: 01:43:34 on Jun 15,2025, Elapsed time: 0:18:29
# Errors: 0, Warnings: 1
