
fasong.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c54  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001210  08008f20  08008f20  00009f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800a130  0800a130  0000b130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800a138  0800a138  0000b138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800a13c  0800a13c  0000b13c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000001c  24000000  0800a140  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000ac8  2400001c  0800a15c  0000c01c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000ae4  0800a15c  0000cae4  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000c01c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000185a8  00000000  00000000  0000c04a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002f50  00000000  00000000  000245f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001230  00000000  00000000  00027548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000de8  00000000  00000000  00028778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003566c  00000000  00000000  00029560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001a0e1  00000000  00000000  0005ebcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015c0a0  00000000  00000000  00078cad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d4d4d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004cc0  00000000  00000000  001d4d90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006f  00000000  00000000  001d9a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	2400001c 	.word	0x2400001c
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08008f08 	.word	0x08008f08

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000020 	.word	0x24000020
 8000308:	08008f08 	.word	0x08008f08

0800030c <__aeabi_uldivmod>:
 800030c:	b953      	cbnz	r3, 8000324 <__aeabi_uldivmod+0x18>
 800030e:	b94a      	cbnz	r2, 8000324 <__aeabi_uldivmod+0x18>
 8000310:	2900      	cmp	r1, #0
 8000312:	bf08      	it	eq
 8000314:	2800      	cmpeq	r0, #0
 8000316:	bf1c      	itt	ne
 8000318:	f04f 31ff 	movne.w	r1, #4294967295
 800031c:	f04f 30ff 	movne.w	r0, #4294967295
 8000320:	f000 b988 	b.w	8000634 <__aeabi_idiv0>
 8000324:	f1ad 0c08 	sub.w	ip, sp, #8
 8000328:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800032c:	f000 f806 	bl	800033c <__udivmoddi4>
 8000330:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000338:	b004      	add	sp, #16
 800033a:	4770      	bx	lr

0800033c <__udivmoddi4>:
 800033c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000340:	9d08      	ldr	r5, [sp, #32]
 8000342:	468e      	mov	lr, r1
 8000344:	4604      	mov	r4, r0
 8000346:	4688      	mov	r8, r1
 8000348:	2b00      	cmp	r3, #0
 800034a:	d14a      	bne.n	80003e2 <__udivmoddi4+0xa6>
 800034c:	428a      	cmp	r2, r1
 800034e:	4617      	mov	r7, r2
 8000350:	d962      	bls.n	8000418 <__udivmoddi4+0xdc>
 8000352:	fab2 f682 	clz	r6, r2
 8000356:	b14e      	cbz	r6, 800036c <__udivmoddi4+0x30>
 8000358:	f1c6 0320 	rsb	r3, r6, #32
 800035c:	fa01 f806 	lsl.w	r8, r1, r6
 8000360:	fa20 f303 	lsr.w	r3, r0, r3
 8000364:	40b7      	lsls	r7, r6
 8000366:	ea43 0808 	orr.w	r8, r3, r8
 800036a:	40b4      	lsls	r4, r6
 800036c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fbb8 f1fe 	udiv	r1, r8, lr
 8000378:	0c23      	lsrs	r3, r4, #16
 800037a:	fb0e 8811 	mls	r8, lr, r1, r8
 800037e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000382:	fb01 f20c 	mul.w	r2, r1, ip
 8000386:	429a      	cmp	r2, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x62>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000390:	f080 80ea 	bcs.w	8000568 <__udivmoddi4+0x22c>
 8000394:	429a      	cmp	r2, r3
 8000396:	f240 80e7 	bls.w	8000568 <__udivmoddi4+0x22c>
 800039a:	3902      	subs	r1, #2
 800039c:	443b      	add	r3, r7
 800039e:	1a9a      	subs	r2, r3, r2
 80003a0:	b2a3      	uxth	r3, r4
 80003a2:	fbb2 f0fe 	udiv	r0, r2, lr
 80003a6:	fb0e 2210 	mls	r2, lr, r0, r2
 80003aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003ae:	fb00 fc0c 	mul.w	ip, r0, ip
 80003b2:	459c      	cmp	ip, r3
 80003b4:	d909      	bls.n	80003ca <__udivmoddi4+0x8e>
 80003b6:	18fb      	adds	r3, r7, r3
 80003b8:	f100 32ff 	add.w	r2, r0, #4294967295
 80003bc:	f080 80d6 	bcs.w	800056c <__udivmoddi4+0x230>
 80003c0:	459c      	cmp	ip, r3
 80003c2:	f240 80d3 	bls.w	800056c <__udivmoddi4+0x230>
 80003c6:	443b      	add	r3, r7
 80003c8:	3802      	subs	r0, #2
 80003ca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003ce:	eba3 030c 	sub.w	r3, r3, ip
 80003d2:	2100      	movs	r1, #0
 80003d4:	b11d      	cbz	r5, 80003de <__udivmoddi4+0xa2>
 80003d6:	40f3      	lsrs	r3, r6
 80003d8:	2200      	movs	r2, #0
 80003da:	e9c5 3200 	strd	r3, r2, [r5]
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	428b      	cmp	r3, r1
 80003e4:	d905      	bls.n	80003f2 <__udivmoddi4+0xb6>
 80003e6:	b10d      	cbz	r5, 80003ec <__udivmoddi4+0xb0>
 80003e8:	e9c5 0100 	strd	r0, r1, [r5]
 80003ec:	2100      	movs	r1, #0
 80003ee:	4608      	mov	r0, r1
 80003f0:	e7f5      	b.n	80003de <__udivmoddi4+0xa2>
 80003f2:	fab3 f183 	clz	r1, r3
 80003f6:	2900      	cmp	r1, #0
 80003f8:	d146      	bne.n	8000488 <__udivmoddi4+0x14c>
 80003fa:	4573      	cmp	r3, lr
 80003fc:	d302      	bcc.n	8000404 <__udivmoddi4+0xc8>
 80003fe:	4282      	cmp	r2, r0
 8000400:	f200 8105 	bhi.w	800060e <__udivmoddi4+0x2d2>
 8000404:	1a84      	subs	r4, r0, r2
 8000406:	eb6e 0203 	sbc.w	r2, lr, r3
 800040a:	2001      	movs	r0, #1
 800040c:	4690      	mov	r8, r2
 800040e:	2d00      	cmp	r5, #0
 8000410:	d0e5      	beq.n	80003de <__udivmoddi4+0xa2>
 8000412:	e9c5 4800 	strd	r4, r8, [r5]
 8000416:	e7e2      	b.n	80003de <__udivmoddi4+0xa2>
 8000418:	2a00      	cmp	r2, #0
 800041a:	f000 8090 	beq.w	800053e <__udivmoddi4+0x202>
 800041e:	fab2 f682 	clz	r6, r2
 8000422:	2e00      	cmp	r6, #0
 8000424:	f040 80a4 	bne.w	8000570 <__udivmoddi4+0x234>
 8000428:	1a8a      	subs	r2, r1, r2
 800042a:	0c03      	lsrs	r3, r0, #16
 800042c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000430:	b280      	uxth	r0, r0
 8000432:	b2bc      	uxth	r4, r7
 8000434:	2101      	movs	r1, #1
 8000436:	fbb2 fcfe 	udiv	ip, r2, lr
 800043a:	fb0e 221c 	mls	r2, lr, ip, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb04 f20c 	mul.w	r2, r4, ip
 8000446:	429a      	cmp	r2, r3
 8000448:	d907      	bls.n	800045a <__udivmoddi4+0x11e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000450:	d202      	bcs.n	8000458 <__udivmoddi4+0x11c>
 8000452:	429a      	cmp	r2, r3
 8000454:	f200 80e0 	bhi.w	8000618 <__udivmoddi4+0x2dc>
 8000458:	46c4      	mov	ip, r8
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000460:	fb0e 3312 	mls	r3, lr, r2, r3
 8000464:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000468:	fb02 f404 	mul.w	r4, r2, r4
 800046c:	429c      	cmp	r4, r3
 800046e:	d907      	bls.n	8000480 <__udivmoddi4+0x144>
 8000470:	18fb      	adds	r3, r7, r3
 8000472:	f102 30ff 	add.w	r0, r2, #4294967295
 8000476:	d202      	bcs.n	800047e <__udivmoddi4+0x142>
 8000478:	429c      	cmp	r4, r3
 800047a:	f200 80ca 	bhi.w	8000612 <__udivmoddi4+0x2d6>
 800047e:	4602      	mov	r2, r0
 8000480:	1b1b      	subs	r3, r3, r4
 8000482:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000486:	e7a5      	b.n	80003d4 <__udivmoddi4+0x98>
 8000488:	f1c1 0620 	rsb	r6, r1, #32
 800048c:	408b      	lsls	r3, r1
 800048e:	fa22 f706 	lsr.w	r7, r2, r6
 8000492:	431f      	orrs	r7, r3
 8000494:	fa0e f401 	lsl.w	r4, lr, r1
 8000498:	fa20 f306 	lsr.w	r3, r0, r6
 800049c:	fa2e fe06 	lsr.w	lr, lr, r6
 80004a0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80004a4:	4323      	orrs	r3, r4
 80004a6:	fa00 f801 	lsl.w	r8, r0, r1
 80004aa:	fa1f fc87 	uxth.w	ip, r7
 80004ae:	fbbe f0f9 	udiv	r0, lr, r9
 80004b2:	0c1c      	lsrs	r4, r3, #16
 80004b4:	fb09 ee10 	mls	lr, r9, r0, lr
 80004b8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80004bc:	fb00 fe0c 	mul.w	lr, r0, ip
 80004c0:	45a6      	cmp	lr, r4
 80004c2:	fa02 f201 	lsl.w	r2, r2, r1
 80004c6:	d909      	bls.n	80004dc <__udivmoddi4+0x1a0>
 80004c8:	193c      	adds	r4, r7, r4
 80004ca:	f100 3aff 	add.w	sl, r0, #4294967295
 80004ce:	f080 809c 	bcs.w	800060a <__udivmoddi4+0x2ce>
 80004d2:	45a6      	cmp	lr, r4
 80004d4:	f240 8099 	bls.w	800060a <__udivmoddi4+0x2ce>
 80004d8:	3802      	subs	r0, #2
 80004da:	443c      	add	r4, r7
 80004dc:	eba4 040e 	sub.w	r4, r4, lr
 80004e0:	fa1f fe83 	uxth.w	lr, r3
 80004e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004e8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004f0:	fb03 fc0c 	mul.w	ip, r3, ip
 80004f4:	45a4      	cmp	ip, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x1ce>
 80004f8:	193c      	adds	r4, r7, r4
 80004fa:	f103 3eff 	add.w	lr, r3, #4294967295
 80004fe:	f080 8082 	bcs.w	8000606 <__udivmoddi4+0x2ca>
 8000502:	45a4      	cmp	ip, r4
 8000504:	d97f      	bls.n	8000606 <__udivmoddi4+0x2ca>
 8000506:	3b02      	subs	r3, #2
 8000508:	443c      	add	r4, r7
 800050a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800050e:	eba4 040c 	sub.w	r4, r4, ip
 8000512:	fba0 ec02 	umull	lr, ip, r0, r2
 8000516:	4564      	cmp	r4, ip
 8000518:	4673      	mov	r3, lr
 800051a:	46e1      	mov	r9, ip
 800051c:	d362      	bcc.n	80005e4 <__udivmoddi4+0x2a8>
 800051e:	d05f      	beq.n	80005e0 <__udivmoddi4+0x2a4>
 8000520:	b15d      	cbz	r5, 800053a <__udivmoddi4+0x1fe>
 8000522:	ebb8 0203 	subs.w	r2, r8, r3
 8000526:	eb64 0409 	sbc.w	r4, r4, r9
 800052a:	fa04 f606 	lsl.w	r6, r4, r6
 800052e:	fa22 f301 	lsr.w	r3, r2, r1
 8000532:	431e      	orrs	r6, r3
 8000534:	40cc      	lsrs	r4, r1
 8000536:	e9c5 6400 	strd	r6, r4, [r5]
 800053a:	2100      	movs	r1, #0
 800053c:	e74f      	b.n	80003de <__udivmoddi4+0xa2>
 800053e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000542:	0c01      	lsrs	r1, r0, #16
 8000544:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000548:	b280      	uxth	r0, r0
 800054a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800054e:	463b      	mov	r3, r7
 8000550:	4638      	mov	r0, r7
 8000552:	463c      	mov	r4, r7
 8000554:	46b8      	mov	r8, r7
 8000556:	46be      	mov	lr, r7
 8000558:	2620      	movs	r6, #32
 800055a:	fbb1 f1f7 	udiv	r1, r1, r7
 800055e:	eba2 0208 	sub.w	r2, r2, r8
 8000562:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000566:	e766      	b.n	8000436 <__udivmoddi4+0xfa>
 8000568:	4601      	mov	r1, r0
 800056a:	e718      	b.n	800039e <__udivmoddi4+0x62>
 800056c:	4610      	mov	r0, r2
 800056e:	e72c      	b.n	80003ca <__udivmoddi4+0x8e>
 8000570:	f1c6 0220 	rsb	r2, r6, #32
 8000574:	fa2e f302 	lsr.w	r3, lr, r2
 8000578:	40b7      	lsls	r7, r6
 800057a:	40b1      	lsls	r1, r6
 800057c:	fa20 f202 	lsr.w	r2, r0, r2
 8000580:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000584:	430a      	orrs	r2, r1
 8000586:	fbb3 f8fe 	udiv	r8, r3, lr
 800058a:	b2bc      	uxth	r4, r7
 800058c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000590:	0c11      	lsrs	r1, r2, #16
 8000592:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000596:	fb08 f904 	mul.w	r9, r8, r4
 800059a:	40b0      	lsls	r0, r6
 800059c:	4589      	cmp	r9, r1
 800059e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80005a2:	b280      	uxth	r0, r0
 80005a4:	d93e      	bls.n	8000624 <__udivmoddi4+0x2e8>
 80005a6:	1879      	adds	r1, r7, r1
 80005a8:	f108 3cff 	add.w	ip, r8, #4294967295
 80005ac:	d201      	bcs.n	80005b2 <__udivmoddi4+0x276>
 80005ae:	4589      	cmp	r9, r1
 80005b0:	d81f      	bhi.n	80005f2 <__udivmoddi4+0x2b6>
 80005b2:	eba1 0109 	sub.w	r1, r1, r9
 80005b6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005ba:	fb09 f804 	mul.w	r8, r9, r4
 80005be:	fb0e 1119 	mls	r1, lr, r9, r1
 80005c2:	b292      	uxth	r2, r2
 80005c4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80005c8:	4542      	cmp	r2, r8
 80005ca:	d229      	bcs.n	8000620 <__udivmoddi4+0x2e4>
 80005cc:	18ba      	adds	r2, r7, r2
 80005ce:	f109 31ff 	add.w	r1, r9, #4294967295
 80005d2:	d2c4      	bcs.n	800055e <__udivmoddi4+0x222>
 80005d4:	4542      	cmp	r2, r8
 80005d6:	d2c2      	bcs.n	800055e <__udivmoddi4+0x222>
 80005d8:	f1a9 0102 	sub.w	r1, r9, #2
 80005dc:	443a      	add	r2, r7
 80005de:	e7be      	b.n	800055e <__udivmoddi4+0x222>
 80005e0:	45f0      	cmp	r8, lr
 80005e2:	d29d      	bcs.n	8000520 <__udivmoddi4+0x1e4>
 80005e4:	ebbe 0302 	subs.w	r3, lr, r2
 80005e8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005ec:	3801      	subs	r0, #1
 80005ee:	46e1      	mov	r9, ip
 80005f0:	e796      	b.n	8000520 <__udivmoddi4+0x1e4>
 80005f2:	eba7 0909 	sub.w	r9, r7, r9
 80005f6:	4449      	add	r1, r9
 80005f8:	f1a8 0c02 	sub.w	ip, r8, #2
 80005fc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000600:	fb09 f804 	mul.w	r8, r9, r4
 8000604:	e7db      	b.n	80005be <__udivmoddi4+0x282>
 8000606:	4673      	mov	r3, lr
 8000608:	e77f      	b.n	800050a <__udivmoddi4+0x1ce>
 800060a:	4650      	mov	r0, sl
 800060c:	e766      	b.n	80004dc <__udivmoddi4+0x1a0>
 800060e:	4608      	mov	r0, r1
 8000610:	e6fd      	b.n	800040e <__udivmoddi4+0xd2>
 8000612:	443b      	add	r3, r7
 8000614:	3a02      	subs	r2, #2
 8000616:	e733      	b.n	8000480 <__udivmoddi4+0x144>
 8000618:	f1ac 0c02 	sub.w	ip, ip, #2
 800061c:	443b      	add	r3, r7
 800061e:	e71c      	b.n	800045a <__udivmoddi4+0x11e>
 8000620:	4649      	mov	r1, r9
 8000622:	e79c      	b.n	800055e <__udivmoddi4+0x222>
 8000624:	eba1 0109 	sub.w	r1, r1, r9
 8000628:	46c4      	mov	ip, r8
 800062a:	fbb1 f9fe 	udiv	r9, r1, lr
 800062e:	fb09 f804 	mul.w	r8, r9, r4
 8000632:	e7c4      	b.n	80005be <__udivmoddi4+0x282>

08000634 <__aeabi_idiv0>:
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b08c      	sub	sp, #48	@ 0x30
 800063c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800063e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000642:	2200      	movs	r2, #0
 8000644:	601a      	str	r2, [r3, #0]
 8000646:	605a      	str	r2, [r3, #4]
 8000648:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800064a:	463b      	mov	r3, r7
 800064c:	2224      	movs	r2, #36	@ 0x24
 800064e:	2100      	movs	r1, #0
 8000650:	4618      	mov	r0, r3
 8000652:	f008 fc2d 	bl	8008eb0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000656:	4b32      	ldr	r3, [pc, #200]	@ (8000720 <MX_ADC1_Init+0xe8>)
 8000658:	4a32      	ldr	r2, [pc, #200]	@ (8000724 <MX_ADC1_Init+0xec>)
 800065a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800065c:	4b30      	ldr	r3, [pc, #192]	@ (8000720 <MX_ADC1_Init+0xe8>)
 800065e:	2200      	movs	r2, #0
 8000660:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8000662:	4b2f      	ldr	r3, [pc, #188]	@ (8000720 <MX_ADC1_Init+0xe8>)
 8000664:	221c      	movs	r2, #28
 8000666:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000668:	4b2d      	ldr	r3, [pc, #180]	@ (8000720 <MX_ADC1_Init+0xe8>)
 800066a:	2200      	movs	r2, #0
 800066c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800066e:	4b2c      	ldr	r3, [pc, #176]	@ (8000720 <MX_ADC1_Init+0xe8>)
 8000670:	2204      	movs	r2, #4
 8000672:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000674:	4b2a      	ldr	r3, [pc, #168]	@ (8000720 <MX_ADC1_Init+0xe8>)
 8000676:	2200      	movs	r2, #0
 8000678:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800067a:	4b29      	ldr	r3, [pc, #164]	@ (8000720 <MX_ADC1_Init+0xe8>)
 800067c:	2201      	movs	r2, #1
 800067e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000680:	4b27      	ldr	r3, [pc, #156]	@ (8000720 <MX_ADC1_Init+0xe8>)
 8000682:	2201      	movs	r2, #1
 8000684:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000686:	4b26      	ldr	r3, [pc, #152]	@ (8000720 <MX_ADC1_Init+0xe8>)
 8000688:	2200      	movs	r2, #0
 800068a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800068e:	4b24      	ldr	r3, [pc, #144]	@ (8000720 <MX_ADC1_Init+0xe8>)
 8000690:	2200      	movs	r2, #0
 8000692:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000694:	4b22      	ldr	r3, [pc, #136]	@ (8000720 <MX_ADC1_Init+0xe8>)
 8000696:	2200      	movs	r2, #0
 8000698:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800069a:	4b21      	ldr	r3, [pc, #132]	@ (8000720 <MX_ADC1_Init+0xe8>)
 800069c:	2200      	movs	r2, #0
 800069e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000720 <MX_ADC1_Init+0xe8>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80006a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000720 <MX_ADC1_Init+0xe8>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 80006ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000720 <MX_ADC1_Init+0xe8>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 80006b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000720 <MX_ADC1_Init+0xe8>)
 80006b6:	2201      	movs	r2, #1
 80006b8:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006ba:	4819      	ldr	r0, [pc, #100]	@ (8000720 <MX_ADC1_Init+0xe8>)
 80006bc:	f001 fea6 	bl	800240c <HAL_ADC_Init>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80006c6:	f000 fff5 	bl	80016b4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80006ca:	2300      	movs	r3, #0
 80006cc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80006ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d2:	4619      	mov	r1, r3
 80006d4:	4812      	ldr	r0, [pc, #72]	@ (8000720 <MX_ADC1_Init+0xe8>)
 80006d6:	f002 fe89 	bl	80033ec <HAL_ADCEx_MultiModeConfigChannel>
 80006da:	4603      	mov	r3, r0
 80006dc:	2b00      	cmp	r3, #0
 80006de:	d001      	beq.n	80006e4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80006e0:	f000 ffe8 	bl	80016b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80006e4:	4b10      	ldr	r3, [pc, #64]	@ (8000728 <MX_ADC1_Init+0xf0>)
 80006e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006e8:	2306      	movs	r3, #6
 80006ea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80006ec:	2300      	movs	r3, #0
 80006ee:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006f0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80006f4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006f6:	2304      	movs	r3, #4
 80006f8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80006fa:	2300      	movs	r3, #0
 80006fc:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 80006fe:	2300      	movs	r3, #0
 8000700:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000704:	463b      	mov	r3, r7
 8000706:	4619      	mov	r1, r3
 8000708:	4805      	ldr	r0, [pc, #20]	@ (8000720 <MX_ADC1_Init+0xe8>)
 800070a:	f002 f887 	bl	800281c <HAL_ADC_ConfigChannel>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000714:	f000 ffce 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000718:	bf00      	nop
 800071a:	3730      	adds	r7, #48	@ 0x30
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	24000038 	.word	0x24000038
 8000724:	40022000 	.word	0x40022000
 8000728:	08600004 	.word	0x08600004

0800072c <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b08a      	sub	sp, #40	@ 0x28
 8000730:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	2224      	movs	r2, #36	@ 0x24
 8000736:	2100      	movs	r1, #0
 8000738:	4618      	mov	r0, r3
 800073a:	f008 fbb9 	bl	8008eb0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000740:	4a2c      	ldr	r2, [pc, #176]	@ (80007f4 <MX_ADC2_Init+0xc8>)
 8000742:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000746:	2200      	movs	r2, #0
 8000748:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_8B;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 800074c:	221c      	movs	r2, #28
 800074e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000752:	2200      	movs	r2, #0
 8000754:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000758:	2204      	movs	r2, #4
 800075a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 800075e:	2200      	movs	r2, #0
 8000760:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000764:	2201      	movs	r2, #1
 8000766:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 800076a:	2201      	movs	r2, #1
 800076c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000770:	2200      	movs	r2, #0
 8000772:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000776:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000778:	2200      	movs	r2, #0
 800077a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800077c:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 800077e:	2200      	movs	r2, #0
 8000780:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000782:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000784:	2200      	movs	r2, #0
 8000786:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000788:	4b19      	ldr	r3, [pc, #100]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 800078a:	2200      	movs	r2, #0
 800078c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 800078e:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000790:	2200      	movs	r2, #0
 8000792:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000794:	4b16      	ldr	r3, [pc, #88]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 8000796:	2200      	movs	r2, #0
 8000798:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 800079c:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 800079e:	2201      	movs	r2, #1
 80007a0:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80007a2:	4813      	ldr	r0, [pc, #76]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 80007a4:	f001 fe32 	bl	800240c <HAL_ADC_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 80007ae:	f000 ff81 	bl	80016b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80007b2:	4b11      	ldr	r3, [pc, #68]	@ (80007f8 <MX_ADC2_Init+0xcc>)
 80007b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007b6:	2306      	movs	r3, #6
 80007b8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80007ba:	2300      	movs	r3, #0
 80007bc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007be:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80007c2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007c4:	2304      	movs	r3, #4
 80007c6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007c8:	2300      	movs	r3, #0
 80007ca:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 80007cc:	2300      	movs	r3, #0
 80007ce:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80007d2:	1d3b      	adds	r3, r7, #4
 80007d4:	4619      	mov	r1, r3
 80007d6:	4806      	ldr	r0, [pc, #24]	@ (80007f0 <MX_ADC2_Init+0xc4>)
 80007d8:	f002 f820 	bl	800281c <HAL_ADC_ConfigChannel>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 80007e2:	f000 ff67 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	3728      	adds	r7, #40	@ 0x28
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	240000a8 	.word	0x240000a8
 80007f4:	40022100 	.word	0x40022100
 80007f8:	10c00010 	.word	0x10c00010

080007fc <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b0ba      	sub	sp, #232	@ 0xe8
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000804:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000814:	f107 0318 	add.w	r3, r7, #24
 8000818:	22b8      	movs	r2, #184	@ 0xb8
 800081a:	2100      	movs	r1, #0
 800081c:	4618      	mov	r0, r3
 800081e:	f008 fb47 	bl	8008eb0 <memset>
  if(adcHandle->Instance==ADC1)
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	681b      	ldr	r3, [r3, #0]
 8000826:	4a51      	ldr	r2, [pc, #324]	@ (800096c <HAL_ADC_MspInit+0x170>)
 8000828:	4293      	cmp	r3, r2
 800082a:	d14b      	bne.n	80008c4 <HAL_ADC_MspInit+0xc8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800082c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000830:	f04f 0300 	mov.w	r3, #0
 8000834:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8000838:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800083c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000840:	f107 0318 	add.w	r3, r7, #24
 8000844:	4618      	mov	r0, r3
 8000846:	f004 f971 	bl	8004b2c <HAL_RCCEx_PeriphCLKConfig>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <HAL_ADC_MspInit+0x58>
    {
      Error_Handler();
 8000850:	f000 ff30 	bl	80016b4 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000854:	4b46      	ldr	r3, [pc, #280]	@ (8000970 <HAL_ADC_MspInit+0x174>)
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	3301      	adds	r3, #1
 800085a:	4a45      	ldr	r2, [pc, #276]	@ (8000970 <HAL_ADC_MspInit+0x174>)
 800085c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800085e:	4b44      	ldr	r3, [pc, #272]	@ (8000970 <HAL_ADC_MspInit+0x174>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	2b01      	cmp	r3, #1
 8000864:	d10e      	bne.n	8000884 <HAL_ADC_MspInit+0x88>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000866:	4b43      	ldr	r3, [pc, #268]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 8000868:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800086c:	4a41      	ldr	r2, [pc, #260]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 800086e:	f043 0320 	orr.w	r3, r3, #32
 8000872:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000876:	4b3f      	ldr	r3, [pc, #252]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 8000878:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800087c:	f003 0320 	and.w	r3, r3, #32
 8000880:	617b      	str	r3, [r7, #20]
 8000882:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000884:	4b3b      	ldr	r3, [pc, #236]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 8000886:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800088a:	4a3a      	ldr	r2, [pc, #232]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 800088c:	f043 0320 	orr.w	r3, r3, #32
 8000890:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000894:	4b37      	ldr	r3, [pc, #220]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 8000896:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800089a:	f003 0320 	and.w	r3, r3, #32
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PF11     ------> ADC1_INP2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80008a2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80008a6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008aa:	2303      	movs	r3, #3
 80008ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008b6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80008ba:	4619      	mov	r1, r3
 80008bc:	482e      	ldr	r0, [pc, #184]	@ (8000978 <HAL_ADC_MspInit+0x17c>)
 80008be:	f002 ffd3 	bl	8003868 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80008c2:	e04e      	b.n	8000962 <HAL_ADC_MspInit+0x166>
  else if(adcHandle->Instance==ADC2)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	4a2c      	ldr	r2, [pc, #176]	@ (800097c <HAL_ADC_MspInit+0x180>)
 80008ca:	4293      	cmp	r3, r2
 80008cc:	d149      	bne.n	8000962 <HAL_ADC_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80008ce:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80008d2:	f04f 0300 	mov.w	r3, #0
 80008d6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 80008da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80008de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008e2:	f107 0318 	add.w	r3, r7, #24
 80008e6:	4618      	mov	r0, r3
 80008e8:	f004 f920 	bl	8004b2c <HAL_RCCEx_PeriphCLKConfig>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <HAL_ADC_MspInit+0xfa>
      Error_Handler();
 80008f2:	f000 fedf 	bl	80016b4 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80008f6:	4b1e      	ldr	r3, [pc, #120]	@ (8000970 <HAL_ADC_MspInit+0x174>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	3301      	adds	r3, #1
 80008fc:	4a1c      	ldr	r2, [pc, #112]	@ (8000970 <HAL_ADC_MspInit+0x174>)
 80008fe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000900:	4b1b      	ldr	r3, [pc, #108]	@ (8000970 <HAL_ADC_MspInit+0x174>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d10e      	bne.n	8000926 <HAL_ADC_MspInit+0x12a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000908:	4b1a      	ldr	r3, [pc, #104]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 800090a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800090e:	4a19      	ldr	r2, [pc, #100]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 8000910:	f043 0320 	orr.w	r3, r3, #32
 8000914:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000918:	4b16      	ldr	r3, [pc, #88]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 800091a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800091e:	f003 0320 	and.w	r3, r3, #32
 8000922:	60fb      	str	r3, [r7, #12]
 8000924:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000926:	4b13      	ldr	r3, [pc, #76]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 8000928:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800092c:	4a11      	ldr	r2, [pc, #68]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 800092e:	f043 0304 	orr.w	r3, r3, #4
 8000932:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000936:	4b0f      	ldr	r3, [pc, #60]	@ (8000974 <HAL_ADC_MspInit+0x178>)
 8000938:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800093c:	f003 0304 	and.w	r3, r3, #4
 8000940:	60bb      	str	r3, [r7, #8]
 8000942:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000944:	2310      	movs	r3, #16
 8000946:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800094a:	2303      	movs	r3, #3
 800094c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000956:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800095a:	4619      	mov	r1, r3
 800095c:	4808      	ldr	r0, [pc, #32]	@ (8000980 <HAL_ADC_MspInit+0x184>)
 800095e:	f002 ff83 	bl	8003868 <HAL_GPIO_Init>
}
 8000962:	bf00      	nop
 8000964:	37e8      	adds	r7, #232	@ 0xe8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}
 800096a:	bf00      	nop
 800096c:	40022000 	.word	0x40022000
 8000970:	24000118 	.word	0x24000118
 8000974:	58024400 	.word	0x58024400
 8000978:	58021400 	.word	0x58021400
 800097c:	40022100 	.word	0x40022100
 8000980:	58020800 	.word	0x58020800

08000984 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08a      	sub	sp, #40	@ 0x28
 8000988:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098a:	f107 0314 	add.w	r3, r7, #20
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
 8000992:	605a      	str	r2, [r3, #4]
 8000994:	609a      	str	r2, [r3, #8]
 8000996:	60da      	str	r2, [r3, #12]
 8000998:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800099a:	4b2d      	ldr	r3, [pc, #180]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	4a2b      	ldr	r2, [pc, #172]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009a6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009aa:	4b29      	ldr	r3, [pc, #164]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009b4:	613b      	str	r3, [r7, #16]
 80009b6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b8:	4b25      	ldr	r3, [pc, #148]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009be:	4a24      	ldr	r2, [pc, #144]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009c8:	4b21      	ldr	r3, [pc, #132]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ce:	f003 0301 	and.w	r3, r3, #1
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009d6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009dc:	4a1c      	ldr	r2, [pc, #112]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009de:	f043 0304 	orr.w	r3, r3, #4
 80009e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009e6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ec:	f003 0304 	and.w	r3, r3, #4
 80009f0:	60bb      	str	r3, [r7, #8]
 80009f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009f4:	4b16      	ldr	r3, [pc, #88]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009fa:	4a15      	ldr	r2, [pc, #84]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 80009fc:	f043 0302 	orr.w	r3, r3, #2
 8000a00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a04:	4b12      	ldr	r3, [pc, #72]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 8000a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	607b      	str	r3, [r7, #4]
 8000a10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a12:	4b0f      	ldr	r3, [pc, #60]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 8000a14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a18:	4a0d      	ldr	r2, [pc, #52]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 8000a1a:	f043 0320 	orr.w	r3, r3, #32
 8000a1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a22:	4b0b      	ldr	r3, [pc, #44]	@ (8000a50 <MX_GPIO_Init+0xcc>)
 8000a24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a28:	f003 0320 	and.w	r3, r3, #32
 8000a2c:	603b      	str	r3, [r7, #0]
 8000a2e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 8000a30:	2302      	movs	r3, #2
 8000a32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a34:	2300      	movs	r3, #0
 8000a36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a38:	2301      	movs	r3, #1
 8000a3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 8000a3c:	f107 0314 	add.w	r3, r7, #20
 8000a40:	4619      	mov	r1, r3
 8000a42:	4804      	ldr	r0, [pc, #16]	@ (8000a54 <MX_GPIO_Init+0xd0>)
 8000a44:	f002 ff10 	bl	8003868 <HAL_GPIO_Init>

}
 8000a48:	bf00      	nop
 8000a4a:	3728      	adds	r7, #40	@ 0x28
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}
 8000a50:	58024400 	.word	0x58024400
 8000a54:	58020400 	.word	0x58020400

08000a58 <LCD_WriteCommand>:
*	函数功能: 用于写入控制字
*	说    明: 无
******************************************************************************************/

void  LCD_WriteCommand(uint8_t lcd_command)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b082      	sub	sp, #8
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	4603      	mov	r3, r0
 8000a60:	71fb      	strb	r3, [r7, #7]
   LCD_DC_Command;     // 数据指令选择 引脚输出低电平，代表本次传输 指令
 8000a62:	2200      	movs	r2, #0
 8000a64:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a68:	4806      	ldr	r0, [pc, #24]	@ (8000a84 <LCD_WriteCommand+0x2c>)
 8000a6a:	f003 f8a5 	bl	8003bb8 <HAL_GPIO_WritePin>

   HAL_SPI_Transmit(&LCD_SPI, &lcd_command, 1, 1000) ;
 8000a6e:	1df9      	adds	r1, r7, #7
 8000a70:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a74:	2201      	movs	r2, #1
 8000a76:	4804      	ldr	r0, [pc, #16]	@ (8000a88 <LCD_WriteCommand+0x30>)
 8000a78:	f006 fd62 	bl	8007540 <HAL_SPI_Transmit>
}
 8000a7c:	bf00      	nop
 8000a7e:	3708      	adds	r7, #8
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	58021800 	.word	0x58021800
 8000a88:	24000930 	.word	0x24000930

08000a8c <LCD_WriteData_8bit>:
*	函数功能: 写入8位数据
*	
****************************************************************************************************************************************/

void  LCD_WriteData_8bit(uint8_t lcd_data)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	4603      	mov	r3, r0
 8000a94:	71fb      	strb	r3, [r7, #7]
   LCD_DC_Data;     // 数据指令选择 引脚输出高电平，代表本次传输 数据
 8000a96:	2201      	movs	r2, #1
 8000a98:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a9c:	4806      	ldr	r0, [pc, #24]	@ (8000ab8 <LCD_WriteData_8bit+0x2c>)
 8000a9e:	f003 f88b 	bl	8003bb8 <HAL_GPIO_WritePin>

   HAL_SPI_Transmit(&LCD_SPI, &lcd_data, 1, 1000) ; // 启动SPI传输
 8000aa2:	1df9      	adds	r1, r7, #7
 8000aa4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	4804      	ldr	r0, [pc, #16]	@ (8000abc <LCD_WriteData_8bit+0x30>)
 8000aac:	f006 fd48 	bl	8007540 <HAL_SPI_Transmit>
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	58021800 	.word	0x58021800
 8000abc:	24000930 	.word	0x24000930

08000ac0 <LCD_WriteData_16bit>:
*	函数功能: 写入16位数据
*	
****************************************************************************************************************************************/

void  LCD_WriteData_16bit(uint16_t lcd_data)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	80fb      	strh	r3, [r7, #6]
   uint8_t lcd_data_buff[2];    // 数据发送区
   LCD_DC_Data;      // 数据指令选择 引脚输出高电平，代表本次传输 数据
 8000aca:	2201      	movs	r2, #1
 8000acc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ad0:	480b      	ldr	r0, [pc, #44]	@ (8000b00 <LCD_WriteData_16bit+0x40>)
 8000ad2:	f003 f871 	bl	8003bb8 <HAL_GPIO_WritePin>
 
   lcd_data_buff[0] = lcd_data>>8;  // 将数据拆分
 8000ad6:	88fb      	ldrh	r3, [r7, #6]
 8000ad8:	0a1b      	lsrs	r3, r3, #8
 8000ada:	b29b      	uxth	r3, r3
 8000adc:	b2db      	uxtb	r3, r3
 8000ade:	733b      	strb	r3, [r7, #12]
   lcd_data_buff[1] = lcd_data;
 8000ae0:	88fb      	ldrh	r3, [r7, #6]
 8000ae2:	b2db      	uxtb	r3, r3
 8000ae4:	737b      	strb	r3, [r7, #13]
		
	HAL_SPI_Transmit(&LCD_SPI, lcd_data_buff, 2, 1000) ;   // 启动SPI传输
 8000ae6:	f107 010c 	add.w	r1, r7, #12
 8000aea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aee:	2202      	movs	r2, #2
 8000af0:	4804      	ldr	r0, [pc, #16]	@ (8000b04 <LCD_WriteData_16bit+0x44>)
 8000af2:	f006 fd25 	bl	8007540 <HAL_SPI_Transmit>
}
 8000af6:	bf00      	nop
 8000af8:	3710      	adds	r7, #16
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
 8000afe:	bf00      	nop
 8000b00:	58021800 	.word	0x58021800
 8000b04:	24000930 	.word	0x24000930

08000b08 <LCD_WriteBuff>:
*	函数功能: 批量写入数据到屏幕
*	
****************************************************************************************************************************************/

void  LCD_WriteBuff(uint16_t *DataBuff, uint16_t DataSize)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	460b      	mov	r3, r1
 8000b12:	807b      	strh	r3, [r7, #2]
	LCD_DC_Data;     // 数据指令选择 引脚输出高电平，代表本次传输 数据
 8000b14:	2201      	movs	r2, #1
 8000b16:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000b1a:	480d      	ldr	r0, [pc, #52]	@ (8000b50 <LCD_WriteBuff+0x48>)
 8000b1c:	f003 f84c 	bl	8003bb8 <HAL_GPIO_WritePin>

// 修改为16位数据宽度，写入数据更加效率，不需要拆分
   LCD_SPI.Init.DataSize 	= SPI_DATASIZE_16BIT;   //	16位数据宽度
 8000b20:	4b0c      	ldr	r3, [pc, #48]	@ (8000b54 <LCD_WriteBuff+0x4c>)
 8000b22:	220f      	movs	r2, #15
 8000b24:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);		
 8000b26:	480b      	ldr	r0, [pc, #44]	@ (8000b54 <LCD_WriteBuff+0x4c>)
 8000b28:	f006 fbe6 	bl	80072f8 <HAL_SPI_Init>
	
	HAL_SPI_Transmit(&LCD_SPI, (uint8_t *)DataBuff, DataSize, 1000) ; // 启动SPI传输
 8000b2c:	887a      	ldrh	r2, [r7, #2]
 8000b2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b32:	6879      	ldr	r1, [r7, #4]
 8000b34:	4807      	ldr	r0, [pc, #28]	@ (8000b54 <LCD_WriteBuff+0x4c>)
 8000b36:	f006 fd03 	bl	8007540 <HAL_SPI_Transmit>
	
// 改回8位数据宽度，因为指令和部分数据都是按照8位传输的
	LCD_SPI.Init.DataSize 	= SPI_DATASIZE_8BIT;    //	8位数据宽度
 8000b3a:	4b06      	ldr	r3, [pc, #24]	@ (8000b54 <LCD_WriteBuff+0x4c>)
 8000b3c:	2207      	movs	r2, #7
 8000b3e:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);	
 8000b40:	4804      	ldr	r0, [pc, #16]	@ (8000b54 <LCD_WriteBuff+0x4c>)
 8000b42:	f006 fbd9 	bl	80072f8 <HAL_SPI_Init>
}
 8000b46:	bf00      	nop
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	58021800 	.word	0x58021800
 8000b54:	24000930 	.word	0x24000930

08000b58 <SPI_LCD_Init>:
*	函数功能: 初始化SPI以及屏幕控制器的各种参数
*	
****************************************************************************************************************************************/

void SPI_LCD_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
   MX_SPI6_Init();               // 初始化SPI和控制引脚
 8000b5c:	f000 fdb0 	bl	80016c0 <MX_SPI6_Init>
   
   HAL_Delay(10);               // 屏幕刚完成复位时（包括上电复位），需要等待5ms才能发送指令
 8000b60:	200a      	movs	r0, #10
 8000b62:	f001 f9af 	bl	8001ec4 <HAL_Delay>
 	LCD_WriteCommand(0x36);       // 显存访问控制 指令，用于设置访问显存的方式
 8000b66:	2036      	movs	r0, #54	@ 0x36
 8000b68:	f7ff ff76 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x00);     // 配置成 从上到下、从左到右，RGB像素格式
 8000b6c:	2000      	movs	r0, #0
 8000b6e:	f7ff ff8d 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0x3A);			// 接口像素格式 指令，用于设置使用 12位、16位还是18位色
 8000b72:	203a      	movs	r0, #58	@ 0x3a
 8000b74:	f7ff ff70 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x05);     // 此处配置成 16位 像素格式
 8000b78:	2005      	movs	r0, #5
 8000b7a:	f7ff ff87 	bl	8000a8c <LCD_WriteData_8bit>

// 接下来很多都是电压设置指令，直接使用厂家给设定值
 	LCD_WriteCommand(0xB2);			
 8000b7e:	20b2      	movs	r0, #178	@ 0xb2
 8000b80:	f7ff ff6a 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x0C);
 8000b84:	200c      	movs	r0, #12
 8000b86:	f7ff ff81 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0C); 
 8000b8a:	200c      	movs	r0, #12
 8000b8c:	f7ff ff7e 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x00); 
 8000b90:	2000      	movs	r0, #0
 8000b92:	f7ff ff7b 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x33); 
 8000b96:	2033      	movs	r0, #51	@ 0x33
 8000b98:	f7ff ff78 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x33); 			
 8000b9c:	2033      	movs	r0, #51	@ 0x33
 8000b9e:	f7ff ff75 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0xB7);		   // 栅极电压设置指令
 8000ba2:	20b7      	movs	r0, #183	@ 0xb7
 8000ba4:	f7ff ff58 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x35);     // VGH = 13.26V，VGL = -10.43V
 8000ba8:	2035      	movs	r0, #53	@ 0x35
 8000baa:	f7ff ff6f 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0xBB);			// 公共电压设置指令
 8000bae:	20bb      	movs	r0, #187	@ 0xbb
 8000bb0:	f7ff ff52 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x19);     // VCOM = 1.35V
 8000bb4:	2019      	movs	r0, #25
 8000bb6:	f7ff ff69 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC0);
 8000bba:	20c0      	movs	r0, #192	@ 0xc0
 8000bbc:	f7ff ff4c 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x2C);
 8000bc0:	202c      	movs	r0, #44	@ 0x2c
 8000bc2:	f7ff ff63 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC2);       // VDV 和 VRH 来源设置
 8000bc6:	20c2      	movs	r0, #194	@ 0xc2
 8000bc8:	f7ff ff46 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x01);     // VDV 和 VRH 由用户自由配置
 8000bcc:	2001      	movs	r0, #1
 8000bce:	f7ff ff5d 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC3);			// VRH电压 设置指令
 8000bd2:	20c3      	movs	r0, #195	@ 0xc3
 8000bd4:	f7ff ff40 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x12);     // VRH电压 = 4.6+( vcom+vcom offset+vdv)
 8000bd8:	2012      	movs	r0, #18
 8000bda:	f7ff ff57 	bl	8000a8c <LCD_WriteData_8bit>
				
	LCD_WriteCommand(0xC4);		   // VDV电压 设置指令
 8000bde:	20c4      	movs	r0, #196	@ 0xc4
 8000be0:	f7ff ff3a 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x20);     // VDV电压 = 0v
 8000be4:	2020      	movs	r0, #32
 8000be6:	f7ff ff51 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0xC6); 		// 正常模式的帧率控制指令
 8000bea:	20c6      	movs	r0, #198	@ 0xc6
 8000bec:	f7ff ff34 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0x0F);   	// 设置屏幕控制器的刷新帧率为60帧
 8000bf0:	200f      	movs	r0, #15
 8000bf2:	f7ff ff4b 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0xD0);			// 电源控制指令
 8000bf6:	20d0      	movs	r0, #208	@ 0xd0
 8000bf8:	f7ff ff2e 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0xA4);     // 无效数据，固定写入0xA4
 8000bfc:	20a4      	movs	r0, #164	@ 0xa4
 8000bfe:	f7ff ff45 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0xA1);     // AVDD = 6.8V ，AVDD = -4.8V ，VDS = 2.3V
 8000c02:	20a1      	movs	r0, #161	@ 0xa1
 8000c04:	f7ff ff42 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0xE0);       // 正极电压伽马值设定
 8000c08:	20e0      	movs	r0, #224	@ 0xe0
 8000c0a:	f7ff ff25 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0xD0);
 8000c0e:	20d0      	movs	r0, #208	@ 0xd0
 8000c10:	f7ff ff3c 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x04);
 8000c14:	2004      	movs	r0, #4
 8000c16:	f7ff ff39 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0D);
 8000c1a:	200d      	movs	r0, #13
 8000c1c:	f7ff ff36 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x11);
 8000c20:	2011      	movs	r0, #17
 8000c22:	f7ff ff33 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x13);
 8000c26:	2013      	movs	r0, #19
 8000c28:	f7ff ff30 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2B);
 8000c2c:	202b      	movs	r0, #43	@ 0x2b
 8000c2e:	f7ff ff2d 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x3F);
 8000c32:	203f      	movs	r0, #63	@ 0x3f
 8000c34:	f7ff ff2a 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x54);
 8000c38:	2054      	movs	r0, #84	@ 0x54
 8000c3a:	f7ff ff27 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x4C);
 8000c3e:	204c      	movs	r0, #76	@ 0x4c
 8000c40:	f7ff ff24 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x18);
 8000c44:	2018      	movs	r0, #24
 8000c46:	f7ff ff21 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0D);
 8000c4a:	200d      	movs	r0, #13
 8000c4c:	f7ff ff1e 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0B);
 8000c50:	200b      	movs	r0, #11
 8000c52:	f7ff ff1b 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 8000c56:	201f      	movs	r0, #31
 8000c58:	f7ff ff18 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x23);
 8000c5c:	2023      	movs	r0, #35	@ 0x23
 8000c5e:	f7ff ff15 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0xE1);      // 负极电压伽马值设定
 8000c62:	20e1      	movs	r0, #225	@ 0xe1
 8000c64:	f7ff fef8 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_8bit(0xD0);
 8000c68:	20d0      	movs	r0, #208	@ 0xd0
 8000c6a:	f7ff ff0f 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x04);
 8000c6e:	2004      	movs	r0, #4
 8000c70:	f7ff ff0c 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x0C);
 8000c74:	200c      	movs	r0, #12
 8000c76:	f7ff ff09 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x11);
 8000c7a:	2011      	movs	r0, #17
 8000c7c:	f7ff ff06 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x13);
 8000c80:	2013      	movs	r0, #19
 8000c82:	f7ff ff03 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2C);
 8000c86:	202c      	movs	r0, #44	@ 0x2c
 8000c88:	f7ff ff00 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x3F);
 8000c8c:	203f      	movs	r0, #63	@ 0x3f
 8000c8e:	f7ff fefd 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x44);
 8000c92:	2044      	movs	r0, #68	@ 0x44
 8000c94:	f7ff fefa 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x51);
 8000c98:	2051      	movs	r0, #81	@ 0x51
 8000c9a:	f7ff fef7 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x2F);
 8000c9e:	202f      	movs	r0, #47	@ 0x2f
 8000ca0:	f7ff fef4 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 8000ca4:	201f      	movs	r0, #31
 8000ca6:	f7ff fef1 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x1F);
 8000caa:	201f      	movs	r0, #31
 8000cac:	f7ff feee 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x20);
 8000cb0:	2020      	movs	r0, #32
 8000cb2:	f7ff feeb 	bl	8000a8c <LCD_WriteData_8bit>
	LCD_WriteData_8bit(0x23);
 8000cb6:	2023      	movs	r0, #35	@ 0x23
 8000cb8:	f7ff fee8 	bl	8000a8c <LCD_WriteData_8bit>

	LCD_WriteCommand(0x21);       // 打开反显，因为面板是常黑型，操作需要反过来
 8000cbc:	2021      	movs	r0, #33	@ 0x21
 8000cbe:	f7ff fecb 	bl	8000a58 <LCD_WriteCommand>

 // 退出休眠指令，LCD控制器在刚上电、复位时，会自动进入休眠模式 ，因此操作屏幕之前，需要退出休眠
	LCD_WriteCommand(0x11);       // 退出休眠 指令
 8000cc2:	2011      	movs	r0, #17
 8000cc4:	f7ff fec8 	bl	8000a58 <LCD_WriteCommand>
   HAL_Delay(120);               // 需要等待120ms，让电源电压和时钟电路稳定下来
 8000cc8:	2078      	movs	r0, #120	@ 0x78
 8000cca:	f001 f8fb 	bl	8001ec4 <HAL_Delay>

 // 打开显示指令，LCD控制器在刚上电、复位时，会自动关闭显示
	LCD_WriteCommand(0x29);       // 打开显示
 8000cce:	2029      	movs	r0, #41	@ 0x29
 8000cd0:	f7ff fec2 	bl	8000a58 <LCD_WriteCommand>
	
// 以下进行一些驱动的默认设置
   LCD_SetDirection(Direction_V);  	      //	设置显示方向
 8000cd4:	2002      	movs	r0, #2
 8000cd6:	f000 f8bd 	bl	8000e54 <LCD_SetDirection>
	LCD_SetBackColor(LCD_BLACK);           // 设置背景色
 8000cda:	2000      	movs	r0, #0
 8000cdc:	f000 f88a 	bl	8000df4 <LCD_SetBackColor>
 	LCD_SetColor(LCD_WHITE);               // 设置画笔色
 8000ce0:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8000ce4:	f000 f856 	bl	8000d94 <LCD_SetColor>
	LCD_Clear();                           // 清屏
 8000ce8:	f000 f92e 	bl	8000f48 <LCD_Clear>

   LCD_SetAsciiFont(&ASCII_Font24);       // 设置默认字体
 8000cec:	4806      	ldr	r0, [pc, #24]	@ (8000d08 <SPI_LCD_Init+0x1b0>)
 8000cee:	f000 f91b 	bl	8000f28 <LCD_SetAsciiFont>
   LCD_ShowNumMode(Fill_Zero);	      	// 设置变量显示模式，多余位填充空格还是填充0
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	f000 fa12 	bl	800111c <LCD_ShowNumMode>

// 全部设置完毕之后，打开背光
   LCD_Backlight_ON;  // 引脚输出高电平点亮背光
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cfe:	4803      	ldr	r0, [pc, #12]	@ (8000d0c <SPI_LCD_Init+0x1b4>)
 8000d00:	f002 ff5a 	bl	8003bb8 <HAL_GPIO_WritePin>
	
}
 8000d04:	bf00      	nop
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	24000000 	.word	0x24000000
 8000d0c:	58021800 	.word	0x58021800

08000d10 <LCD_SetAddress>:
*	
*	函数功能:   设置需要显示的坐标区域
*****************************************************************************************************************************************/

void LCD_SetAddress(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)		
{
 8000d10:	b590      	push	{r4, r7, lr}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4604      	mov	r4, r0
 8000d18:	4608      	mov	r0, r1
 8000d1a:	4611      	mov	r1, r2
 8000d1c:	461a      	mov	r2, r3
 8000d1e:	4623      	mov	r3, r4
 8000d20:	80fb      	strh	r3, [r7, #6]
 8000d22:	4603      	mov	r3, r0
 8000d24:	80bb      	strh	r3, [r7, #4]
 8000d26:	460b      	mov	r3, r1
 8000d28:	807b      	strh	r3, [r7, #2]
 8000d2a:	4613      	mov	r3, r2
 8000d2c:	803b      	strh	r3, [r7, #0]
	LCD_WriteCommand(0x2a);			//	列地址设置，即X坐标
 8000d2e:	202a      	movs	r0, #42	@ 0x2a
 8000d30:	f7ff fe92 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_16bit(x1+LCD.X_Offset);
 8000d34:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <LCD_SetAddress+0x80>)
 8000d36:	7b9b      	ldrb	r3, [r3, #14]
 8000d38:	461a      	mov	r2, r3
 8000d3a:	88fb      	ldrh	r3, [r7, #6]
 8000d3c:	4413      	add	r3, r2
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff febd 	bl	8000ac0 <LCD_WriteData_16bit>
	LCD_WriteData_16bit(x2+LCD.X_Offset);
 8000d46:	4b12      	ldr	r3, [pc, #72]	@ (8000d90 <LCD_SetAddress+0x80>)
 8000d48:	7b9b      	ldrb	r3, [r3, #14]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	887b      	ldrh	r3, [r7, #2]
 8000d4e:	4413      	add	r3, r2
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff feb4 	bl	8000ac0 <LCD_WriteData_16bit>

	LCD_WriteCommand(0x2b);			//	行地址设置，即Y坐标
 8000d58:	202b      	movs	r0, #43	@ 0x2b
 8000d5a:	f7ff fe7d 	bl	8000a58 <LCD_WriteCommand>
	LCD_WriteData_16bit(y1+LCD.Y_Offset);
 8000d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d90 <LCD_SetAddress+0x80>)
 8000d60:	7bdb      	ldrb	r3, [r3, #15]
 8000d62:	461a      	mov	r2, r3
 8000d64:	88bb      	ldrh	r3, [r7, #4]
 8000d66:	4413      	add	r3, r2
 8000d68:	b29b      	uxth	r3, r3
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f7ff fea8 	bl	8000ac0 <LCD_WriteData_16bit>
	LCD_WriteData_16bit(y2+LCD.Y_Offset);
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <LCD_SetAddress+0x80>)
 8000d72:	7bdb      	ldrb	r3, [r3, #15]
 8000d74:	461a      	mov	r2, r3
 8000d76:	883b      	ldrh	r3, [r7, #0]
 8000d78:	4413      	add	r3, r2
 8000d7a:	b29b      	uxth	r3, r3
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	f7ff fe9f 	bl	8000ac0 <LCD_WriteData_16bit>

	LCD_WriteCommand(0x2c);			//	开始写入显存，即要显示的颜色数据
 8000d82:	202c      	movs	r0, #44	@ 0x2c
 8000d84:	f7ff fe68 	bl	8000a58 <LCD_WriteCommand>
}
 8000d88:	bf00      	nop
 8000d8a:	370c      	adds	r7, #12
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd90      	pop	{r4, r7, pc}
 8000d90:	24000920 	.word	0x24000920

08000d94 <LCD_SetColor>:
*					2. 24位的颜色中，从高位到低位分别对应 R、G、B  3个颜色通道
*
*****************************************************************************************************************************************/

void LCD_SetColor(uint32_t Color)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b085      	sub	sp, #20
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
	uint16_t Red_Value = 0, Green_Value = 0, Blue_Value = 0; //各个颜色通道的值
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	81fb      	strh	r3, [r7, #14]
 8000da0:	2300      	movs	r3, #0
 8000da2:	81bb      	strh	r3, [r7, #12]
 8000da4:	2300      	movs	r3, #0
 8000da6:	817b      	strh	r3, [r7, #10]

	Red_Value   = (uint16_t)((Color&0x00F80000)>>8);   // 转换成 16位 的RGB565颜色
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	0a1b      	lsrs	r3, r3, #8
 8000dac:	b29a      	uxth	r2, r3
 8000dae:	4b0f      	ldr	r3, [pc, #60]	@ (8000dec <LCD_SetColor+0x58>)
 8000db0:	4013      	ands	r3, r2
 8000db2:	81fb      	strh	r3, [r7, #14]
	Green_Value = (uint16_t)((Color&0x0000FC00)>>5);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	095b      	lsrs	r3, r3, #5
 8000db8:	b29b      	uxth	r3, r3
 8000dba:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8000dbe:	81bb      	strh	r3, [r7, #12]
	Blue_Value  = (uint16_t)((Color&0x000000F8)>>3);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	08db      	lsrs	r3, r3, #3
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	f003 031f 	and.w	r3, r3, #31
 8000dca:	817b      	strh	r3, [r7, #10]

	LCD.Color = (uint16_t)(Red_Value | Green_Value | Blue_Value);  // 将颜色写入全局LCD参数
 8000dcc:	89fa      	ldrh	r2, [r7, #14]
 8000dce:	89bb      	ldrh	r3, [r7, #12]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	b29a      	uxth	r2, r3
 8000dd4:	897b      	ldrh	r3, [r7, #10]
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	461a      	mov	r2, r3
 8000ddc:	4b04      	ldr	r3, [pc, #16]	@ (8000df0 <LCD_SetColor+0x5c>)
 8000dde:	601a      	str	r2, [r3, #0]
}
 8000de0:	bf00      	nop
 8000de2:	3714      	adds	r7, #20
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr
 8000dec:	fffff800 	.word	0xfffff800
 8000df0:	24000920 	.word	0x24000920

08000df4 <LCD_SetBackColor>:
*					2. 24位的颜色中，从高位到低位分别对应 R、G、B  3个颜色通道
*
*****************************************************************************************************************************************/

void LCD_SetBackColor(uint32_t Color)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b085      	sub	sp, #20
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
	uint16_t Red_Value = 0, Green_Value = 0, Blue_Value = 0; //各个颜色通道的值
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	81fb      	strh	r3, [r7, #14]
 8000e00:	2300      	movs	r3, #0
 8000e02:	81bb      	strh	r3, [r7, #12]
 8000e04:	2300      	movs	r3, #0
 8000e06:	817b      	strh	r3, [r7, #10]

	Red_Value   = (uint16_t)((Color&0x00F80000)>>8);   // 转换成 16位 的RGB565颜色
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	0a1b      	lsrs	r3, r3, #8
 8000e0c:	b29a      	uxth	r2, r3
 8000e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e4c <LCD_SetBackColor+0x58>)
 8000e10:	4013      	ands	r3, r2
 8000e12:	81fb      	strh	r3, [r7, #14]
	Green_Value = (uint16_t)((Color&0x0000FC00)>>5);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	095b      	lsrs	r3, r3, #5
 8000e18:	b29b      	uxth	r3, r3
 8000e1a:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8000e1e:	81bb      	strh	r3, [r7, #12]
	Blue_Value  = (uint16_t)((Color&0x000000F8)>>3);
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	08db      	lsrs	r3, r3, #3
 8000e24:	b29b      	uxth	r3, r3
 8000e26:	f003 031f 	and.w	r3, r3, #31
 8000e2a:	817b      	strh	r3, [r7, #10]

	LCD.BackColor = (uint16_t)(Red_Value | Green_Value | Blue_Value);	// 将颜色写入全局LCD参数
 8000e2c:	89fa      	ldrh	r2, [r7, #14]
 8000e2e:	89bb      	ldrh	r3, [r7, #12]
 8000e30:	4313      	orrs	r3, r2
 8000e32:	b29a      	uxth	r2, r3
 8000e34:	897b      	ldrh	r3, [r7, #10]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	4b04      	ldr	r3, [pc, #16]	@ (8000e50 <LCD_SetBackColor+0x5c>)
 8000e3e:	605a      	str	r2, [r3, #4]
}
 8000e40:	bf00      	nop
 8000e42:	3714      	adds	r7, #20
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	fffff800 	.word	0xfffff800
 8000e50:	24000920 	.word	0x24000920

08000e54 <LCD_SetDirection>:
*              2. 使用示例 LCD_DisplayDirection(Direction_H) ，即设置屏幕横屏显示
*
*****************************************************************************************************************************************/

void LCD_SetDirection(uint8_t direction)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	71fb      	strb	r3, [r7, #7]
	LCD.Direction = direction;    // 写入全局LCD参数
 8000e5e:	4a31      	ldr	r2, [pc, #196]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000e60:	79fb      	ldrb	r3, [r7, #7]
 8000e62:	7253      	strb	r3, [r2, #9]

   if( direction == Direction_H )   // 横屏显示
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d113      	bne.n	8000e92 <LCD_SetDirection+0x3e>
   {
      LCD_WriteCommand(0x36);    		// 显存访问控制 指令，用于设置访问显存的方式
 8000e6a:	2036      	movs	r0, #54	@ 0x36
 8000e6c:	f7ff fdf4 	bl	8000a58 <LCD_WriteCommand>
      LCD_WriteData_8bit(0x70);        // 横屏显示
 8000e70:	2070      	movs	r0, #112	@ 0x70
 8000e72:	f7ff fe0b 	bl	8000a8c <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;             // 设置控制器坐标偏移量
 8000e76:	4b2b      	ldr	r3, [pc, #172]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;   
 8000e7c:	4b29      	ldr	r3, [pc, #164]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Height;		// 重新赋值长、宽
 8000e82:	4b28      	ldr	r3, [pc, #160]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000e84:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000e88:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Width;		
 8000e8a:	4b26      	ldr	r3, [pc, #152]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000e8c:	22f0      	movs	r2, #240	@ 0xf0
 8000e8e:	819a      	strh	r2, [r3, #12]
      LCD.X_Offset   = 0;              // 设置控制器坐标偏移量
      LCD.Y_Offset   = 0;     
      LCD.Width      = LCD_Width;		// 重新赋值长、宽
      LCD.Height     = LCD_Height;				
   }   
}
 8000e90:	e043      	b.n	8000f1a <LCD_SetDirection+0xc6>
   else if( direction == Direction_V )
 8000e92:	79fb      	ldrb	r3, [r7, #7]
 8000e94:	2b02      	cmp	r3, #2
 8000e96:	d113      	bne.n	8000ec0 <LCD_SetDirection+0x6c>
      LCD_WriteCommand(0x36);    		// 显存访问控制 指令，用于设置访问显存的方式
 8000e98:	2036      	movs	r0, #54	@ 0x36
 8000e9a:	f7ff fddd 	bl	8000a58 <LCD_WriteCommand>
      LCD_WriteData_8bit(0x00);        // 垂直显示
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f7ff fdf4 	bl	8000a8c <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 设置控制器坐标偏移量
 8000ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;     
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Width;		// 重新赋值长、宽
 8000eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000eb2:	22f0      	movs	r2, #240	@ 0xf0
 8000eb4:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Height;						
 8000eb6:	4b1b      	ldr	r3, [pc, #108]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000eb8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000ebc:	819a      	strh	r2, [r3, #12]
}
 8000ebe:	e02c      	b.n	8000f1a <LCD_SetDirection+0xc6>
   else if( direction == Direction_H_Flip )
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	2b01      	cmp	r3, #1
 8000ec4:	d113      	bne.n	8000eee <LCD_SetDirection+0x9a>
      LCD_WriteCommand(0x36);   			 // 显存访问控制 指令，用于设置访问显存的方式
 8000ec6:	2036      	movs	r0, #54	@ 0x36
 8000ec8:	f7ff fdc6 	bl	8000a58 <LCD_WriteCommand>
      LCD_WriteData_8bit(0xA0);         // 横屏显示，并上下翻转，RGB像素格式
 8000ecc:	20a0      	movs	r0, #160	@ 0xa0
 8000ece:	f7ff fddd 	bl	8000a8c <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 设置控制器坐标偏移量
 8000ed2:	4b14      	ldr	r3, [pc, #80]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;      
 8000ed8:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Height;		 // 重新赋值长、宽
 8000ede:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000ee0:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000ee4:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Width;				
 8000ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000ee8:	22f0      	movs	r2, #240	@ 0xf0
 8000eea:	819a      	strh	r2, [r3, #12]
}
 8000eec:	e015      	b.n	8000f1a <LCD_SetDirection+0xc6>
   else if( direction == Direction_V_Flip )
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	2b03      	cmp	r3, #3
 8000ef2:	d112      	bne.n	8000f1a <LCD_SetDirection+0xc6>
      LCD_WriteCommand(0x36);    		// 显存访问控制 指令，用于设置访问显存的方式
 8000ef4:	2036      	movs	r0, #54	@ 0x36
 8000ef6:	f7ff fdaf 	bl	8000a58 <LCD_WriteCommand>
      LCD_WriteData_8bit(0xC0);        // 垂直显示 ，并上下翻转，RGB像素格式
 8000efa:	20c0      	movs	r0, #192	@ 0xc0
 8000efc:	f7ff fdc6 	bl	8000a8c <LCD_WriteData_8bit>
      LCD.X_Offset   = 0;              // 设置控制器坐标偏移量
 8000f00:	4b08      	ldr	r3, [pc, #32]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	739a      	strb	r2, [r3, #14]
      LCD.Y_Offset   = 0;     
 8000f06:	4b07      	ldr	r3, [pc, #28]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	73da      	strb	r2, [r3, #15]
      LCD.Width      = LCD_Width;		// 重新赋值长、宽
 8000f0c:	4b05      	ldr	r3, [pc, #20]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000f0e:	22f0      	movs	r2, #240	@ 0xf0
 8000f10:	815a      	strh	r2, [r3, #10]
      LCD.Height     = LCD_Height;				
 8000f12:	4b04      	ldr	r3, [pc, #16]	@ (8000f24 <LCD_SetDirection+0xd0>)
 8000f14:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8000f18:	819a      	strh	r2, [r3, #12]
}
 8000f1a:	bf00      	nop
 8000f1c:	3708      	adds	r7, #8
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	24000920 	.word	0x24000920

08000f28 <LCD_SetAsciiFont>:
*					2. 相关字模存放在 lcd_fonts.c
*
*****************************************************************************************************************************************/

void LCD_SetAsciiFont(pFONT *Asciifonts)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  LCD_AsciiFonts = Asciifonts;
 8000f30:	4a04      	ldr	r2, [pc, #16]	@ (8000f44 <LCD_SetAsciiFont+0x1c>)
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	6013      	str	r3, [r2, #0]
}
 8000f36:	bf00      	nop
 8000f38:	370c      	adds	r7, #12
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	2400011c 	.word	0x2400011c

08000f48 <LCD_Clear>:
*	说    明:	先用 LCD_SetBackColor() 设置要清除的背景色，再调用该函数清屏即可
*
*****************************************************************************************************************************************/

void LCD_Clear(void)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
   LCD_SetAddress(0,0,LCD.Width-1,LCD.Height-1);	// 设置坐标
 8000f4c:	4b16      	ldr	r3, [pc, #88]	@ (8000fa8 <LCD_Clear+0x60>)
 8000f4e:	895b      	ldrh	r3, [r3, #10]
 8000f50:	3b01      	subs	r3, #1
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	4b14      	ldr	r3, [pc, #80]	@ (8000fa8 <LCD_Clear+0x60>)
 8000f56:	899b      	ldrh	r3, [r3, #12]
 8000f58:	3b01      	subs	r3, #1
 8000f5a:	b29b      	uxth	r3, r3
 8000f5c:	2100      	movs	r1, #0
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f7ff fed6 	bl	8000d10 <LCD_SetAddress>
	
	LCD_DC_Data;     // 数据指令选择 引脚输出高电平，代表本次传输 数据
 8000f64:	2201      	movs	r2, #1
 8000f66:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f6a:	4810      	ldr	r0, [pc, #64]	@ (8000fac <LCD_Clear+0x64>)
 8000f6c:	f002 fe24 	bl	8003bb8 <HAL_GPIO_WritePin>

// 修改为16位数据宽度，写入数据更加效率，不需要拆分
   LCD_SPI.Init.DataSize 	= SPI_DATASIZE_16BIT;   //	16位数据宽度
 8000f70:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <LCD_Clear+0x68>)
 8000f72:	220f      	movs	r2, #15
 8000f74:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);		
 8000f76:	480e      	ldr	r0, [pc, #56]	@ (8000fb0 <LCD_Clear+0x68>)
 8000f78:	f006 f9be 	bl	80072f8 <HAL_SPI_Init>
	
   LCD_SPI_Transmit(&LCD_SPI, LCD.BackColor, LCD.Width * LCD.Height) ;   // 启动传输
 8000f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8000fa8 <LCD_Clear+0x60>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	4a09      	ldr	r2, [pc, #36]	@ (8000fa8 <LCD_Clear+0x60>)
 8000f84:	8952      	ldrh	r2, [r2, #10]
 8000f86:	4611      	mov	r1, r2
 8000f88:	4a07      	ldr	r2, [pc, #28]	@ (8000fa8 <LCD_Clear+0x60>)
 8000f8a:	8992      	ldrh	r2, [r2, #12]
 8000f8c:	fb01 f202 	mul.w	r2, r1, r2
 8000f90:	4619      	mov	r1, r3
 8000f92:	4807      	ldr	r0, [pc, #28]	@ (8000fb0 <LCD_Clear+0x68>)
 8000f94:	f000 f9a0 	bl	80012d8 <LCD_SPI_Transmit>

// 改回8位数据宽度，因为指令和部分数据都是按照8位传输的
	LCD_SPI.Init.DataSize 	= SPI_DATASIZE_8BIT;    //	8位数据宽度
 8000f98:	4b05      	ldr	r3, [pc, #20]	@ (8000fb0 <LCD_Clear+0x68>)
 8000f9a:	2207      	movs	r2, #7
 8000f9c:	60da      	str	r2, [r3, #12]
   HAL_SPI_Init(&LCD_SPI);
 8000f9e:	4804      	ldr	r0, [pc, #16]	@ (8000fb0 <LCD_Clear+0x68>)
 8000fa0:	f006 f9aa 	bl	80072f8 <HAL_SPI_Init>
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	24000920 	.word	0x24000920
 8000fac:	58021800 	.word	0x58021800
 8000fb0:	24000930 	.word	0x24000930

08000fb4 <LCD_DisplayChar>:
*					4. 使用示例 LCD_DisplayChar( 10, 10, 'a') ，在坐标(10,10)显示字符 'a'
*
*****************************************************************************************************************************************/

void LCD_DisplayChar(uint16_t x, uint16_t y,uint8_t c)
{
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b087      	sub	sp, #28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	4603      	mov	r3, r0
 8000fbc:	80fb      	strh	r3, [r7, #6]
 8000fbe:	460b      	mov	r3, r1
 8000fc0:	80bb      	strh	r3, [r7, #4]
 8000fc2:	4613      	mov	r3, r2
 8000fc4:	70fb      	strb	r3, [r7, #3]
	uint16_t  index = 0, counter = 0 ,i = 0, w = 0;		// 计数变量
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	82fb      	strh	r3, [r7, #22]
 8000fca:	2300      	movs	r3, #0
 8000fcc:	82bb      	strh	r3, [r7, #20]
 8000fce:	2300      	movs	r3, #0
 8000fd0:	827b      	strh	r3, [r7, #18]
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	823b      	strh	r3, [r7, #16]
   uint8_t   disChar;		//存储字符的地址

	c = c - 32; 	// 计算ASCII字符的偏移
 8000fd6:	78fb      	ldrb	r3, [r7, #3]
 8000fd8:	3b20      	subs	r3, #32
 8000fda:	70fb      	strb	r3, [r7, #3]

	for(index = 0; index < LCD_AsciiFonts->Sizes; index++)	
 8000fdc:	2300      	movs	r3, #0
 8000fde:	82fb      	strh	r3, [r7, #22]
 8000fe0:	e03f      	b.n	8001062 <LCD_DisplayChar+0xae>
	{
		disChar = LCD_AsciiFonts->pTable[c*LCD_AsciiFonts->Sizes + index]; //获取字符的模值
 8000fe2:	4b36      	ldr	r3, [pc, #216]	@ (80010bc <LCD_DisplayChar+0x108>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	78fa      	ldrb	r2, [r7, #3]
 8000fea:	4934      	ldr	r1, [pc, #208]	@ (80010bc <LCD_DisplayChar+0x108>)
 8000fec:	6809      	ldr	r1, [r1, #0]
 8000fee:	8909      	ldrh	r1, [r1, #8]
 8000ff0:	fb02 f101 	mul.w	r1, r2, r1
 8000ff4:	8afa      	ldrh	r2, [r7, #22]
 8000ff6:	440a      	add	r2, r1
 8000ff8:	4413      	add	r3, r2
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	73fb      	strb	r3, [r7, #15]
		for(counter = 0; counter < 8; counter++)
 8000ffe:	2300      	movs	r3, #0
 8001000:	82bb      	strh	r3, [r7, #20]
 8001002:	e028      	b.n	8001056 <LCD_DisplayChar+0xa2>
		{ 
			if(disChar & 0x01)	
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	2b00      	cmp	r3, #0
 800100c:	d007      	beq.n	800101e <LCD_DisplayChar+0x6a>
			{		
            LCD_Buff[i] =  LCD.Color;			// 当前模值不为0时，使用画笔色绘点
 800100e:	4b2c      	ldr	r3, [pc, #176]	@ (80010c0 <LCD_DisplayChar+0x10c>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	8a7b      	ldrh	r3, [r7, #18]
 8001014:	b291      	uxth	r1, r2
 8001016:	4a2b      	ldr	r2, [pc, #172]	@ (80010c4 <LCD_DisplayChar+0x110>)
 8001018:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800101c:	e006      	b.n	800102c <LCD_DisplayChar+0x78>
			}
			else		
			{		
            LCD_Buff[i] = LCD.BackColor;		//否则使用背景色绘制点
 800101e:	4b28      	ldr	r3, [pc, #160]	@ (80010c0 <LCD_DisplayChar+0x10c>)
 8001020:	685a      	ldr	r2, [r3, #4]
 8001022:	8a7b      	ldrh	r3, [r7, #18]
 8001024:	b291      	uxth	r1, r2
 8001026:	4a27      	ldr	r2, [pc, #156]	@ (80010c4 <LCD_DisplayChar+0x110>)
 8001028:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
			disChar >>= 1;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	085b      	lsrs	r3, r3, #1
 8001030:	73fb      	strb	r3, [r7, #15]
			i++;
 8001032:	8a7b      	ldrh	r3, [r7, #18]
 8001034:	3301      	adds	r3, #1
 8001036:	827b      	strh	r3, [r7, #18]
         w++;
 8001038:	8a3b      	ldrh	r3, [r7, #16]
 800103a:	3301      	adds	r3, #1
 800103c:	823b      	strh	r3, [r7, #16]
 			if( w == LCD_AsciiFonts->Width ) // 如果写入的数据达到了字符宽度，则退出当前循环
 800103e:	4b1f      	ldr	r3, [pc, #124]	@ (80010bc <LCD_DisplayChar+0x108>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	889b      	ldrh	r3, [r3, #4]
 8001044:	8a3a      	ldrh	r2, [r7, #16]
 8001046:	429a      	cmp	r2, r3
 8001048:	d102      	bne.n	8001050 <LCD_DisplayChar+0x9c>
			{								   // 进入下一字符的写入的绘制
				w = 0;
 800104a:	2300      	movs	r3, #0
 800104c:	823b      	strh	r3, [r7, #16]
				break;
 800104e:	e005      	b.n	800105c <LCD_DisplayChar+0xa8>
		for(counter = 0; counter < 8; counter++)
 8001050:	8abb      	ldrh	r3, [r7, #20]
 8001052:	3301      	adds	r3, #1
 8001054:	82bb      	strh	r3, [r7, #20]
 8001056:	8abb      	ldrh	r3, [r7, #20]
 8001058:	2b07      	cmp	r3, #7
 800105a:	d9d3      	bls.n	8001004 <LCD_DisplayChar+0x50>
	for(index = 0; index < LCD_AsciiFonts->Sizes; index++)	
 800105c:	8afb      	ldrh	r3, [r7, #22]
 800105e:	3301      	adds	r3, #1
 8001060:	82fb      	strh	r3, [r7, #22]
 8001062:	4b16      	ldr	r3, [pc, #88]	@ (80010bc <LCD_DisplayChar+0x108>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	891b      	ldrh	r3, [r3, #8]
 8001068:	8afa      	ldrh	r2, [r7, #22]
 800106a:	429a      	cmp	r2, r3
 800106c:	d3b9      	bcc.n	8000fe2 <LCD_DisplayChar+0x2e>
			}        
		}	
	}		
   LCD_SetAddress( x, y, x+LCD_AsciiFonts->Width-1, y+LCD_AsciiFonts->Height-1);	   // 设置坐标
 800106e:	4b13      	ldr	r3, [pc, #76]	@ (80010bc <LCD_DisplayChar+0x108>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	889a      	ldrh	r2, [r3, #4]
 8001074:	88fb      	ldrh	r3, [r7, #6]
 8001076:	4413      	add	r3, r2
 8001078:	b29b      	uxth	r3, r3
 800107a:	3b01      	subs	r3, #1
 800107c:	b29c      	uxth	r4, r3
 800107e:	4b0f      	ldr	r3, [pc, #60]	@ (80010bc <LCD_DisplayChar+0x108>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	88da      	ldrh	r2, [r3, #6]
 8001084:	88bb      	ldrh	r3, [r7, #4]
 8001086:	4413      	add	r3, r2
 8001088:	b29b      	uxth	r3, r3
 800108a:	3b01      	subs	r3, #1
 800108c:	b29b      	uxth	r3, r3
 800108e:	88b9      	ldrh	r1, [r7, #4]
 8001090:	88f8      	ldrh	r0, [r7, #6]
 8001092:	4622      	mov	r2, r4
 8001094:	f7ff fe3c 	bl	8000d10 <LCD_SetAddress>
   LCD_WriteBuff(LCD_Buff,LCD_AsciiFonts->Width*LCD_AsciiFonts->Height);          // 写入显存
 8001098:	4b08      	ldr	r3, [pc, #32]	@ (80010bc <LCD_DisplayChar+0x108>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	889a      	ldrh	r2, [r3, #4]
 800109e:	4b07      	ldr	r3, [pc, #28]	@ (80010bc <LCD_DisplayChar+0x108>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	88db      	ldrh	r3, [r3, #6]
 80010a4:	fb12 f303 	smulbb	r3, r2, r3
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	4619      	mov	r1, r3
 80010ac:	4805      	ldr	r0, [pc, #20]	@ (80010c4 <LCD_DisplayChar+0x110>)
 80010ae:	f7ff fd2b 	bl	8000b08 <LCD_WriteBuff>
}
 80010b2:	bf00      	nop
 80010b4:	371c      	adds	r7, #28
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd90      	pop	{r4, r7, pc}
 80010ba:	bf00      	nop
 80010bc:	2400011c 	.word	0x2400011c
 80010c0:	24000920 	.word	0x24000920
 80010c4:	24000120 	.word	0x24000120

080010c8 <LCD_DisplayString>:
*					4. 使用示例 LCD_DisplayString( 10, 10, "LXB") ，在起始坐标为(10,10)的地方显示字符串"LXB"
*
*****************************************************************************************************************************************/

void LCD_DisplayString( uint16_t x, uint16_t y, char *p) 
{  
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	603a      	str	r2, [r7, #0]
 80010d2:	80fb      	strh	r3, [r7, #6]
 80010d4:	460b      	mov	r3, r1
 80010d6:	80bb      	strh	r3, [r7, #4]
	while ((x < LCD.Width) && (*p != 0))	//判断显示坐标是否超出显示区域并且字符是否为空字符
 80010d8:	e00f      	b.n	80010fa <LCD_DisplayString+0x32>
	{
		 LCD_DisplayChar( x,y,*p);
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	781a      	ldrb	r2, [r3, #0]
 80010de:	88b9      	ldrh	r1, [r7, #4]
 80010e0:	88fb      	ldrh	r3, [r7, #6]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff66 	bl	8000fb4 <LCD_DisplayChar>
		 x += LCD_AsciiFonts->Width; //显示下一个字符
 80010e8:	4b0a      	ldr	r3, [pc, #40]	@ (8001114 <LCD_DisplayString+0x4c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	889a      	ldrh	r2, [r3, #4]
 80010ee:	88fb      	ldrh	r3, [r7, #6]
 80010f0:	4413      	add	r3, r2
 80010f2:	80fb      	strh	r3, [r7, #6]
		 p++;	//取下一个字符地址
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	3301      	adds	r3, #1
 80010f8:	603b      	str	r3, [r7, #0]
	while ((x < LCD.Width) && (*p != 0))	//判断显示坐标是否超出显示区域并且字符是否为空字符
 80010fa:	4b07      	ldr	r3, [pc, #28]	@ (8001118 <LCD_DisplayString+0x50>)
 80010fc:	895b      	ldrh	r3, [r3, #10]
 80010fe:	88fa      	ldrh	r2, [r7, #6]
 8001100:	429a      	cmp	r2, r3
 8001102:	d203      	bcs.n	800110c <LCD_DisplayString+0x44>
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d1e6      	bne.n	80010da <LCD_DisplayString+0x12>
	}
}
 800110c:	bf00      	nop
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2400011c 	.word	0x2400011c
 8001118:	24000920 	.word	0x24000920

0800111c <LCD_ShowNumMode>:
*					2. 使用示例 LCD_ShowNumMode(Fill_Zero) 设置多余位填充0，例如 123 可以显示为 000123
*
*****************************************************************************************************************************************/

void LCD_ShowNumMode(uint8_t mode)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
	LCD.ShowNum_Mode = mode;
 8001126:	4a04      	ldr	r2, [pc, #16]	@ (8001138 <LCD_ShowNumMode+0x1c>)
 8001128:	79fb      	ldrb	r3, [r7, #7]
 800112a:	7213      	strb	r3, [r2, #8]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	24000920 	.word	0x24000920

0800113c <MY_SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
HAL_StatusTypeDef MY_SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b084      	sub	sp, #16
 8001140:	af00      	add	r7, sp, #0
 8001142:	60f8      	str	r0, [r7, #12]
 8001144:	60b9      	str	r1, [r7, #8]
 8001146:	603b      	str	r3, [r7, #0]
 8001148:	4613      	mov	r3, r2
 800114a:	71fb      	strb	r3, [r7, #7]
   /* Wait until flag is set */
   while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800114c:	e010      	b.n	8001170 <MY_SPI_WaitOnFlagUntilTimeout+0x34>
   {
      /* Check for the Timeout */
      if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800114e:	f000 fead 	bl	8001eac <HAL_GetTick>
 8001152:	4602      	mov	r2, r0
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	1ad3      	subs	r3, r2, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	429a      	cmp	r2, r3
 800115c:	d803      	bhi.n	8001166 <MY_SPI_WaitOnFlagUntilTimeout+0x2a>
 800115e:	69bb      	ldr	r3, [r7, #24]
 8001160:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001164:	d102      	bne.n	800116c <MY_SPI_WaitOnFlagUntilTimeout+0x30>
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d101      	bne.n	8001170 <MY_SPI_WaitOnFlagUntilTimeout+0x34>
      {
         return HAL_TIMEOUT;
 800116c:	2303      	movs	r3, #3
 800116e:	e00f      	b.n	8001190 <MY_SPI_WaitOnFlagUntilTimeout+0x54>
   while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	695a      	ldr	r2, [r3, #20]
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	4013      	ands	r3, r2
 800117a:	68ba      	ldr	r2, [r7, #8]
 800117c:	429a      	cmp	r2, r3
 800117e:	bf0c      	ite	eq
 8001180:	2301      	moveq	r3, #1
 8001182:	2300      	movne	r3, #0
 8001184:	b2db      	uxtb	r3, r3
 8001186:	461a      	mov	r2, r3
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	429a      	cmp	r2, r3
 800118c:	d0df      	beq.n	800114e <MY_SPI_WaitOnFlagUntilTimeout+0x12>
      }
   }
   return HAL_OK;
 800118e:	2300      	movs	r3, #0
}
 8001190:	4618      	mov	r0, r3
 8001192:	3710      	adds	r7, #16
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <MY_SPI_CloseTransfer>:
 *               the configuration information for SPI module.
 * @retval HAL_ERROR: if any error detected
 *         HAL_OK: if nothing detected
 */
 void MY_SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	695b      	ldr	r3, [r3, #20]
 80011a6:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	699a      	ldr	r2, [r3, #24]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f042 0208 	orr.w	r2, r2, #8
 80011b6:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	699a      	ldr	r2, [r3, #24]
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f042 0210 	orr.w	r2, r2, #16
 80011c6:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f022 0201 	bic.w	r2, r2, #1
 80011d6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	6919      	ldr	r1, [r3, #16]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	4b3c      	ldr	r3, [pc, #240]	@ (80012d4 <MY_SPI_CloseTransfer+0x13c>)
 80011e4:	400b      	ands	r3, r1
 80011e6:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	689a      	ldr	r2, [r3, #8]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80011f6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	2b04      	cmp	r3, #4
 8001202:	d014      	beq.n	800122e <MY_SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	f003 0320 	and.w	r3, r3, #32
 800120a:	2b00      	cmp	r3, #0
 800120c:	d00f      	beq.n	800122e <MY_SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001214:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	699a      	ldr	r2, [r3, #24]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f042 0220 	orr.w	r2, r2, #32
 800122c:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001234:	b2db      	uxtb	r3, r3
 8001236:	2b03      	cmp	r3, #3
 8001238:	d014      	beq.n	8001264 <MY_SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001240:	2b00      	cmp	r3, #0
 8001242:	d00f      	beq.n	8001264 <MY_SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800124a:	f043 0204 	orr.w	r2, r3, #4
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	699a      	ldr	r2, [r3, #24]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001262:	619a      	str	r2, [r3, #24]
    }
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00f      	beq.n	800128e <MY_SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001274:	f043 0201 	orr.w	r2, r3, #1
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	699a      	ldr	r2, [r3, #24]
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800128c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001294:	2b00      	cmp	r3, #0
 8001296:	d00f      	beq.n	80012b8 <MY_SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800129e:	f043 0208 	orr.w	r2, r3, #8
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	699a      	ldr	r2, [r3, #24]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80012b6:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2200      	movs	r2, #0
 80012bc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2200      	movs	r2, #0
 80012c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 80012c8:	bf00      	nop
 80012ca:	3714      	adds	r7, #20
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr
 80012d4:	fffffc90 	.word	0xfffffc90

080012d8 <LCD_SPI_Transmit>:
  * @param  pData  : 要写入的数据
  * @param  Size   : 数据大小
  * @retval HAL status
  */
HAL_StatusTypeDef LCD_SPI_Transmit(SPI_HandleTypeDef *hspi, uint16_t pData, uint32_t Size)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08c      	sub	sp, #48	@ 0x30
 80012dc:	af02      	add	r7, sp, #8
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	460b      	mov	r3, r1
 80012e2:	607a      	str	r2, [r7, #4]
 80012e4:	817b      	strh	r3, [r7, #10]
   uint32_t    tickstart;  
   uint32_t    Timeout = 1000;      // 超时判断
 80012e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ea:	623b      	str	r3, [r7, #32]
   uint32_t    LCD_pData_32bit;     // 按32位传输时的数据
   uint32_t    LCD_TxDataCount;     // 传输计数
   HAL_StatusTypeDef errorcode = HAL_OK;
 80012ec:	2300      	movs	r3, #0
 80012ee:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d101      	bne.n	80012fe <LCD_SPI_Transmit+0x26>
 80012fa:	2302      	movs	r3, #2
 80012fc:	e0f5      	b.n	80014ea <LCD_SPI_Transmit+0x212>
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	2201      	movs	r2, #1
 8001302:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001306:	f000 fdd1 	bl	8001eac <HAL_GetTick>
 800130a:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8001312:	b2db      	uxtb	r3, r3
 8001314:	2b01      	cmp	r3, #1
 8001316:	d007      	beq.n	8001328 <LCD_SPI_Transmit+0x50>
  {
    errorcode = HAL_BUSY;
 8001318:	2302      	movs	r3, #2
 800131a:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	2200      	movs	r2, #0
 8001320:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 8001324:	7ffb      	ldrb	r3, [r7, #31]
 8001326:	e0e0      	b.n	80014ea <LCD_SPI_Transmit+0x212>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	2203      	movs	r2, #3
 800132c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2200      	movs	r2, #0
 8001334:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
//   hspi->pTxBuffPtr  = (uint8_t *)pData;
  hspi->TxXferSize  = Size;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	b29a      	uxth	r2, r3
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	b29a      	uxth	r2, r3
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  LCD_TxDataCount   = Size;                // 传输的数据长度
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	627b      	str	r3, [r7, #36]	@ 0x24
  LCD_pData_32bit   = (pData<<16)|pData ;  // 按32位传输时，合并2个像素点的颜色
 8001350:	897a      	ldrh	r2, [r7, #10]
 8001352:	4613      	mov	r3, r2
 8001354:	041b      	lsls	r3, r3, #16
 8001356:	4413      	add	r3, r2
 8001358:	617b      	str	r3, [r7, #20]

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	2200      	movs	r2, #0
 800135e:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	2200      	movs	r2, #0
 8001364:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	2200      	movs	r2, #0
 800136c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	2200      	movs	r2, #0
 8001374:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	2200      	movs	r2, #0
 800137a:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */

   SPI_1LINE_TX(hspi);  // 单线SPI
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800138a:	601a      	str	r2, [r3, #0]
  
// 不使用硬件 TSIZE 控制，此处设置为0，即不限制传输的数据长度
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0);
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	6859      	ldr	r1, [r3, #4]
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	4b57      	ldr	r3, [pc, #348]	@ (80014f4 <LCD_SPI_Transmit+0x21c>)
 8001398:	400b      	ands	r3, r1
 800139a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f042 0201 	orr.w	r2, r2, #1
 80013aa:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80013b4:	d14b      	bne.n	800144e <LCD_SPI_Transmit+0x176>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80013c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
    /* Transmit data in 16 Bit mode */
    while (LCD_TxDataCount > 0UL)
 80013c6:	e042      	b.n	800144e <LCD_SPI_Transmit+0x176>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	f003 0302 	and.w	r3, r3, #2
 80013d2:	2b02      	cmp	r3, #2
 80013d4:	d117      	bne.n	8001406 <LCD_SPI_Transmit+0x12e>
      {
        if ((LCD_TxDataCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80013d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d90b      	bls.n	80013f4 <LCD_SPI_Transmit+0x11c>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d007      	beq.n	80013f4 <LCD_SPI_Transmit+0x11c>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = (uint32_t )LCD_pData_32bit;
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	697a      	ldr	r2, [r7, #20]
 80013ea:	621a      	str	r2, [r3, #32]
         //  pData += sizeof(uint32_t);
          LCD_TxDataCount -= (uint16_t)2UL;
 80013ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013ee:	3b02      	subs	r3, #2
 80013f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80013f2:	e02c      	b.n	800144e <LCD_SPI_Transmit+0x176>
        }
        else
        {
          *((__IO uint16_t *)&hspi->Instance->TXDR) = (uint16_t )pData;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	3320      	adds	r3, #32
 80013fa:	897a      	ldrh	r2, [r7, #10]
 80013fc:	801a      	strh	r2, [r3, #0]
         //  pData += sizeof(uint16_t);
          LCD_TxDataCount--;
 80013fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001400:	3b01      	subs	r3, #1
 8001402:	627b      	str	r3, [r7, #36]	@ 0x24
 8001404:	e023      	b.n	800144e <LCD_SPI_Transmit+0x176>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001406:	f000 fd51 	bl	8001eac <HAL_GetTick>
 800140a:	4602      	mov	r2, r0
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	6a3a      	ldr	r2, [r7, #32]
 8001412:	429a      	cmp	r2, r3
 8001414:	d803      	bhi.n	800141e <LCD_SPI_Transmit+0x146>
 8001416:	6a3b      	ldr	r3, [r7, #32]
 8001418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800141c:	d102      	bne.n	8001424 <LCD_SPI_Transmit+0x14c>
 800141e:	6a3b      	ldr	r3, [r7, #32]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d114      	bne.n	800144e <LCD_SPI_Transmit+0x176>
        {
          /* Call standard close procedure with error check */
          MY_SPI_CloseTransfer(hspi);
 8001424:	68f8      	ldr	r0, [r7, #12]
 8001426:	f7ff feb7 	bl	8001198 <MY_SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	2200      	movs	r2, #0
 800142e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001438:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	2201      	movs	r2, #1
 8001446:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_ERROR;
 800144a:	2301      	movs	r3, #1
 800144c:	e04d      	b.n	80014ea <LCD_SPI_Transmit+0x212>
    while (LCD_TxDataCount > 0UL)
 800144e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001450:	2b00      	cmp	r3, #0
 8001452:	d1b9      	bne.n	80013c8 <LCD_SPI_Transmit+0xf0>
        }
      }
    }
 	if (MY_SPI_WaitOnFlagUntilTimeout(hspi, SPI_SR_TXC, RESET, tickstart, Timeout) != HAL_OK)
 8001454:	6a3b      	ldr	r3, [r7, #32]
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	69bb      	ldr	r3, [r7, #24]
 800145a:	2200      	movs	r2, #0
 800145c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001460:	68f8      	ldr	r0, [r7, #12]
 8001462:	f7ff fe6b 	bl	800113c <MY_SPI_WaitOnFlagUntilTimeout>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d007      	beq.n	800147c <LCD_SPI_Transmit+0x1a4>
   {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001472:	f043 0220 	orr.w	r2, r3, #32
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
   }
	
   SET_BIT((hspi)->Instance->CR1 , SPI_CR1_CSUSP); // 请求挂起SPI传输
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800148a:	601a      	str	r2, [r3, #0]
   /* 等待SPI挂起 */
   if (MY_SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_SUSP, RESET, tickstart, Timeout) != HAL_OK)
 800148c:	6a3b      	ldr	r3, [r7, #32]
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	2200      	movs	r2, #0
 8001494:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001498:	68f8      	ldr	r0, [r7, #12]
 800149a:	f7ff fe4f 	bl	800113c <MY_SPI_WaitOnFlagUntilTimeout>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d007      	beq.n	80014b4 <LCD_SPI_Transmit+0x1dc>
   {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80014aa:	f043 0220 	orr.w	r2, r3, #32
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
   }
   MY_SPI_CloseTransfer(hspi);   /* Call standard close procedure with error check */
 80014b4:	68f8      	ldr	r0, [r7, #12]
 80014b6:	f7ff fe6f 	bl	8001198 <MY_SPI_CloseTransfer>

   SET_BIT((hspi)->Instance->IFCR , SPI_IFCR_SUSPC);  // 清除挂起标志位
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	699a      	ldr	r2, [r3, #24]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80014c8:	619a      	str	r2, [r3, #24]

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	2200      	movs	r2, #0
 80014ce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  hspi->State = HAL_SPI_STATE_READY;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2201      	movs	r2, #1
 80014d6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <LCD_SPI_Transmit+0x210>
  {
    return HAL_ERROR;
 80014e4:	2301      	movs	r3, #1
 80014e6:	e000      	b.n	80014ea <LCD_SPI_Transmit+0x212>
  }
  return errorcode;
 80014e8:	7ffb      	ldrb	r3, [r7, #31]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3728      	adds	r7, #40	@ 0x28
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	ffff0000 	.word	0xffff0000

080014f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80014fc:	f000 f8ae 	bl	800165c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001500:	f000 fc4e 	bl	8001da0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001504:	f000 f81a 	bl	800153c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8001508:	f000 f88a 	bl	8001620 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800150c:	f7ff fa3a 	bl	8000984 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001510:	f7ff f892 	bl	8000638 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001514:	f7ff f90a 	bl	800072c <MX_ADC2_Init>
  MX_SPI6_Init();
 8001518:	f000 f8d2 	bl	80016c0 <MX_SPI6_Init>
  MX_UART4_Init();
 800151c:	f000 faac 	bl	8001a78 <MX_UART4_Init>
  MX_UART5_Init();
 8001520:	f000 faf6 	bl	8001b10 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  SPI_LCD_Init();
 8001524:	f7ff fb18 	bl	8000b58 <SPI_LCD_Init>
  LCD_DisplayString(1, 1, "abcd");
 8001528:	4a03      	ldr	r2, [pc, #12]	@ (8001538 <main+0x40>)
 800152a:	2101      	movs	r1, #1
 800152c:	2001      	movs	r0, #1
 800152e:	f7ff fdcb 	bl	80010c8 <LCD_DisplayString>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001532:	bf00      	nop
 8001534:	e7fd      	b.n	8001532 <main+0x3a>
 8001536:	bf00      	nop
 8001538:	08008f20 	.word	0x08008f20

0800153c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b09c      	sub	sp, #112	@ 0x70
 8001540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001542:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001546:	224c      	movs	r2, #76	@ 0x4c
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f007 fcb0 	bl	8008eb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001550:	1d3b      	adds	r3, r7, #4
 8001552:	2220      	movs	r2, #32
 8001554:	2100      	movs	r1, #0
 8001556:	4618      	mov	r0, r3
 8001558:	f007 fcaa 	bl	8008eb0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800155c:	2002      	movs	r0, #2
 800155e:	f002 fb45 	bl	8003bec <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001562:	2300      	movs	r3, #0
 8001564:	603b      	str	r3, [r7, #0]
 8001566:	4b2d      	ldr	r3, [pc, #180]	@ (800161c <SystemClock_Config+0xe0>)
 8001568:	699b      	ldr	r3, [r3, #24]
 800156a:	4a2c      	ldr	r2, [pc, #176]	@ (800161c <SystemClock_Config+0xe0>)
 800156c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001570:	6193      	str	r3, [r2, #24]
 8001572:	4b2a      	ldr	r3, [pc, #168]	@ (800161c <SystemClock_Config+0xe0>)
 8001574:	699b      	ldr	r3, [r3, #24]
 8001576:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800157a:	603b      	str	r3, [r7, #0]
 800157c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800157e:	bf00      	nop
 8001580:	4b26      	ldr	r3, [pc, #152]	@ (800161c <SystemClock_Config+0xe0>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001588:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800158c:	d1f8      	bne.n	8001580 <SystemClock_Config+0x44>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800158e:	2303      	movs	r3, #3
 8001590:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001592:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001596:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001598:	2301      	movs	r3, #1
 800159a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 800159c:	2340      	movs	r3, #64	@ 0x40
 800159e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a0:	2302      	movs	r3, #2
 80015a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015a4:	2302      	movs	r3, #2
 80015a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 80015a8:	2305      	movs	r3, #5
 80015aa:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 110;
 80015ac:	236e      	movs	r3, #110	@ 0x6e
 80015ae:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80015b0:	2301      	movs	r3, #1
 80015b2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015b4:	2302      	movs	r3, #2
 80015b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015b8:	2302      	movs	r3, #2
 80015ba:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 80015bc:	2308      	movs	r3, #8
 80015be:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80015c0:	2300      	movs	r3, #0
 80015c2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80015c4:	2300      	movs	r3, #0
 80015c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015cc:	4618      	mov	r0, r3
 80015ce:	f002 fb47 	bl	8003c60 <HAL_RCC_OscConfig>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <SystemClock_Config+0xa0>
  {
    Error_Handler();
 80015d8:	f000 f86c 	bl	80016b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015dc:	233f      	movs	r3, #63	@ 0x3f
 80015de:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e0:	2303      	movs	r3, #3
 80015e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80015e8:	2308      	movs	r3, #8
 80015ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80015ec:	2340      	movs	r3, #64	@ 0x40
 80015ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 80015f0:	2340      	movs	r3, #64	@ 0x40
 80015f2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 80015f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80015fa:	2340      	movs	r3, #64	@ 0x40
 80015fc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015fe:	1d3b      	adds	r3, r7, #4
 8001600:	2103      	movs	r1, #3
 8001602:	4618      	mov	r0, r3
 8001604:	f002 ff06 	bl	8004414 <HAL_RCC_ClockConfig>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800160e:	f000 f851 	bl	80016b4 <Error_Handler>
  }
}
 8001612:	bf00      	nop
 8001614:	3770      	adds	r7, #112	@ 0x70
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	58024800 	.word	0x58024800

08001620 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b0ae      	sub	sp, #184	@ 0xb8
 8001624:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001626:	463b      	mov	r3, r7
 8001628:	22b8      	movs	r2, #184	@ 0xb8
 800162a:	2100      	movs	r1, #0
 800162c:	4618      	mov	r0, r3
 800162e:	f007 fc3f 	bl	8008eb0 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8001632:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001636:	f04f 0300 	mov.w	r3, #0
 800163a:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 800163e:	2300      	movs	r3, #0
 8001640:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001642:	463b      	mov	r3, r7
 8001644:	4618      	mov	r0, r3
 8001646:	f003 fa71 	bl	8004b2c <HAL_RCCEx_PeriphCLKConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8001650:	f000 f830 	bl	80016b4 <Error_Handler>
  }
}
 8001654:	bf00      	nop
 8001656:	37b8      	adds	r7, #184	@ 0xb8
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}

0800165c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001662:	463b      	mov	r3, r7
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800166e:	f002 f883 	bl	8003778 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001672:	2301      	movs	r3, #1
 8001674:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001676:	2300      	movs	r3, #0
 8001678:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800167a:	2300      	movs	r3, #0
 800167c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800167e:	231f      	movs	r3, #31
 8001680:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001682:	2387      	movs	r3, #135	@ 0x87
 8001684:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001686:	2300      	movs	r3, #0
 8001688:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800168a:	2300      	movs	r3, #0
 800168c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800168e:	2301      	movs	r3, #1
 8001690:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001692:	2301      	movs	r3, #1
 8001694:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001696:	2300      	movs	r3, #0
 8001698:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800169a:	2300      	movs	r3, #0
 800169c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800169e:	463b      	mov	r3, r7
 80016a0:	4618      	mov	r0, r3
 80016a2:	f002 f8a1 	bl	80037e8 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80016a6:	2004      	movs	r0, #4
 80016a8:	f002 f87e 	bl	80037a8 <HAL_MPU_Enable>

}
 80016ac:	bf00      	nop
 80016ae:	3710      	adds	r7, #16
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}

080016b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016b8:	b672      	cpsid	i
}
 80016ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016bc:	bf00      	nop
 80016be:	e7fd      	b.n	80016bc <Error_Handler+0x8>

080016c0 <MX_SPI6_Init>:
*	函数功能:	初始化SPI配置
*	说    明:使用硬件片选
*************************************************************************************************/

void MX_SPI6_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
	LCD_SPI.Instance 									= SPI6;							   					//	使用SPI
 80016c4:	4b24      	ldr	r3, [pc, #144]	@ (8001758 <MX_SPI6_Init+0x98>)
 80016c6:	4a25      	ldr	r2, [pc, #148]	@ (800175c <MX_SPI6_Init+0x9c>)
 80016c8:	601a      	str	r2, [r3, #0]
	LCD_SPI.Init.Mode 								= SPI_MODE_MASTER;            					//	主机模式
 80016ca:	4b23      	ldr	r3, [pc, #140]	@ (8001758 <MX_SPI6_Init+0x98>)
 80016cc:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80016d0:	605a      	str	r2, [r3, #4]
	LCD_SPI.Init.Direction 							= SPI_DIRECTION_1LINE;       					   //	单线
 80016d2:	4b21      	ldr	r3, [pc, #132]	@ (8001758 <MX_SPI6_Init+0x98>)
 80016d4:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 80016d8:	609a      	str	r2, [r3, #8]
	LCD_SPI.Init.DataSize 							= SPI_DATASIZE_8BIT;          					//	8位数据宽度
 80016da:	4b1f      	ldr	r3, [pc, #124]	@ (8001758 <MX_SPI6_Init+0x98>)
 80016dc:	2207      	movs	r2, #7
 80016de:	60da      	str	r2, [r3, #12]
	LCD_SPI.Init.CLKPolarity 						= SPI_POLARITY_LOW;           					//	CLK空闲时保持低电平
 80016e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001758 <MX_SPI6_Init+0x98>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	611a      	str	r2, [r3, #16]
	LCD_SPI.Init.CLKPhase 							= SPI_PHASE_1EDGE;            					//	数据在CLK第一个边沿有效
 80016e6:	4b1c      	ldr	r3, [pc, #112]	@ (8001758 <MX_SPI6_Init+0x98>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	615a      	str	r2, [r3, #20]
	LCD_SPI.Init.NSS 									= SPI_NSS_HARD_OUTPUT;        					//	使用硬件片选
 80016ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001758 <MX_SPI6_Init+0x98>)
 80016ee:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 80016f2:	619a      	str	r2, [r3, #24]

// 在 main.c文件 SystemClock_Config()函数里设置 SPI6 的内核时钟为137.5M，然后再经过2分频得到 68.75M 的SCK驱动时钟
	LCD_SPI.Init.BaudRatePrescaler 				= SPI_BAUDRATEPRESCALER_2;
 80016f4:	4b18      	ldr	r3, [pc, #96]	@ (8001758 <MX_SPI6_Init+0x98>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	61da      	str	r2, [r3, #28]

	LCD_SPI.Init.FirstBit	 						= SPI_FIRSTBIT_MSB;									//	高位在先
 80016fa:	4b17      	ldr	r3, [pc, #92]	@ (8001758 <MX_SPI6_Init+0x98>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	621a      	str	r2, [r3, #32]
	LCD_SPI.Init.TIMode 								= SPI_TIMODE_DISABLE;         					//	禁止TI模式
 8001700:	4b15      	ldr	r3, [pc, #84]	@ (8001758 <MX_SPI6_Init+0x98>)
 8001702:	2200      	movs	r2, #0
 8001704:	625a      	str	r2, [r3, #36]	@ 0x24
	LCD_SPI.Init.CRCCalculation					= SPI_CRCCALCULATION_DISABLE; 					//	禁止CRC
 8001706:	4b14      	ldr	r3, [pc, #80]	@ (8001758 <MX_SPI6_Init+0x98>)
 8001708:	2200      	movs	r2, #0
 800170a:	629a      	str	r2, [r3, #40]	@ 0x28
	LCD_SPI.Init.CRCPolynomial 					= 0x0;                        					// CRC校验项，这里用不到
 800170c:	4b12      	ldr	r3, [pc, #72]	@ (8001758 <MX_SPI6_Init+0x98>)
 800170e:	2200      	movs	r2, #0
 8001710:	62da      	str	r2, [r3, #44]	@ 0x2c
	LCD_SPI.Init.NSSPMode 							= SPI_NSS_PULSE_DISABLE;      					//	不使用片选脉冲模式
 8001712:	4b11      	ldr	r3, [pc, #68]	@ (8001758 <MX_SPI6_Init+0x98>)
 8001714:	2200      	movs	r2, #0
 8001716:	635a      	str	r2, [r3, #52]	@ 0x34
	LCD_SPI.Init.NSSPolarity 						= SPI_NSS_POLARITY_LOW;      						//	片选低电平有效
 8001718:	4b0f      	ldr	r3, [pc, #60]	@ (8001758 <MX_SPI6_Init+0x98>)
 800171a:	2200      	movs	r2, #0
 800171c:	639a      	str	r2, [r3, #56]	@ 0x38
	LCD_SPI.Init.FifoThreshold 					= SPI_FIFO_THRESHOLD_02DATA;  					//	FIFO阈值
 800171e:	4b0e      	ldr	r3, [pc, #56]	@ (8001758 <MX_SPI6_Init+0x98>)
 8001720:	2220      	movs	r2, #32
 8001722:	63da      	str	r2, [r3, #60]	@ 0x3c
	LCD_SPI.Init.TxCRCInitializationPattern 	= SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;   // 发送端CRC初始化模式，这里用不到
 8001724:	4b0c      	ldr	r3, [pc, #48]	@ (8001758 <MX_SPI6_Init+0x98>)
 8001726:	2200      	movs	r2, #0
 8001728:	641a      	str	r2, [r3, #64]	@ 0x40
	LCD_SPI.Init.RxCRCInitializationPattern 	= SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;   // 接收端CRC初始化模式，这里用不到
 800172a:	4b0b      	ldr	r3, [pc, #44]	@ (8001758 <MX_SPI6_Init+0x98>)
 800172c:	2200      	movs	r2, #0
 800172e:	645a      	str	r2, [r3, #68]	@ 0x44
	LCD_SPI.Init.MasterSSIdleness 				= SPI_MASTER_SS_IDLENESS_00CYCLE;            // 额外延迟周期为0
 8001730:	4b09      	ldr	r3, [pc, #36]	@ (8001758 <MX_SPI6_Init+0x98>)
 8001732:	2200      	movs	r2, #0
 8001734:	649a      	str	r2, [r3, #72]	@ 0x48
	LCD_SPI.Init.MasterInterDataIdleness 		= SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;     // 主机模式下，两个数据帧之间的延迟周期
 8001736:	4b08      	ldr	r3, [pc, #32]	@ (8001758 <MX_SPI6_Init+0x98>)
 8001738:	2200      	movs	r2, #0
 800173a:	64da      	str	r2, [r3, #76]	@ 0x4c
	LCD_SPI.Init.MasterReceiverAutoSusp 		= SPI_MASTER_RX_AUTOSUSP_DISABLE;            // 禁止自动接收管理
 800173c:	4b06      	ldr	r3, [pc, #24]	@ (8001758 <MX_SPI6_Init+0x98>)
 800173e:	2200      	movs	r2, #0
 8001740:	651a      	str	r2, [r3, #80]	@ 0x50
	LCD_SPI.Init.MasterKeepIOState 				= SPI_MASTER_KEEP_IO_STATE_DISABLE; 	 		//	主机模式下，禁止SPI保持当前引脚状态
 8001742:	4b05      	ldr	r3, [pc, #20]	@ (8001758 <MX_SPI6_Init+0x98>)
 8001744:	2200      	movs	r2, #0
 8001746:	655a      	str	r2, [r3, #84]	@ 0x54
	LCD_SPI.Init.IOSwap 							= SPI_IO_SWAP_DISABLE;				            // 不交换MOSI和MISO
 8001748:	4b03      	ldr	r3, [pc, #12]	@ (8001758 <MX_SPI6_Init+0x98>)
 800174a:	2200      	movs	r2, #0
 800174c:	659a      	str	r2, [r3, #88]	@ 0x58

   HAL_SPI_Init(&LCD_SPI);
 800174e:	4802      	ldr	r0, [pc, #8]	@ (8001758 <MX_SPI6_Init+0x98>)
 8001750:	f005 fdd2 	bl	80072f8 <HAL_SPI_Init>
}
 8001754:	bf00      	nop
 8001756:	bd80      	pop	{r7, pc}
 8001758:	24000930 	.word	0x24000930
 800175c:	58001400 	.word	0x58001400

08001760 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b0ba      	sub	sp, #232	@ 0xe8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001768:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001778:	f107 0318 	add.w	r3, r7, #24
 800177c:	22b8      	movs	r2, #184	@ 0xb8
 800177e:	2100      	movs	r1, #0
 8001780:	4618      	mov	r0, r3
 8001782:	f007 fb95 	bl	8008eb0 <memset>
  if(spiHandle->Instance==SPI6)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	4a3f      	ldr	r2, [pc, #252]	@ (8001888 <HAL_SPI_MspInit+0x128>)
 800178c:	4293      	cmp	r3, r2
 800178e:	d177      	bne.n	8001880 <HAL_SPI_MspInit+0x120>
  {
	  __HAL_RCC_SPI6_CLK_ENABLE();     // 使能SPI时钟
 8001790:	4b3e      	ldr	r3, [pc, #248]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 8001792:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001796:	4a3d      	ldr	r2, [pc, #244]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 8001798:	f043 0320 	orr.w	r3, r3, #32
 800179c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80017a0:	4b3a      	ldr	r3, [pc, #232]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017a2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80017a6:	f003 0320 	and.w	r3, r3, #32
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	697b      	ldr	r3, [r7, #20]

	        __HAL_RCC_GPIOG_CLK_ENABLE();    // 使能 SPI GPIO 时钟
 80017ae:	4b37      	ldr	r3, [pc, #220]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017b4:	4a35      	ldr	r2, [pc, #212]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017be:	4b33      	ldr	r3, [pc, #204]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	693b      	ldr	r3, [r7, #16]
	        GPIO_LDC_Backlight_CLK_ENABLE;   // 使能 背光        引脚时钟
 80017cc:	4b2f      	ldr	r3, [pc, #188]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017d2:	4a2e      	ldr	r2, [pc, #184]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017dc:	4b2b      	ldr	r3, [pc, #172]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	68fb      	ldr	r3, [r7, #12]
	        GPIO_LDC_DC_CLK_ENABLE;          // 使能 数据指令选择 引脚时钟
 80017ea:	4b28      	ldr	r3, [pc, #160]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80017f0:	4a26      	ldr	r2, [pc, #152]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017f6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80017fa:	4b24      	ldr	r3, [pc, #144]	@ (800188c <HAL_SPI_MspInit+0x12c>)
 80017fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001800:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001804:	60bb      	str	r3, [r7, #8]
 8001806:	68bb      	ldr	r3, [r7, #8]
	        PG12    ------> 背光  引脚
	        PG15    ------> 数据指令选择 引脚
	  *******************************************************/

	  // 初始化 SCK、MOSI、片选引脚
	  		GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_13|GPIO_PIN_14;
 8001808:	f44f 43c2 	mov.w	r3, #24832	@ 0x6100
 800180c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;						// 复用推挽输出
 8001810:	2302      	movs	r3, #2
 8001812:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
	  		GPIO_InitStruct.Pull = GPIO_NOPULL;								// 无上下拉
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	  		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;			// 最高速度等级
 800181c:	2303      	movs	r3, #3
 800181e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
	  		GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;					// 复用到SPI，复用线5
 8001822:	2305      	movs	r3, #5
 8001824:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
	  		HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001828:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800182c:	4619      	mov	r1, r3
 800182e:	4818      	ldr	r0, [pc, #96]	@ (8001890 <HAL_SPI_MspInit+0x130>)
 8001830:	f002 f81a 	bl	8003868 <HAL_GPIO_Init>

	  // 初始化 背光 引脚
	  		GPIO_InitStruct.Pin 		= LCD_Backlight_PIN;				// 背光 引脚
 8001834:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001838:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  		GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;			// 推挽输出模式
 800183c:	2301      	movs	r3, #1
 800183e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
	  		GPIO_InitStruct.Pull 	= GPIO_PULLDOWN;					// 下拉，默认保持低电平
 8001842:	2302      	movs	r3, #2
 8001844:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	  		GPIO_InitStruct.Speed 	= GPIO_SPEED_FREQ_LOW;			// 速度等级低
 8001848:	2300      	movs	r3, #0
 800184a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
	  		HAL_GPIO_Init(LCD_Backlight_PORT, &GPIO_InitStruct);	// 初始化
 800184e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001852:	4619      	mov	r1, r3
 8001854:	480e      	ldr	r0, [pc, #56]	@ (8001890 <HAL_SPI_MspInit+0x130>)
 8001856:	f002 f807 	bl	8003868 <HAL_GPIO_Init>

	  // 初始化 数据指令选择 引脚
	  		GPIO_InitStruct.Pin 		= LCD_DC_PIN;				      // 数据指令选择 引脚
 800185a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800185e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
	  		GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;			// 推挽输出模式
 8001862:	2301      	movs	r3, #1
 8001864:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
	  		GPIO_InitStruct.Pull 	= GPIO_NOPULL;						// 无上下拉
 8001868:	2300      	movs	r3, #0
 800186a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
	  		GPIO_InitStruct.Speed 	= GPIO_SPEED_FREQ_LOW;			// 速度等级低
 800186e:	2300      	movs	r3, #0
 8001870:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
	  		HAL_GPIO_Init(LCD_DC_PORT, &GPIO_InitStruct);	      // 初始化
 8001874:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001878:	4619      	mov	r1, r3
 800187a:	4805      	ldr	r0, [pc, #20]	@ (8001890 <HAL_SPI_MspInit+0x130>)
 800187c:	f001 fff4 	bl	8003868 <HAL_GPIO_Init>
  }
}
 8001880:	bf00      	nop
 8001882:	37e8      	adds	r7, #232	@ 0xe8
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	58001400 	.word	0x58001400
 800188c:	58024400 	.word	0x58024400
 8001890:	58021800 	.word	0x58021800

08001894 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189a:	4b0a      	ldr	r3, [pc, #40]	@ (80018c4 <HAL_MspInit+0x30>)
 800189c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018a0:	4a08      	ldr	r2, [pc, #32]	@ (80018c4 <HAL_MspInit+0x30>)
 80018a2:	f043 0302 	orr.w	r3, r3, #2
 80018a6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80018aa:	4b06      	ldr	r3, [pc, #24]	@ (80018c4 <HAL_MspInit+0x30>)
 80018ac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80018b0:	f003 0302 	and.w	r3, r3, #2
 80018b4:	607b      	str	r3, [r7, #4]
 80018b6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018b8:	bf00      	nop
 80018ba:	370c      	adds	r7, #12
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	58024400 	.word	0x58024400

080018c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80018cc:	bf00      	nop
 80018ce:	e7fd      	b.n	80018cc <NMI_Handler+0x4>

080018d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018d4:	bf00      	nop
 80018d6:	e7fd      	b.n	80018d4 <HardFault_Handler+0x4>

080018d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018dc:	bf00      	nop
 80018de:	e7fd      	b.n	80018dc <MemManage_Handler+0x4>

080018e0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80018e0:	b480      	push	{r7}
 80018e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e4:	bf00      	nop
 80018e6:	e7fd      	b.n	80018e4 <BusFault_Handler+0x4>

080018e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018ec:	bf00      	nop
 80018ee:	e7fd      	b.n	80018ec <UsageFault_Handler+0x4>

080018f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80018f0:	b480      	push	{r7}
 80018f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018f4:	bf00      	nop
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr

080018fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80018fe:	b480      	push	{r7}
 8001900:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001902:	bf00      	nop
 8001904:	46bd      	mov	sp, r7
 8001906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190a:	4770      	bx	lr

0800190c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001910:	bf00      	nop
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr

0800191a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800191a:	b580      	push	{r7, lr}
 800191c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800191e:	f000 fab1 	bl	8001e84 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
	...

08001928 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800192c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a28 <SystemInit+0x100>)
 800192e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001932:	4a3d      	ldr	r2, [pc, #244]	@ (8001a28 <SystemInit+0x100>)
 8001934:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001938:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800193c:	4b3b      	ldr	r3, [pc, #236]	@ (8001a2c <SystemInit+0x104>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 030f 	and.w	r3, r3, #15
 8001944:	2b06      	cmp	r3, #6
 8001946:	d807      	bhi.n	8001958 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001948:	4b38      	ldr	r3, [pc, #224]	@ (8001a2c <SystemInit+0x104>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f023 030f 	bic.w	r3, r3, #15
 8001950:	4a36      	ldr	r2, [pc, #216]	@ (8001a2c <SystemInit+0x104>)
 8001952:	f043 0307 	orr.w	r3, r3, #7
 8001956:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001958:	4b35      	ldr	r3, [pc, #212]	@ (8001a30 <SystemInit+0x108>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a34      	ldr	r2, [pc, #208]	@ (8001a30 <SystemInit+0x108>)
 800195e:	f043 0301 	orr.w	r3, r3, #1
 8001962:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001964:	4b32      	ldr	r3, [pc, #200]	@ (8001a30 <SystemInit+0x108>)
 8001966:	2200      	movs	r2, #0
 8001968:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800196a:	4b31      	ldr	r3, [pc, #196]	@ (8001a30 <SystemInit+0x108>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	4930      	ldr	r1, [pc, #192]	@ (8001a30 <SystemInit+0x108>)
 8001970:	4b30      	ldr	r3, [pc, #192]	@ (8001a34 <SystemInit+0x10c>)
 8001972:	4013      	ands	r3, r2
 8001974:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001976:	4b2d      	ldr	r3, [pc, #180]	@ (8001a2c <SystemInit+0x104>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f003 0308 	and.w	r3, r3, #8
 800197e:	2b00      	cmp	r3, #0
 8001980:	d007      	beq.n	8001992 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001982:	4b2a      	ldr	r3, [pc, #168]	@ (8001a2c <SystemInit+0x104>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f023 030f 	bic.w	r3, r3, #15
 800198a:	4a28      	ldr	r2, [pc, #160]	@ (8001a2c <SystemInit+0x104>)
 800198c:	f043 0307 	orr.w	r3, r3, #7
 8001990:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001992:	4b27      	ldr	r3, [pc, #156]	@ (8001a30 <SystemInit+0x108>)
 8001994:	2200      	movs	r2, #0
 8001996:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001998:	4b25      	ldr	r3, [pc, #148]	@ (8001a30 <SystemInit+0x108>)
 800199a:	2200      	movs	r2, #0
 800199c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800199e:	4b24      	ldr	r3, [pc, #144]	@ (8001a30 <SystemInit+0x108>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80019a4:	4b22      	ldr	r3, [pc, #136]	@ (8001a30 <SystemInit+0x108>)
 80019a6:	4a24      	ldr	r2, [pc, #144]	@ (8001a38 <SystemInit+0x110>)
 80019a8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80019aa:	4b21      	ldr	r3, [pc, #132]	@ (8001a30 <SystemInit+0x108>)
 80019ac:	4a23      	ldr	r2, [pc, #140]	@ (8001a3c <SystemInit+0x114>)
 80019ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80019b0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a30 <SystemInit+0x108>)
 80019b2:	4a23      	ldr	r2, [pc, #140]	@ (8001a40 <SystemInit+0x118>)
 80019b4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80019b6:	4b1e      	ldr	r3, [pc, #120]	@ (8001a30 <SystemInit+0x108>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80019bc:	4b1c      	ldr	r3, [pc, #112]	@ (8001a30 <SystemInit+0x108>)
 80019be:	4a20      	ldr	r2, [pc, #128]	@ (8001a40 <SystemInit+0x118>)
 80019c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80019c2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a30 <SystemInit+0x108>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80019c8:	4b19      	ldr	r3, [pc, #100]	@ (8001a30 <SystemInit+0x108>)
 80019ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001a40 <SystemInit+0x118>)
 80019cc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80019ce:	4b18      	ldr	r3, [pc, #96]	@ (8001a30 <SystemInit+0x108>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80019d4:	4b16      	ldr	r3, [pc, #88]	@ (8001a30 <SystemInit+0x108>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a15      	ldr	r2, [pc, #84]	@ (8001a30 <SystemInit+0x108>)
 80019da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80019de:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80019e0:	4b13      	ldr	r3, [pc, #76]	@ (8001a30 <SystemInit+0x108>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80019e6:	4b12      	ldr	r3, [pc, #72]	@ (8001a30 <SystemInit+0x108>)
 80019e8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d113      	bne.n	8001a1c <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80019f4:	4b0e      	ldr	r3, [pc, #56]	@ (8001a30 <SystemInit+0x108>)
 80019f6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80019fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001a30 <SystemInit+0x108>)
 80019fc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a00:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8001a04:	4b0f      	ldr	r3, [pc, #60]	@ (8001a44 <SystemInit+0x11c>)
 8001a06:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001a0a:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001a0c:	4b08      	ldr	r3, [pc, #32]	@ (8001a30 <SystemInit+0x108>)
 8001a0e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001a12:	4a07      	ldr	r2, [pc, #28]	@ (8001a30 <SystemInit+0x108>)
 8001a14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001a18:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	e000ed00 	.word	0xe000ed00
 8001a2c:	52002000 	.word	0x52002000
 8001a30:	58024400 	.word	0x58024400
 8001a34:	eaf6ed7f 	.word	0xeaf6ed7f
 8001a38:	02020200 	.word	0x02020200
 8001a3c:	01ff0000 	.word	0x01ff0000
 8001a40:	01010280 	.word	0x01010280
 8001a44:	52004000 	.word	0x52004000

08001a48 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001a4c:	4b09      	ldr	r3, [pc, #36]	@ (8001a74 <ExitRun0Mode+0x2c>)
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	4a08      	ldr	r2, [pc, #32]	@ (8001a74 <ExitRun0Mode+0x2c>)
 8001a52:	f043 0302 	orr.w	r3, r3, #2
 8001a56:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001a58:	bf00      	nop
 8001a5a:	4b06      	ldr	r3, [pc, #24]	@ (8001a74 <ExitRun0Mode+0x2c>)
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d0f9      	beq.n	8001a5a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8001a66:	bf00      	nop
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	58024800 	.word	0x58024800

08001a78 <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart5;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001a7c:	4b22      	ldr	r3, [pc, #136]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001a7e:	4a23      	ldr	r2, [pc, #140]	@ (8001b0c <MX_UART4_Init+0x94>)
 8001a80:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001a82:	4b21      	ldr	r3, [pc, #132]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001a84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001a88:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001a90:	4b1d      	ldr	r3, [pc, #116]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001a96:	4b1c      	ldr	r3, [pc, #112]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001a9e:	220c      	movs	r2, #12
 8001aa0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aa2:	4b19      	ldr	r3, [pc, #100]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001aa8:	4b17      	ldr	r3, [pc, #92]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001aae:	4b16      	ldr	r3, [pc, #88]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ab4:	4b14      	ldr	r3, [pc, #80]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001aba:	4b13      	ldr	r3, [pc, #76]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001ac0:	4811      	ldr	r0, [pc, #68]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001ac2:	f006 f814 	bl	8007aee <HAL_UART_Init>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001acc:	f7ff fdf2 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	480d      	ldr	r0, [pc, #52]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001ad4:	f007 f921 	bl	8008d1a <HAL_UARTEx_SetTxFifoThreshold>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001ade:	f7ff fde9 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ae2:	2100      	movs	r1, #0
 8001ae4:	4808      	ldr	r0, [pc, #32]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001ae6:	f007 f956 	bl	8008d96 <HAL_UARTEx_SetRxFifoThreshold>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001af0:	f7ff fde0 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001af4:	4804      	ldr	r0, [pc, #16]	@ (8001b08 <MX_UART4_Init+0x90>)
 8001af6:	f007 f8d7 	bl	8008ca8 <HAL_UARTEx_DisableFifoMode>
 8001afa:	4603      	mov	r3, r0
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d001      	beq.n	8001b04 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001b00:	f7ff fdd8 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	240009b8 	.word	0x240009b8
 8001b0c:	40004c00 	.word	0x40004c00

08001b10 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001b14:	4b22      	ldr	r3, [pc, #136]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b16:	4a23      	ldr	r2, [pc, #140]	@ (8001ba4 <MX_UART5_Init+0x94>)
 8001b18:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001b1a:	4b21      	ldr	r3, [pc, #132]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b20:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001b22:	4b1f      	ldr	r3, [pc, #124]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001b28:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001b2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001b34:	4b1a      	ldr	r3, [pc, #104]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b36:	220c      	movs	r2, #12
 8001b38:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b3a:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b40:	4b17      	ldr	r3, [pc, #92]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b46:	4b16      	ldr	r3, [pc, #88]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b4c:	4b14      	ldr	r3, [pc, #80]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b52:	4b13      	ldr	r3, [pc, #76]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001b58:	4811      	ldr	r0, [pc, #68]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b5a:	f005 ffc8 	bl	8007aee <HAL_UART_Init>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8001b64:	f7ff fda6 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b68:	2100      	movs	r1, #0
 8001b6a:	480d      	ldr	r0, [pc, #52]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b6c:	f007 f8d5 	bl	8008d1a <HAL_UARTEx_SetTxFifoThreshold>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8001b76:	f7ff fd9d 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b7a:	2100      	movs	r1, #0
 8001b7c:	4808      	ldr	r0, [pc, #32]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b7e:	f007 f90a 	bl	8008d96 <HAL_UARTEx_SetRxFifoThreshold>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8001b88:	f7ff fd94 	bl	80016b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8001b8c:	4804      	ldr	r0, [pc, #16]	@ (8001ba0 <MX_UART5_Init+0x90>)
 8001b8e:	f007 f88b 	bl	8008ca8 <HAL_UARTEx_DisableFifoMode>
 8001b92:	4603      	mov	r3, r0
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d001      	beq.n	8001b9c <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8001b98:	f7ff fd8c 	bl	80016b4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001b9c:	bf00      	nop
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	24000a4c 	.word	0x24000a4c
 8001ba4:	40005000 	.word	0x40005000

08001ba8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b0ba      	sub	sp, #232	@ 0xe8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bc0:	f107 0318 	add.w	r3, r7, #24
 8001bc4:	22b8      	movs	r2, #184	@ 0xb8
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f007 f971 	bl	8008eb0 <memset>
  if(uartHandle->Instance==UART4)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4a58      	ldr	r2, [pc, #352]	@ (8001d34 <HAL_UART_MspInit+0x18c>)
 8001bd4:	4293      	cmp	r3, r2
 8001bd6:	d15c      	bne.n	8001c92 <HAL_UART_MspInit+0xea>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001bd8:	f04f 0202 	mov.w	r2, #2
 8001bdc:	f04f 0300 	mov.w	r3, #0
 8001be0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001be4:	2300      	movs	r3, #0
 8001be6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bea:	f107 0318 	add.w	r3, r7, #24
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f002 ff9c 	bl	8004b2c <HAL_RCCEx_PeriphCLKConfig>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001bfa:	f7ff fd5b 	bl	80016b4 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001bfe:	4b4e      	ldr	r3, [pc, #312]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001c00:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c04:	4a4c      	ldr	r2, [pc, #304]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001c06:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001c0a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001c0e:	4b4a      	ldr	r3, [pc, #296]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001c10:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001c14:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c18:	617b      	str	r3, [r7, #20]
 8001c1a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c1c:	4b46      	ldr	r3, [pc, #280]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001c1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c22:	4a45      	ldr	r2, [pc, #276]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001c24:	f043 0301 	orr.w	r3, r3, #1
 8001c28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c2c:	4b42      	ldr	r3, [pc, #264]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001c2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	613b      	str	r3, [r7, #16]
 8001c38:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA1     ------> UART4_RX
    PA12     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c40:	2302      	movs	r3, #2
 8001c42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001c52:	2308      	movs	r3, #8
 8001c54:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c58:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4837      	ldr	r0, [pc, #220]	@ (8001d3c <HAL_UART_MspInit+0x194>)
 8001c60:	f001 fe02 	bl	8003868 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001c64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c68:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c6c:	2302      	movs	r3, #2
 8001c6e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 8001c7e:	2306      	movs	r3, #6
 8001c80:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c84:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c88:	4619      	mov	r1, r3
 8001c8a:	482c      	ldr	r0, [pc, #176]	@ (8001d3c <HAL_UART_MspInit+0x194>)
 8001c8c:	f001 fdec 	bl	8003868 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 8001c90:	e04b      	b.n	8001d2a <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==UART5)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4a2a      	ldr	r2, [pc, #168]	@ (8001d40 <HAL_UART_MspInit+0x198>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d146      	bne.n	8001d2a <HAL_UART_MspInit+0x182>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001c9c:	f04f 0202 	mov.w	r2, #2
 8001ca0:	f04f 0300 	mov.w	r3, #0
 8001ca4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001cae:	f107 0318 	add.w	r3, r7, #24
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f002 ff3a 	bl	8004b2c <HAL_RCCEx_PeriphCLKConfig>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <HAL_UART_MspInit+0x11a>
      Error_Handler();
 8001cbe:	f7ff fcf9 	bl	80016b4 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8001cc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001cc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001cc8:	4a1b      	ldr	r2, [pc, #108]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001cca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001cce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001cd2:	4b19      	ldr	r3, [pc, #100]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001cd4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001cd8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cdc:	60fb      	str	r3, [r7, #12]
 8001cde:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ce0:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001ce2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ce6:	4a14      	ldr	r2, [pc, #80]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001ce8:	f043 0302 	orr.w	r3, r3, #2
 8001cec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cf0:	4b11      	ldr	r3, [pc, #68]	@ (8001d38 <HAL_UART_MspInit+0x190>)
 8001cf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	60bb      	str	r3, [r7, #8]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001cfe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001d02:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d06:	2302      	movs	r3, #2
 8001d08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d12:	2300      	movs	r3, #0
 8001d14:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF14_UART5;
 8001d18:	230e      	movs	r3, #14
 8001d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d1e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001d22:	4619      	mov	r1, r3
 8001d24:	4807      	ldr	r0, [pc, #28]	@ (8001d44 <HAL_UART_MspInit+0x19c>)
 8001d26:	f001 fd9f 	bl	8003868 <HAL_GPIO_Init>
}
 8001d2a:	bf00      	nop
 8001d2c:	37e8      	adds	r7, #232	@ 0xe8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	40004c00 	.word	0x40004c00
 8001d38:	58024400 	.word	0x58024400
 8001d3c:	58020000 	.word	0x58020000
 8001d40:	40005000 	.word	0x40005000
 8001d44:	58020400 	.word	0x58020400

08001d48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001d48:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001d84 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001d4c:	f7ff fe7c 	bl	8001a48 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001d50:	f7ff fdea 	bl	8001928 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d54:	480c      	ldr	r0, [pc, #48]	@ (8001d88 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d56:	490d      	ldr	r1, [pc, #52]	@ (8001d8c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d58:	4a0d      	ldr	r2, [pc, #52]	@ (8001d90 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d5c:	e002      	b.n	8001d64 <LoopCopyDataInit>

08001d5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d62:	3304      	adds	r3, #4

08001d64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d68:	d3f9      	bcc.n	8001d5e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d94 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001d6c:	4c0a      	ldr	r4, [pc, #40]	@ (8001d98 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001d6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d70:	e001      	b.n	8001d76 <LoopFillZerobss>

08001d72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d74:	3204      	adds	r2, #4

08001d76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d78:	d3fb      	bcc.n	8001d72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d7a:	f007 f8a1 	bl	8008ec0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d7e:	f7ff fbbb 	bl	80014f8 <main>
  bx  lr
 8001d82:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001d84:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001d88:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001d8c:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 8001d90:	0800a140 	.word	0x0800a140
  ldr r2, =_sbss
 8001d94:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 8001d98:	24000ae4 	.word	0x24000ae4

08001d9c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d9c:	e7fe      	b.n	8001d9c <ADC3_IRQHandler>
	...

08001da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b082      	sub	sp, #8
 8001da4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001da6:	2003      	movs	r0, #3
 8001da8:	f001 fcb4 	bl	8003714 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001dac:	f002 fce8 	bl	8004780 <HAL_RCC_GetSysClockFreq>
 8001db0:	4602      	mov	r2, r0
 8001db2:	4b15      	ldr	r3, [pc, #84]	@ (8001e08 <HAL_Init+0x68>)
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	0a1b      	lsrs	r3, r3, #8
 8001db8:	f003 030f 	and.w	r3, r3, #15
 8001dbc:	4913      	ldr	r1, [pc, #76]	@ (8001e0c <HAL_Init+0x6c>)
 8001dbe:	5ccb      	ldrb	r3, [r1, r3]
 8001dc0:	f003 031f 	and.w	r3, r3, #31
 8001dc4:	fa22 f303 	lsr.w	r3, r2, r3
 8001dc8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001dca:	4b0f      	ldr	r3, [pc, #60]	@ (8001e08 <HAL_Init+0x68>)
 8001dcc:	699b      	ldr	r3, [r3, #24]
 8001dce:	f003 030f 	and.w	r3, r3, #15
 8001dd2:	4a0e      	ldr	r2, [pc, #56]	@ (8001e0c <HAL_Init+0x6c>)
 8001dd4:	5cd3      	ldrb	r3, [r2, r3]
 8001dd6:	f003 031f 	and.w	r3, r3, #31
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	fa22 f303 	lsr.w	r3, r2, r3
 8001de0:	4a0b      	ldr	r2, [pc, #44]	@ (8001e10 <HAL_Init+0x70>)
 8001de2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001de4:	4a0b      	ldr	r2, [pc, #44]	@ (8001e14 <HAL_Init+0x74>)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dea:	200f      	movs	r0, #15
 8001dec:	f000 f814 	bl	8001e18 <HAL_InitTick>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e002      	b.n	8001e00 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001dfa:	f7ff fd4b 	bl	8001894 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3708      	adds	r7, #8
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	58024400 	.word	0x58024400
 8001e0c:	0800a0f8 	.word	0x0800a0f8
 8001e10:	24000010 	.word	0x24000010
 8001e14:	2400000c 	.word	0x2400000c

08001e18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001e20:	4b15      	ldr	r3, [pc, #84]	@ (8001e78 <HAL_InitTick+0x60>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d101      	bne.n	8001e2c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e021      	b.n	8001e70 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001e2c:	4b13      	ldr	r3, [pc, #76]	@ (8001e7c <HAL_InitTick+0x64>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	4b11      	ldr	r3, [pc, #68]	@ (8001e78 <HAL_InitTick+0x60>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	4619      	mov	r1, r3
 8001e36:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e3a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e42:	4618      	mov	r0, r3
 8001e44:	f001 fc8b 	bl	800375e <HAL_SYSTICK_Config>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e00e      	b.n	8001e70 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	2b0f      	cmp	r3, #15
 8001e56:	d80a      	bhi.n	8001e6e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e60:	f001 fc63 	bl	800372a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e64:	4a06      	ldr	r2, [pc, #24]	@ (8001e80 <HAL_InitTick+0x68>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	e000      	b.n	8001e70 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	24000018 	.word	0x24000018
 8001e7c:	2400000c 	.word	0x2400000c
 8001e80:	24000014 	.word	0x24000014

08001e84 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e88:	4b06      	ldr	r3, [pc, #24]	@ (8001ea4 <HAL_IncTick+0x20>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <HAL_IncTick+0x24>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4413      	add	r3, r2
 8001e94:	4a04      	ldr	r2, [pc, #16]	@ (8001ea8 <HAL_IncTick+0x24>)
 8001e96:	6013      	str	r3, [r2, #0]
}
 8001e98:	bf00      	nop
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea0:	4770      	bx	lr
 8001ea2:	bf00      	nop
 8001ea4:	24000018 	.word	0x24000018
 8001ea8:	24000ae0 	.word	0x24000ae0

08001eac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb0:	4b03      	ldr	r3, [pc, #12]	@ (8001ec0 <HAL_GetTick+0x14>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr
 8001ebe:	bf00      	nop
 8001ec0:	24000ae0 	.word	0x24000ae0

08001ec4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ecc:	f7ff ffee 	bl	8001eac <HAL_GetTick>
 8001ed0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001edc:	d005      	beq.n	8001eea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ede:	4b0a      	ldr	r3, [pc, #40]	@ (8001f08 <HAL_Delay+0x44>)
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	4413      	add	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eea:	bf00      	nop
 8001eec:	f7ff ffde 	bl	8001eac <HAL_GetTick>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d8f7      	bhi.n	8001eec <HAL_Delay+0x28>
  {
  }
}
 8001efc:	bf00      	nop
 8001efe:	bf00      	nop
 8001f00:	3710      	adds	r7, #16
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	24000018 	.word	0x24000018

08001f0c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	431a      	orrs	r2, r3
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	609a      	str	r2, [r3, #8]
}
 8001f26:	bf00      	nop
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
 8001f3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	431a      	orrs	r2, r3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	609a      	str	r2, [r3, #8]
}
 8001f4c:	bf00      	nop
 8001f4e:	370c      	adds	r7, #12
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	370c      	adds	r7, #12
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f72:	4770      	bx	lr

08001f74 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b087      	sub	sp, #28
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a18      	ldr	r2, [pc, #96]	@ (8001fe4 <LL_ADC_SetChannelPreselection+0x70>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d027      	beq.n	8001fd6 <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d107      	bne.n	8001fa0 <LL_ADC_SetChannelPreselection+0x2c>
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	0e9b      	lsrs	r3, r3, #26
 8001f94:	f003 031f 	and.w	r3, r3, #31
 8001f98:	2201      	movs	r2, #1
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	e015      	b.n	8001fcc <LL_ADC_SetChannelPreselection+0x58>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	fa93 f3a3 	rbit	r3, r3
 8001faa:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 8001fb6:	2320      	movs	r3, #32
 8001fb8:	e003      	b.n	8001fc2 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 8001fba:	697b      	ldr	r3, [r7, #20]
 8001fbc:	fab3 f383 	clz	r3, r3
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	f003 031f 	and.w	r3, r3, #31
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	69d2      	ldr	r2, [r2, #28]
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 8001fd6:	bf00      	nop
 8001fd8:	371c      	adds	r7, #28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	58026000 	.word	0x58026000

08001fe8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b087      	sub	sp, #28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
 8001ff4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	3360      	adds	r3, #96	@ 0x60
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	009b      	lsls	r3, r3, #2
 8002000:	4413      	add	r3, r2
 8002002:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	4a10      	ldr	r2, [pc, #64]	@ (8002048 <LL_ADC_SetOffset+0x60>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d10b      	bne.n	8002024 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002016:	683b      	ldr	r3, [r7, #0]
 8002018:	4313      	orrs	r3, r2
 800201a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8002022:	e00b      	b.n	800203c <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	430b      	orrs	r3, r1
 8002036:	431a      	orrs	r2, r3
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	601a      	str	r2, [r3, #0]
}
 800203c:	bf00      	nop
 800203e:	371c      	adds	r7, #28
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	58026000 	.word	0x58026000

0800204c <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800204c:	b480      	push	{r7}
 800204e:	b085      	sub	sp, #20
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	3360      	adds	r3, #96	@ 0x60
 800205a:	461a      	mov	r2, r3
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	4413      	add	r3, r2
 8002062:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800206c:	4618      	mov	r0, r3
 800206e:	3714      	adds	r7, #20
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	691b      	ldr	r3, [r3, #16]
 8002088:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	f003 031f 	and.w	r3, r3, #31
 8002092:	6879      	ldr	r1, [r7, #4]
 8002094:	fa01 f303 	lsl.w	r3, r1, r3
 8002098:	431a      	orrs	r2, r3
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	611a      	str	r2, [r3, #16]
}
 800209e:	bf00      	nop
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
	...

080020ac <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b087      	sub	sp, #28
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	4a0c      	ldr	r2, [pc, #48]	@ (80020ec <LL_ADC_SetOffsetSignedSaturation+0x40>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d00e      	beq.n	80020de <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	3360      	adds	r3, #96	@ 0x60
 80020c4:	461a      	mov	r2, r3
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	009b      	lsls	r3, r3, #2
 80020ca:	4413      	add	r3, r2
 80020cc:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 80020ce:	697b      	ldr	r3, [r7, #20]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	431a      	orrs	r2, r3
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	601a      	str	r2, [r3, #0]
  }
}
 80020de:	bf00      	nop
 80020e0:	371c      	adds	r7, #28
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	58026000 	.word	0x58026000

080020f0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b087      	sub	sp, #28
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	4a0c      	ldr	r2, [pc, #48]	@ (8002130 <LL_ADC_SetOffsetSaturation+0x40>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d10e      	bne.n	8002122 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	3360      	adds	r3, #96	@ 0x60
 8002108:	461a      	mov	r2, r3
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4413      	add	r3, r2
 8002110:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	431a      	orrs	r2, r3
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002122:	bf00      	nop
 8002124:	371c      	adds	r7, #28
 8002126:	46bd      	mov	sp, r7
 8002128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212c:	4770      	bx	lr
 800212e:	bf00      	nop
 8002130:	58026000 	.word	0x58026000

08002134 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002134:	b480      	push	{r7}
 8002136:	b087      	sub	sp, #28
 8002138:	af00      	add	r7, sp, #0
 800213a:	60f8      	str	r0, [r7, #12]
 800213c:	60b9      	str	r1, [r7, #8]
 800213e:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	4a0c      	ldr	r2, [pc, #48]	@ (8002174 <LL_ADC_SetOffsetSign+0x40>)
 8002144:	4293      	cmp	r3, r2
 8002146:	d10e      	bne.n	8002166 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	3360      	adds	r3, #96	@ 0x60
 800214c:	461a      	mov	r2, r3
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	431a      	orrs	r2, r3
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002166:	bf00      	nop
 8002168:	371c      	adds	r7, #28
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	58026000 	.word	0x58026000

08002178 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002178:	b480      	push	{r7}
 800217a:	b087      	sub	sp, #28
 800217c:	af00      	add	r7, sp, #0
 800217e:	60f8      	str	r0, [r7, #12]
 8002180:	60b9      	str	r1, [r7, #8]
 8002182:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	3360      	adds	r3, #96	@ 0x60
 8002188:	461a      	mov	r2, r3
 800218a:	68bb      	ldr	r3, [r7, #8]
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	4413      	add	r3, r2
 8002190:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	4a0c      	ldr	r2, [pc, #48]	@ (80021c8 <LL_ADC_SetOffsetState+0x50>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d108      	bne.n	80021ac <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	431a      	orrs	r2, r3
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 80021aa:	e007      	b.n	80021bc <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	431a      	orrs	r2, r3
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	601a      	str	r2, [r3, #0]
}
 80021bc:	bf00      	nop
 80021be:	371c      	adds	r7, #28
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr
 80021c8:	58026000 	.word	0x58026000

080021cc <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b087      	sub	sp, #28
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	3330      	adds	r3, #48	@ 0x30
 80021dc:	461a      	mov	r2, r3
 80021de:	68bb      	ldr	r3, [r7, #8]
 80021e0:	0a1b      	lsrs	r3, r3, #8
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	f003 030c 	and.w	r3, r3, #12
 80021e8:	4413      	add	r3, r2
 80021ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	f003 031f 	and.w	r3, r3, #31
 80021f6:	211f      	movs	r1, #31
 80021f8:	fa01 f303 	lsl.w	r3, r1, r3
 80021fc:	43db      	mvns	r3, r3
 80021fe:	401a      	ands	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	0e9b      	lsrs	r3, r3, #26
 8002204:	f003 011f 	and.w	r1, r3, #31
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	f003 031f 	and.w	r3, r3, #31
 800220e:	fa01 f303 	lsl.w	r3, r1, r3
 8002212:	431a      	orrs	r2, r3
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002218:	bf00      	nop
 800221a:	371c      	adds	r7, #28
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002224:	b480      	push	{r7}
 8002226:	b087      	sub	sp, #28
 8002228:	af00      	add	r7, sp, #0
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	60b9      	str	r1, [r7, #8]
 800222e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	3314      	adds	r3, #20
 8002234:	461a      	mov	r2, r3
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	0e5b      	lsrs	r3, r3, #25
 800223a:	009b      	lsls	r3, r3, #2
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	4413      	add	r3, r2
 8002242:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	681a      	ldr	r2, [r3, #0]
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	0d1b      	lsrs	r3, r3, #20
 800224c:	f003 031f 	and.w	r3, r3, #31
 8002250:	2107      	movs	r1, #7
 8002252:	fa01 f303 	lsl.w	r3, r1, r3
 8002256:	43db      	mvns	r3, r3
 8002258:	401a      	ands	r2, r3
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	0d1b      	lsrs	r3, r3, #20
 800225e:	f003 031f 	and.w	r3, r3, #31
 8002262:	6879      	ldr	r1, [r7, #4]
 8002264:	fa01 f303 	lsl.w	r3, r1, r3
 8002268:	431a      	orrs	r2, r3
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800226e:	bf00      	nop
 8002270:	371c      	adds	r7, #28
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
	...

0800227c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800227c:	b480      	push	{r7}
 800227e:	b085      	sub	sp, #20
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	4a1a      	ldr	r2, [pc, #104]	@ (80022f4 <LL_ADC_SetChannelSingleDiff+0x78>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d115      	bne.n	80022bc <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800229c:	43db      	mvns	r3, r3
 800229e:	401a      	ands	r2, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	f003 0318 	and.w	r3, r3, #24
 80022a6:	4914      	ldr	r1, [pc, #80]	@ (80022f8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80022a8:	40d9      	lsrs	r1, r3
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	400b      	ands	r3, r1
 80022ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80022b2:	431a      	orrs	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80022ba:	e014      	b.n	80022e6 <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80022c8:	43db      	mvns	r3, r3
 80022ca:	401a      	ands	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f003 0318 	and.w	r3, r3, #24
 80022d2:	4909      	ldr	r1, [pc, #36]	@ (80022f8 <LL_ADC_SetChannelSingleDiff+0x7c>)
 80022d4:	40d9      	lsrs	r1, r3
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	400b      	ands	r3, r1
 80022da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80022de:	431a      	orrs	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 80022e6:	bf00      	nop
 80022e8:	3714      	adds	r7, #20
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop
 80022f4:	58026000 	.word	0x58026000
 80022f8:	000fffff 	.word	0x000fffff

080022fc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689a      	ldr	r2, [r3, #8]
 8002308:	4b04      	ldr	r3, [pc, #16]	@ (800231c <LL_ADC_DisableDeepPowerDown+0x20>)
 800230a:	4013      	ands	r3, r2
 800230c:	687a      	ldr	r2, [r7, #4]
 800230e:	6093      	str	r3, [r2, #8]
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr
 800231c:	5fffffc0 	.word	0x5fffffc0

08002320 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	689b      	ldr	r3, [r3, #8]
 800232c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002330:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002334:	d101      	bne.n	800233a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002336:	2301      	movs	r3, #1
 8002338:	e000      	b.n	800233c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002346:	4770      	bx	lr

08002348 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002348:	b480      	push	{r7}
 800234a:	b083      	sub	sp, #12
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	689a      	ldr	r2, [r3, #8]
 8002354:	4b05      	ldr	r3, [pc, #20]	@ (800236c <LL_ADC_EnableInternalRegulator+0x24>)
 8002356:	4013      	ands	r3, r2
 8002358:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	6fffffc0 	.word	0x6fffffc0

08002370 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002370:	b480      	push	{r7}
 8002372:	b083      	sub	sp, #12
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002380:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002384:	d101      	bne.n	800238a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	370c      	adds	r7, #12
 8002390:	46bd      	mov	sp, r7
 8002392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002396:	4770      	bx	lr

08002398 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	689b      	ldr	r3, [r3, #8]
 80023a4:	f003 0301 	and.w	r3, r3, #1
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d101      	bne.n	80023b0 <LL_ADC_IsEnabled+0x18>
 80023ac:	2301      	movs	r3, #1
 80023ae:	e000      	b.n	80023b2 <LL_ADC_IsEnabled+0x1a>
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	370c      	adds	r7, #12
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr

080023be <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023be:	b480      	push	{r7}
 80023c0:	b083      	sub	sp, #12
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 0304 	and.w	r3, r3, #4
 80023ce:	2b04      	cmp	r3, #4
 80023d0:	d101      	bne.n	80023d6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80023d2:	2301      	movs	r3, #1
 80023d4:	e000      	b.n	80023d8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80023d6:	2300      	movs	r3, #0
}
 80023d8:	4618      	mov	r0, r3
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	2b08      	cmp	r3, #8
 80023f6:	d101      	bne.n	80023fc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80023f8:	2301      	movs	r3, #1
 80023fa:	e000      	b.n	80023fe <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
	...

0800240c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800240c:	b590      	push	{r4, r7, lr}
 800240e:	b089      	sub	sp, #36	@ 0x24
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002414:	2300      	movs	r3, #0
 8002416:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002418:	2300      	movs	r3, #0
 800241a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e1ee      	b.n	8002804 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002430:	2b00      	cmp	r3, #0
 8002432:	d109      	bne.n	8002448 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f7fe f9e1 	bl	80007fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2200      	movs	r2, #0
 800243e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2200      	movs	r2, #0
 8002444:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff67 	bl	8002320 <LL_ADC_IsDeepPowerDownEnabled>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d004      	beq.n	8002462 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff ff4d 	bl	80022fc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	4618      	mov	r0, r3
 8002468:	f7ff ff82 	bl	8002370 <LL_ADC_IsInternalRegulatorEnabled>
 800246c:	4603      	mov	r3, r0
 800246e:	2b00      	cmp	r3, #0
 8002470:	d114      	bne.n	800249c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f7ff ff66 	bl	8002348 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800247c:	4b8e      	ldr	r3, [pc, #568]	@ (80026b8 <HAL_ADC_Init+0x2ac>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	099b      	lsrs	r3, r3, #6
 8002482:	4a8e      	ldr	r2, [pc, #568]	@ (80026bc <HAL_ADC_Init+0x2b0>)
 8002484:	fba2 2303 	umull	r2, r3, r2, r3
 8002488:	099b      	lsrs	r3, r3, #6
 800248a:	3301      	adds	r3, #1
 800248c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800248e:	e002      	b.n	8002496 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	3b01      	subs	r3, #1
 8002494:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d1f9      	bne.n	8002490 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff ff65 	bl	8002370 <LL_ADC_IsInternalRegulatorEnabled>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d10d      	bne.n	80024c8 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024b0:	f043 0210 	orr.w	r2, r3, #16
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80024bc:	f043 0201 	orr.w	r2, r3, #1
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 80024c4:	2301      	movs	r3, #1
 80024c6:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f7ff ff76 	bl	80023be <LL_ADC_REG_IsConversionOngoing>
 80024d2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024d8:	f003 0310 	and.w	r3, r3, #16
 80024dc:	2b00      	cmp	r3, #0
 80024de:	f040 8188 	bne.w	80027f2 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	f040 8184 	bne.w	80027f2 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024ee:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80024f2:	f043 0202 	orr.w	r2, r3, #2
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	4618      	mov	r0, r3
 8002500:	f7ff ff4a 	bl	8002398 <LL_ADC_IsEnabled>
 8002504:	4603      	mov	r3, r0
 8002506:	2b00      	cmp	r3, #0
 8002508:	d136      	bne.n	8002578 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a6c      	ldr	r2, [pc, #432]	@ (80026c0 <HAL_ADC_Init+0x2b4>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d004      	beq.n	800251e <HAL_ADC_Init+0x112>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a6a      	ldr	r2, [pc, #424]	@ (80026c4 <HAL_ADC_Init+0x2b8>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d10e      	bne.n	800253c <HAL_ADC_Init+0x130>
 800251e:	4868      	ldr	r0, [pc, #416]	@ (80026c0 <HAL_ADC_Init+0x2b4>)
 8002520:	f7ff ff3a 	bl	8002398 <LL_ADC_IsEnabled>
 8002524:	4604      	mov	r4, r0
 8002526:	4867      	ldr	r0, [pc, #412]	@ (80026c4 <HAL_ADC_Init+0x2b8>)
 8002528:	f7ff ff36 	bl	8002398 <LL_ADC_IsEnabled>
 800252c:	4603      	mov	r3, r0
 800252e:	4323      	orrs	r3, r4
 8002530:	2b00      	cmp	r3, #0
 8002532:	bf0c      	ite	eq
 8002534:	2301      	moveq	r3, #1
 8002536:	2300      	movne	r3, #0
 8002538:	b2db      	uxtb	r3, r3
 800253a:	e008      	b.n	800254e <HAL_ADC_Init+0x142>
 800253c:	4862      	ldr	r0, [pc, #392]	@ (80026c8 <HAL_ADC_Init+0x2bc>)
 800253e:	f7ff ff2b 	bl	8002398 <LL_ADC_IsEnabled>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	bf0c      	ite	eq
 8002548:	2301      	moveq	r3, #1
 800254a:	2300      	movne	r3, #0
 800254c:	b2db      	uxtb	r3, r3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d012      	beq.n	8002578 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	4a5a      	ldr	r2, [pc, #360]	@ (80026c0 <HAL_ADC_Init+0x2b4>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d004      	beq.n	8002566 <HAL_ADC_Init+0x15a>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a58      	ldr	r2, [pc, #352]	@ (80026c4 <HAL_ADC_Init+0x2b8>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d101      	bne.n	800256a <HAL_ADC_Init+0x15e>
 8002566:	4a59      	ldr	r2, [pc, #356]	@ (80026cc <HAL_ADC_Init+0x2c0>)
 8002568:	e000      	b.n	800256c <HAL_ADC_Init+0x160>
 800256a:	4a59      	ldr	r2, [pc, #356]	@ (80026d0 <HAL_ADC_Init+0x2c4>)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	4619      	mov	r1, r3
 8002572:	4610      	mov	r0, r2
 8002574:	f7ff fcca 	bl	8001f0c <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a52      	ldr	r2, [pc, #328]	@ (80026c8 <HAL_ADC_Init+0x2bc>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d129      	bne.n	80025d6 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	7e5b      	ldrb	r3, [r3, #25]
 8002586:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800258c:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002592:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	2b08      	cmp	r3, #8
 800259a:	d013      	beq.n	80025c4 <HAL_ADC_Init+0x1b8>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	2b0c      	cmp	r3, #12
 80025a2:	d00d      	beq.n	80025c0 <HAL_ADC_Init+0x1b4>
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	2b1c      	cmp	r3, #28
 80025aa:	d007      	beq.n	80025bc <HAL_ADC_Init+0x1b0>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	2b18      	cmp	r3, #24
 80025b2:	d101      	bne.n	80025b8 <HAL_ADC_Init+0x1ac>
 80025b4:	2318      	movs	r3, #24
 80025b6:	e006      	b.n	80025c6 <HAL_ADC_Init+0x1ba>
 80025b8:	2300      	movs	r3, #0
 80025ba:	e004      	b.n	80025c6 <HAL_ADC_Init+0x1ba>
 80025bc:	2310      	movs	r3, #16
 80025be:	e002      	b.n	80025c6 <HAL_ADC_Init+0x1ba>
 80025c0:	2308      	movs	r3, #8
 80025c2:	e000      	b.n	80025c6 <HAL_ADC_Init+0x1ba>
 80025c4:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 80025c6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025ce:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80025d0:	4313      	orrs	r3, r2
 80025d2:	61bb      	str	r3, [r7, #24]
 80025d4:	e00e      	b.n	80025f4 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	7e5b      	ldrb	r3, [r3, #25]
 80025da:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025e0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80025e6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025ee:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80025f0:	4313      	orrs	r3, r2
 80025f2:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d106      	bne.n	800260c <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002602:	3b01      	subs	r3, #1
 8002604:	045b      	lsls	r3, r3, #17
 8002606:	69ba      	ldr	r2, [r7, #24]
 8002608:	4313      	orrs	r3, r2
 800260a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002610:	2b00      	cmp	r3, #0
 8002612:	d009      	beq.n	8002628 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002618:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002620:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	4313      	orrs	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a26      	ldr	r2, [pc, #152]	@ (80026c8 <HAL_ADC_Init+0x2bc>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d115      	bne.n	800265e <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68da      	ldr	r2, [r3, #12]
 8002638:	4b26      	ldr	r3, [pc, #152]	@ (80026d4 <HAL_ADC_Init+0x2c8>)
 800263a:	4013      	ands	r3, r2
 800263c:	687a      	ldr	r2, [r7, #4]
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	69b9      	ldr	r1, [r7, #24]
 8002642:	430b      	orrs	r3, r1
 8002644:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	691b      	ldr	r3, [r3, #16]
 800264c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	430a      	orrs	r2, r1
 800265a:	611a      	str	r2, [r3, #16]
 800265c:	e009      	b.n	8002672 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	68da      	ldr	r2, [r3, #12]
 8002664:	4b1c      	ldr	r3, [pc, #112]	@ (80026d8 <HAL_ADC_Init+0x2cc>)
 8002666:	4013      	ands	r3, r2
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6812      	ldr	r2, [r2, #0]
 800266c:	69b9      	ldr	r1, [r7, #24]
 800266e:	430b      	orrs	r3, r1
 8002670:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4618      	mov	r0, r3
 8002678:	f7ff fea1 	bl	80023be <LL_ADC_REG_IsConversionOngoing>
 800267c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff feae 	bl	80023e4 <LL_ADC_INJ_IsConversionOngoing>
 8002688:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	2b00      	cmp	r3, #0
 800268e:	f040 808e 	bne.w	80027ae <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2b00      	cmp	r3, #0
 8002696:	f040 808a 	bne.w	80027ae <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4a0a      	ldr	r2, [pc, #40]	@ (80026c8 <HAL_ADC_Init+0x2bc>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d11b      	bne.n	80026dc <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	7e1b      	ldrb	r3, [r3, #24]
 80026a8:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80026b0:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
 80026b6:	e018      	b.n	80026ea <HAL_ADC_Init+0x2de>
 80026b8:	2400000c 	.word	0x2400000c
 80026bc:	053e2d63 	.word	0x053e2d63
 80026c0:	40022000 	.word	0x40022000
 80026c4:	40022100 	.word	0x40022100
 80026c8:	58026000 	.word	0x58026000
 80026cc:	40022300 	.word	0x40022300
 80026d0:	58026300 	.word	0x58026300
 80026d4:	fff04007 	.word	0xfff04007
 80026d8:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	7e1b      	ldrb	r3, [r3, #24]
 80026e0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80026e6:	4313      	orrs	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68da      	ldr	r2, [r3, #12]
 80026f0:	4b46      	ldr	r3, [pc, #280]	@ (800280c <HAL_ADC_Init+0x400>)
 80026f2:	4013      	ands	r3, r2
 80026f4:	687a      	ldr	r2, [r7, #4]
 80026f6:	6812      	ldr	r2, [r2, #0]
 80026f8:	69b9      	ldr	r1, [r7, #24]
 80026fa:	430b      	orrs	r3, r1
 80026fc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002704:	2b01      	cmp	r3, #1
 8002706:	d137      	bne.n	8002778 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800270c:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a3f      	ldr	r2, [pc, #252]	@ (8002810 <HAL_ADC_Init+0x404>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d116      	bne.n	8002746 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	691a      	ldr	r2, [r3, #16]
 800271e:	4b3d      	ldr	r3, [pc, #244]	@ (8002814 <HAL_ADC_Init+0x408>)
 8002720:	4013      	ands	r3, r2
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800272a:	4311      	orrs	r1, r2
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002730:	4311      	orrs	r1, r2
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002736:	430a      	orrs	r2, r1
 8002738:	431a      	orrs	r2, r3
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f042 0201 	orr.w	r2, r2, #1
 8002742:	611a      	str	r2, [r3, #16]
 8002744:	e020      	b.n	8002788 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	4b32      	ldr	r3, [pc, #200]	@ (8002818 <HAL_ADC_Init+0x40c>)
 800274e:	4013      	ands	r3, r2
 8002750:	687a      	ldr	r2, [r7, #4]
 8002752:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002754:	3a01      	subs	r2, #1
 8002756:	0411      	lsls	r1, r2, #16
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800275c:	4311      	orrs	r1, r2
 800275e:	687a      	ldr	r2, [r7, #4]
 8002760:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002762:	4311      	orrs	r1, r2
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8002768:	430a      	orrs	r2, r1
 800276a:	431a      	orrs	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f042 0201 	orr.w	r2, r2, #1
 8002774:	611a      	str	r2, [r3, #16]
 8002776:	e007      	b.n	8002788 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	691a      	ldr	r2, [r3, #16]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f022 0201 	bic.w	r2, r2, #1
 8002786:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	430a      	orrs	r2, r1
 800279c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002810 <HAL_ADC_Init+0x404>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d002      	beq.n	80027ae <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f000 fd0b 	bl	80031c4 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	691b      	ldr	r3, [r3, #16]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d10c      	bne.n	80027d0 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027bc:	f023 010f 	bic.w	r1, r3, #15
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	69db      	ldr	r3, [r3, #28]
 80027c4:	1e5a      	subs	r2, r3, #1
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	430a      	orrs	r2, r1
 80027cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80027ce:	e007      	b.n	80027e0 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 020f 	bic.w	r2, r2, #15
 80027de:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027e4:	f023 0303 	bic.w	r3, r3, #3
 80027e8:	f043 0201 	orr.w	r2, r3, #1
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	661a      	str	r2, [r3, #96]	@ 0x60
 80027f0:	e007      	b.n	8002802 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027f6:	f043 0210 	orr.w	r2, r3, #16
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002802:	7ffb      	ldrb	r3, [r7, #31]
}
 8002804:	4618      	mov	r0, r3
 8002806:	3724      	adds	r7, #36	@ 0x24
 8002808:	46bd      	mov	sp, r7
 800280a:	bd90      	pop	{r4, r7, pc}
 800280c:	ffffbffc 	.word	0xffffbffc
 8002810:	58026000 	.word	0x58026000
 8002814:	fc00f81f 	.word	0xfc00f81f
 8002818:	fc00f81e 	.word	0xfc00f81e

0800281c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800281c:	b590      	push	{r4, r7, lr}
 800281e:	b0a5      	sub	sp, #148	@ 0x94
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002826:	2300      	movs	r3, #0
 8002828:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800282c:	2300      	movs	r3, #0
 800282e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002836:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	4aa4      	ldr	r2, [pc, #656]	@ (8002ad0 <HAL_ADC_ConfigChannel+0x2b4>)
 800283e:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002846:	2b01      	cmp	r3, #1
 8002848:	d102      	bne.n	8002850 <HAL_ADC_ConfigChannel+0x34>
 800284a:	2302      	movs	r3, #2
 800284c:	f000 bca2 	b.w	8003194 <HAL_ADC_ConfigChannel+0x978>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff fdae 	bl	80023be <LL_ADC_REG_IsConversionOngoing>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	f040 8486 	bne.w	8003176 <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	2b00      	cmp	r3, #0
 8002870:	db31      	blt.n	80028d6 <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a97      	ldr	r2, [pc, #604]	@ (8002ad4 <HAL_ADC_ConfigChannel+0x2b8>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d02c      	beq.n	80028d6 <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002884:	2b00      	cmp	r3, #0
 8002886:	d108      	bne.n	800289a <HAL_ADC_ConfigChannel+0x7e>
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	0e9b      	lsrs	r3, r3, #26
 800288e:	f003 031f 	and.w	r3, r3, #31
 8002892:	2201      	movs	r2, #1
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	e016      	b.n	80028c8 <HAL_ADC_ConfigChannel+0xac>
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80028a2:	fa93 f3a3 	rbit	r3, r3
 80028a6:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80028a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80028aa:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80028ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d101      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 80028b2:	2320      	movs	r3, #32
 80028b4:	e003      	b.n	80028be <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 80028b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80028b8:	fab3 f383 	clz	r3, r3
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	f003 031f 	and.w	r3, r3, #31
 80028c2:	2201      	movs	r2, #1
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	687a      	ldr	r2, [r7, #4]
 80028ca:	6812      	ldr	r2, [r2, #0]
 80028cc:	69d1      	ldr	r1, [r2, #28]
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	6812      	ldr	r2, [r2, #0]
 80028d2:	430b      	orrs	r3, r1
 80028d4:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6818      	ldr	r0, [r3, #0]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	6859      	ldr	r1, [r3, #4]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	461a      	mov	r2, r3
 80028e4:	f7ff fc72 	bl	80021cc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff fd66 	bl	80023be <LL_ADC_REG_IsConversionOngoing>
 80028f2:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7ff fd72 	bl	80023e4 <LL_ADC_INJ_IsConversionOngoing>
 8002900:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002904:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002908:	2b00      	cmp	r3, #0
 800290a:	f040 824a 	bne.w	8002da2 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800290e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002912:	2b00      	cmp	r3, #0
 8002914:	f040 8245 	bne.w	8002da2 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6818      	ldr	r0, [r3, #0]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	6819      	ldr	r1, [r3, #0]
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	461a      	mov	r2, r3
 8002926:	f7ff fc7d 	bl	8002224 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a69      	ldr	r2, [pc, #420]	@ (8002ad4 <HAL_ADC_ConfigChannel+0x2b8>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d10d      	bne.n	8002950 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	695a      	ldr	r2, [r3, #20]
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	08db      	lsrs	r3, r3, #3
 8002940:	f003 0303 	and.w	r3, r3, #3
 8002944:	005b      	lsls	r3, r3, #1
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800294e:	e032      	b.n	80029b6 <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002950:	4b61      	ldr	r3, [pc, #388]	@ (8002ad8 <HAL_ADC_ConfigChannel+0x2bc>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800295c:	d10b      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x15a>
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	695a      	ldr	r2, [r3, #20]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	089b      	lsrs	r3, r3, #2
 800296a:	f003 0307 	and.w	r3, r3, #7
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	e01d      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x196>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f003 0310 	and.w	r3, r3, #16
 8002980:	2b00      	cmp	r3, #0
 8002982:	d10b      	bne.n	800299c <HAL_ADC_ConfigChannel+0x180>
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	695a      	ldr	r2, [r3, #20]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	089b      	lsrs	r3, r3, #2
 8002990:	f003 0307 	and.w	r3, r3, #7
 8002994:	005b      	lsls	r3, r3, #1
 8002996:	fa02 f303 	lsl.w	r3, r2, r3
 800299a:	e00a      	b.n	80029b2 <HAL_ADC_ConfigChannel+0x196>
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	695a      	ldr	r2, [r3, #20]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	089b      	lsrs	r3, r3, #2
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	005b      	lsls	r3, r3, #1
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	d048      	beq.n	8002a50 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6818      	ldr	r0, [r3, #0]
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	6919      	ldr	r1, [r3, #16]
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80029ce:	f7ff fb0b 	bl	8001fe8 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a3f      	ldr	r2, [pc, #252]	@ (8002ad4 <HAL_ADC_ConfigChannel+0x2b8>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d119      	bne.n	8002a10 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6818      	ldr	r0, [r3, #0]
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	6919      	ldr	r1, [r3, #16]
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	69db      	ldr	r3, [r3, #28]
 80029e8:	461a      	mov	r2, r3
 80029ea:	f7ff fba3 	bl	8002134 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6818      	ldr	r0, [r3, #0]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	6919      	ldr	r1, [r3, #16]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	d102      	bne.n	8002a06 <HAL_ADC_ConfigChannel+0x1ea>
 8002a00:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a04:	e000      	b.n	8002a08 <HAL_ADC_ConfigChannel+0x1ec>
 8002a06:	2300      	movs	r3, #0
 8002a08:	461a      	mov	r2, r3
 8002a0a:	f7ff fb71 	bl	80020f0 <LL_ADC_SetOffsetSaturation>
 8002a0e:	e1c8      	b.n	8002da2 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6818      	ldr	r0, [r3, #0]
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	6919      	ldr	r1, [r3, #16]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d102      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x20c>
 8002a22:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002a26:	e000      	b.n	8002a2a <HAL_ADC_ConfigChannel+0x20e>
 8002a28:	2300      	movs	r3, #0
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	f7ff fb3e 	bl	80020ac <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	6818      	ldr	r0, [r3, #0]
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	6919      	ldr	r1, [r3, #16]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	7e1b      	ldrb	r3, [r3, #24]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d102      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x22a>
 8002a40:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a44:	e000      	b.n	8002a48 <HAL_ADC_ConfigChannel+0x22c>
 8002a46:	2300      	movs	r3, #0
 8002a48:	461a      	mov	r2, r3
 8002a4a:	f7ff fb15 	bl	8002078 <LL_ADC_SetDataRightShift>
 8002a4e:	e1a8      	b.n	8002da2 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a1f      	ldr	r2, [pc, #124]	@ (8002ad4 <HAL_ADC_ConfigChannel+0x2b8>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	f040 815b 	bne.w	8002d12 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2100      	movs	r1, #0
 8002a62:	4618      	mov	r0, r3
 8002a64:	f7ff faf2 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d10a      	bne.n	8002a88 <HAL_ADC_ConfigChannel+0x26c>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	2100      	movs	r1, #0
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7ff fae7 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002a7e:	4603      	mov	r3, r0
 8002a80:	0e9b      	lsrs	r3, r3, #26
 8002a82:	f003 021f 	and.w	r2, r3, #31
 8002a86:	e017      	b.n	8002ab8 <HAL_ADC_ConfigChannel+0x29c>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7ff fadc 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002a94:	4603      	mov	r3, r0
 8002a96:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a98:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002a9a:	fa93 f3a3 	rbit	r3, r3
 8002a9e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8002aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002aa2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8002aa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d101      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002aaa:	2320      	movs	r3, #32
 8002aac:	e003      	b.n	8002ab6 <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8002aae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002ab0:	fab3 f383 	clz	r3, r3
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d10b      	bne.n	8002adc <HAL_ADC_ConfigChannel+0x2c0>
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	0e9b      	lsrs	r3, r3, #26
 8002aca:	f003 031f 	and.w	r3, r3, #31
 8002ace:	e017      	b.n	8002b00 <HAL_ADC_ConfigChannel+0x2e4>
 8002ad0:	47ff0000 	.word	0x47ff0000
 8002ad4:	58026000 	.word	0x58026000
 8002ad8:	5c001000 	.word	0x5c001000
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ae4:	fa93 f3a3 	rbit	r3, r3
 8002ae8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8002aea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002aec:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002aee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 8002af4:	2320      	movs	r3, #32
 8002af6:	e003      	b.n	8002b00 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 8002af8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002afa:	fab3 f383 	clz	r3, r3
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	429a      	cmp	r2, r3
 8002b02:	d106      	bne.n	8002b12 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2200      	movs	r2, #0
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff fb33 	bl	8002178 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2101      	movs	r1, #1
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff fa97 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d10a      	bne.n	8002b3e <HAL_ADC_ConfigChannel+0x322>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2101      	movs	r1, #1
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff fa8c 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002b34:	4603      	mov	r3, r0
 8002b36:	0e9b      	lsrs	r3, r3, #26
 8002b38:	f003 021f 	and.w	r2, r3, #31
 8002b3c:	e017      	b.n	8002b6e <HAL_ADC_ConfigChannel+0x352>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2101      	movs	r1, #1
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff fa81 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b4e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b50:	fa93 f3a3 	rbit	r3, r3
 8002b54:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002b56:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002b58:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002b5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8002b60:	2320      	movs	r3, #32
 8002b62:	e003      	b.n	8002b6c <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8002b64:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b66:	fab3 f383 	clz	r3, r3
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d105      	bne.n	8002b86 <HAL_ADC_ConfigChannel+0x36a>
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	0e9b      	lsrs	r3, r3, #26
 8002b80:	f003 031f 	and.w	r3, r3, #31
 8002b84:	e011      	b.n	8002baa <HAL_ADC_ConfigChannel+0x38e>
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b8e:	fa93 f3a3 	rbit	r3, r3
 8002b92:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002b94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002b96:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8002b98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002b9e:	2320      	movs	r3, #32
 8002ba0:	e003      	b.n	8002baa <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8002ba2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ba4:	fab3 f383 	clz	r3, r3
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	429a      	cmp	r2, r3
 8002bac:	d106      	bne.n	8002bbc <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	2101      	movs	r1, #1
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff fade 	bl	8002178 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2102      	movs	r1, #2
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff fa42 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10a      	bne.n	8002be8 <HAL_ADC_ConfigChannel+0x3cc>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2102      	movs	r1, #2
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff fa37 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002bde:	4603      	mov	r3, r0
 8002be0:	0e9b      	lsrs	r3, r3, #26
 8002be2:	f003 021f 	and.w	r2, r3, #31
 8002be6:	e017      	b.n	8002c18 <HAL_ADC_ConfigChannel+0x3fc>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2102      	movs	r1, #2
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fa2c 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bfa:	fa93 f3a3 	rbit	r3, r3
 8002bfe:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002c00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002c04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002c0a:	2320      	movs	r3, #32
 8002c0c:	e003      	b.n	8002c16 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002c0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c10:	fab3 f383 	clz	r3, r3
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	461a      	mov	r2, r3
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d105      	bne.n	8002c30 <HAL_ADC_ConfigChannel+0x414>
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	0e9b      	lsrs	r3, r3, #26
 8002c2a:	f003 031f 	and.w	r3, r3, #31
 8002c2e:	e011      	b.n	8002c54 <HAL_ADC_ConfigChannel+0x438>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c38:	fa93 f3a3 	rbit	r3, r3
 8002c3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c40:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d101      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002c48:	2320      	movs	r3, #32
 8002c4a:	e003      	b.n	8002c54 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c4e:	fab3 f383 	clz	r3, r3
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d106      	bne.n	8002c66 <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2102      	movs	r1, #2
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff fa89 	bl	8002178 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2103      	movs	r1, #3
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff f9ed 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002c72:	4603      	mov	r3, r0
 8002c74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d10a      	bne.n	8002c92 <HAL_ADC_ConfigChannel+0x476>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2103      	movs	r1, #3
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7ff f9e2 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	0e9b      	lsrs	r3, r3, #26
 8002c8c:	f003 021f 	and.w	r2, r3, #31
 8002c90:	e017      	b.n	8002cc2 <HAL_ADC_ConfigChannel+0x4a6>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	2103      	movs	r1, #3
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7ff f9d7 	bl	800204c <LL_ADC_GetOffsetChannel>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca2:	6a3b      	ldr	r3, [r7, #32]
 8002ca4:	fa93 f3a3 	rbit	r3, r3
 8002ca8:	61fb      	str	r3, [r7, #28]
  return result;
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002cae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002cb4:	2320      	movs	r3, #32
 8002cb6:	e003      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cba:	fab3 f383 	clz	r3, r3
 8002cbe:	b2db      	uxtb	r3, r3
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d105      	bne.n	8002cda <HAL_ADC_ConfigChannel+0x4be>
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	0e9b      	lsrs	r3, r3, #26
 8002cd4:	f003 031f 	and.w	r3, r3, #31
 8002cd8:	e011      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x4e2>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	fa93 f3a3 	rbit	r3, r3
 8002ce6:	613b      	str	r3, [r7, #16]
  return result;
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 8002cf2:	2320      	movs	r3, #32
 8002cf4:	e003      	b.n	8002cfe <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 8002cf6:	69bb      	ldr	r3, [r7, #24]
 8002cf8:	fab3 f383 	clz	r3, r3
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d14f      	bne.n	8002da2 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2200      	movs	r2, #0
 8002d08:	2103      	movs	r1, #3
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff fa34 	bl	8002178 <LL_ADC_SetOffsetState>
 8002d10:	e047      	b.n	8002da2 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d18:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	069b      	lsls	r3, r3, #26
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d107      	bne.n	8002d36 <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002d34:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002d3c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	069b      	lsls	r3, r3, #26
 8002d46:	429a      	cmp	r2, r3
 8002d48:	d107      	bne.n	8002d5a <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002d58:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d60:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	069b      	lsls	r3, r3, #26
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d107      	bne.n	8002d7e <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002d7c:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002d84:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	069b      	lsls	r3, r3, #26
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d107      	bne.n	8002da2 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002da0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff faf6 	bl	8002398 <LL_ADC_IsEnabled>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f040 81ea 	bne.w	8003188 <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6818      	ldr	r0, [r3, #0]
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	6819      	ldr	r1, [r3, #0]
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	f7ff fa5b 	bl	800227c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	4a7a      	ldr	r2, [pc, #488]	@ (8002fb4 <HAL_ADC_ConfigChannel+0x798>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	f040 80e0 	bne.w	8002f92 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4977      	ldr	r1, [pc, #476]	@ (8002fb8 <HAL_ADC_ConfigChannel+0x79c>)
 8002ddc:	428b      	cmp	r3, r1
 8002dde:	d147      	bne.n	8002e70 <HAL_ADC_ConfigChannel+0x654>
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4975      	ldr	r1, [pc, #468]	@ (8002fbc <HAL_ADC_ConfigChannel+0x7a0>)
 8002de6:	428b      	cmp	r3, r1
 8002de8:	d040      	beq.n	8002e6c <HAL_ADC_ConfigChannel+0x650>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	4974      	ldr	r1, [pc, #464]	@ (8002fc0 <HAL_ADC_ConfigChannel+0x7a4>)
 8002df0:	428b      	cmp	r3, r1
 8002df2:	d039      	beq.n	8002e68 <HAL_ADC_ConfigChannel+0x64c>
 8002df4:	683b      	ldr	r3, [r7, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4972      	ldr	r1, [pc, #456]	@ (8002fc4 <HAL_ADC_ConfigChannel+0x7a8>)
 8002dfa:	428b      	cmp	r3, r1
 8002dfc:	d032      	beq.n	8002e64 <HAL_ADC_ConfigChannel+0x648>
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4971      	ldr	r1, [pc, #452]	@ (8002fc8 <HAL_ADC_ConfigChannel+0x7ac>)
 8002e04:	428b      	cmp	r3, r1
 8002e06:	d02b      	beq.n	8002e60 <HAL_ADC_ConfigChannel+0x644>
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	496f      	ldr	r1, [pc, #444]	@ (8002fcc <HAL_ADC_ConfigChannel+0x7b0>)
 8002e0e:	428b      	cmp	r3, r1
 8002e10:	d024      	beq.n	8002e5c <HAL_ADC_ConfigChannel+0x640>
 8002e12:	683b      	ldr	r3, [r7, #0]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	496e      	ldr	r1, [pc, #440]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7b4>)
 8002e18:	428b      	cmp	r3, r1
 8002e1a:	d01d      	beq.n	8002e58 <HAL_ADC_ConfigChannel+0x63c>
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	496c      	ldr	r1, [pc, #432]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x7b8>)
 8002e22:	428b      	cmp	r3, r1
 8002e24:	d016      	beq.n	8002e54 <HAL_ADC_ConfigChannel+0x638>
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	496b      	ldr	r1, [pc, #428]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x7bc>)
 8002e2c:	428b      	cmp	r3, r1
 8002e2e:	d00f      	beq.n	8002e50 <HAL_ADC_ConfigChannel+0x634>
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4969      	ldr	r1, [pc, #420]	@ (8002fdc <HAL_ADC_ConfigChannel+0x7c0>)
 8002e36:	428b      	cmp	r3, r1
 8002e38:	d008      	beq.n	8002e4c <HAL_ADC_ConfigChannel+0x630>
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4968      	ldr	r1, [pc, #416]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002e40:	428b      	cmp	r3, r1
 8002e42:	d101      	bne.n	8002e48 <HAL_ADC_ConfigChannel+0x62c>
 8002e44:	4b67      	ldr	r3, [pc, #412]	@ (8002fe4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002e46:	e0a0      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	e09e      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e4c:	4b66      	ldr	r3, [pc, #408]	@ (8002fe8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002e4e:	e09c      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e50:	4b66      	ldr	r3, [pc, #408]	@ (8002fec <HAL_ADC_ConfigChannel+0x7d0>)
 8002e52:	e09a      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e54:	4b60      	ldr	r3, [pc, #384]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x7bc>)
 8002e56:	e098      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e58:	4b5e      	ldr	r3, [pc, #376]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x7b8>)
 8002e5a:	e096      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e5c:	4b64      	ldr	r3, [pc, #400]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002e5e:	e094      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e60:	4b64      	ldr	r3, [pc, #400]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002e62:	e092      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e64:	4b64      	ldr	r3, [pc, #400]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002e66:	e090      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e68:	4b64      	ldr	r3, [pc, #400]	@ (8002ffc <HAL_ADC_ConfigChannel+0x7e0>)
 8002e6a:	e08e      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	e08c      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4962      	ldr	r1, [pc, #392]	@ (8003000 <HAL_ADC_ConfigChannel+0x7e4>)
 8002e76:	428b      	cmp	r3, r1
 8002e78:	d140      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x6e0>
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	494f      	ldr	r1, [pc, #316]	@ (8002fbc <HAL_ADC_ConfigChannel+0x7a0>)
 8002e80:	428b      	cmp	r3, r1
 8002e82:	d039      	beq.n	8002ef8 <HAL_ADC_ConfigChannel+0x6dc>
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	494d      	ldr	r1, [pc, #308]	@ (8002fc0 <HAL_ADC_ConfigChannel+0x7a4>)
 8002e8a:	428b      	cmp	r3, r1
 8002e8c:	d032      	beq.n	8002ef4 <HAL_ADC_ConfigChannel+0x6d8>
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	494c      	ldr	r1, [pc, #304]	@ (8002fc4 <HAL_ADC_ConfigChannel+0x7a8>)
 8002e94:	428b      	cmp	r3, r1
 8002e96:	d02b      	beq.n	8002ef0 <HAL_ADC_ConfigChannel+0x6d4>
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	494a      	ldr	r1, [pc, #296]	@ (8002fc8 <HAL_ADC_ConfigChannel+0x7ac>)
 8002e9e:	428b      	cmp	r3, r1
 8002ea0:	d024      	beq.n	8002eec <HAL_ADC_ConfigChannel+0x6d0>
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4949      	ldr	r1, [pc, #292]	@ (8002fcc <HAL_ADC_ConfigChannel+0x7b0>)
 8002ea8:	428b      	cmp	r3, r1
 8002eaa:	d01d      	beq.n	8002ee8 <HAL_ADC_ConfigChannel+0x6cc>
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4947      	ldr	r1, [pc, #284]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7b4>)
 8002eb2:	428b      	cmp	r3, r1
 8002eb4:	d016      	beq.n	8002ee4 <HAL_ADC_ConfigChannel+0x6c8>
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4946      	ldr	r1, [pc, #280]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x7b8>)
 8002ebc:	428b      	cmp	r3, r1
 8002ebe:	d00f      	beq.n	8002ee0 <HAL_ADC_ConfigChannel+0x6c4>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4944      	ldr	r1, [pc, #272]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x7bc>)
 8002ec6:	428b      	cmp	r3, r1
 8002ec8:	d008      	beq.n	8002edc <HAL_ADC_ConfigChannel+0x6c0>
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4944      	ldr	r1, [pc, #272]	@ (8002fe0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002ed0:	428b      	cmp	r3, r1
 8002ed2:	d101      	bne.n	8002ed8 <HAL_ADC_ConfigChannel+0x6bc>
 8002ed4:	4b43      	ldr	r3, [pc, #268]	@ (8002fe4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002ed6:	e058      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002ed8:	2300      	movs	r3, #0
 8002eda:	e056      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002edc:	4b43      	ldr	r3, [pc, #268]	@ (8002fec <HAL_ADC_ConfigChannel+0x7d0>)
 8002ede:	e054      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002ee0:	4b3d      	ldr	r3, [pc, #244]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x7bc>)
 8002ee2:	e052      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002ee4:	4b3b      	ldr	r3, [pc, #236]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x7b8>)
 8002ee6:	e050      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002ee8:	4b41      	ldr	r3, [pc, #260]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002eea:	e04e      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002eec:	4b41      	ldr	r3, [pc, #260]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002eee:	e04c      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002ef0:	4b41      	ldr	r3, [pc, #260]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002ef2:	e04a      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002ef4:	4b41      	ldr	r3, [pc, #260]	@ (8002ffc <HAL_ADC_ConfigChannel+0x7e0>)
 8002ef6:	e048      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002ef8:	2301      	movs	r3, #1
 8002efa:	e046      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4940      	ldr	r1, [pc, #256]	@ (8003004 <HAL_ADC_ConfigChannel+0x7e8>)
 8002f02:	428b      	cmp	r3, r1
 8002f04:	d140      	bne.n	8002f88 <HAL_ADC_ConfigChannel+0x76c>
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	492c      	ldr	r1, [pc, #176]	@ (8002fbc <HAL_ADC_ConfigChannel+0x7a0>)
 8002f0c:	428b      	cmp	r3, r1
 8002f0e:	d039      	beq.n	8002f84 <HAL_ADC_ConfigChannel+0x768>
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	492a      	ldr	r1, [pc, #168]	@ (8002fc0 <HAL_ADC_ConfigChannel+0x7a4>)
 8002f16:	428b      	cmp	r3, r1
 8002f18:	d032      	beq.n	8002f80 <HAL_ADC_ConfigChannel+0x764>
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	4929      	ldr	r1, [pc, #164]	@ (8002fc4 <HAL_ADC_ConfigChannel+0x7a8>)
 8002f20:	428b      	cmp	r3, r1
 8002f22:	d02b      	beq.n	8002f7c <HAL_ADC_ConfigChannel+0x760>
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	4927      	ldr	r1, [pc, #156]	@ (8002fc8 <HAL_ADC_ConfigChannel+0x7ac>)
 8002f2a:	428b      	cmp	r3, r1
 8002f2c:	d024      	beq.n	8002f78 <HAL_ADC_ConfigChannel+0x75c>
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4926      	ldr	r1, [pc, #152]	@ (8002fcc <HAL_ADC_ConfigChannel+0x7b0>)
 8002f34:	428b      	cmp	r3, r1
 8002f36:	d01d      	beq.n	8002f74 <HAL_ADC_ConfigChannel+0x758>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4924      	ldr	r1, [pc, #144]	@ (8002fd0 <HAL_ADC_ConfigChannel+0x7b4>)
 8002f3e:	428b      	cmp	r3, r1
 8002f40:	d016      	beq.n	8002f70 <HAL_ADC_ConfigChannel+0x754>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4923      	ldr	r1, [pc, #140]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x7b8>)
 8002f48:	428b      	cmp	r3, r1
 8002f4a:	d00f      	beq.n	8002f6c <HAL_ADC_ConfigChannel+0x750>
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4926      	ldr	r1, [pc, #152]	@ (8002fec <HAL_ADC_ConfigChannel+0x7d0>)
 8002f52:	428b      	cmp	r3, r1
 8002f54:	d008      	beq.n	8002f68 <HAL_ADC_ConfigChannel+0x74c>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	492b      	ldr	r1, [pc, #172]	@ (8003008 <HAL_ADC_ConfigChannel+0x7ec>)
 8002f5c:	428b      	cmp	r3, r1
 8002f5e:	d101      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x748>
 8002f60:	4b2a      	ldr	r3, [pc, #168]	@ (800300c <HAL_ADC_ConfigChannel+0x7f0>)
 8002f62:	e012      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f64:	2300      	movs	r3, #0
 8002f66:	e010      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f68:	4b27      	ldr	r3, [pc, #156]	@ (8003008 <HAL_ADC_ConfigChannel+0x7ec>)
 8002f6a:	e00e      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fd8 <HAL_ADC_ConfigChannel+0x7bc>)
 8002f6e:	e00c      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f70:	4b18      	ldr	r3, [pc, #96]	@ (8002fd4 <HAL_ADC_ConfigChannel+0x7b8>)
 8002f72:	e00a      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f74:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x7d4>)
 8002f76:	e008      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f78:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x7d8>)
 8002f7a:	e006      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f7e:	e004      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f80:	4b1e      	ldr	r3, [pc, #120]	@ (8002ffc <HAL_ADC_ConfigChannel+0x7e0>)
 8002f82:	e002      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f84:	2301      	movs	r3, #1
 8002f86:	e000      	b.n	8002f8a <HAL_ADC_ConfigChannel+0x76e>
 8002f88:	2300      	movs	r3, #0
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4610      	mov	r0, r2
 8002f8e:	f7fe fff1 	bl	8001f74 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	f280 80f6 	bge.w	8003188 <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a05      	ldr	r2, [pc, #20]	@ (8002fb8 <HAL_ADC_ConfigChannel+0x79c>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d004      	beq.n	8002fb0 <HAL_ADC_ConfigChannel+0x794>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4a15      	ldr	r2, [pc, #84]	@ (8003000 <HAL_ADC_ConfigChannel+0x7e4>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d131      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x7f8>
 8002fb0:	4b17      	ldr	r3, [pc, #92]	@ (8003010 <HAL_ADC_ConfigChannel+0x7f4>)
 8002fb2:	e030      	b.n	8003016 <HAL_ADC_ConfigChannel+0x7fa>
 8002fb4:	47ff0000 	.word	0x47ff0000
 8002fb8:	40022000 	.word	0x40022000
 8002fbc:	04300002 	.word	0x04300002
 8002fc0:	08600004 	.word	0x08600004
 8002fc4:	0c900008 	.word	0x0c900008
 8002fc8:	10c00010 	.word	0x10c00010
 8002fcc:	14f00020 	.word	0x14f00020
 8002fd0:	2a000400 	.word	0x2a000400
 8002fd4:	2e300800 	.word	0x2e300800
 8002fd8:	32601000 	.word	0x32601000
 8002fdc:	43210000 	.word	0x43210000
 8002fe0:	4b840000 	.word	0x4b840000
 8002fe4:	4fb80000 	.word	0x4fb80000
 8002fe8:	47520000 	.word	0x47520000
 8002fec:	36902000 	.word	0x36902000
 8002ff0:	25b00200 	.word	0x25b00200
 8002ff4:	21800100 	.word	0x21800100
 8002ff8:	1d500080 	.word	0x1d500080
 8002ffc:	19200040 	.word	0x19200040
 8003000:	40022100 	.word	0x40022100
 8003004:	58026000 	.word	0x58026000
 8003008:	3ac04000 	.word	0x3ac04000
 800300c:	3ef08000 	.word	0x3ef08000
 8003010:	40022300 	.word	0x40022300
 8003014:	4b61      	ldr	r3, [pc, #388]	@ (800319c <HAL_ADC_ConfigChannel+0x980>)
 8003016:	4618      	mov	r0, r3
 8003018:	f7fe ff9e 	bl	8001f58 <LL_ADC_GetCommonPathInternalCh>
 800301c:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4a5f      	ldr	r2, [pc, #380]	@ (80031a0 <HAL_ADC_ConfigChannel+0x984>)
 8003024:	4293      	cmp	r3, r2
 8003026:	d004      	beq.n	8003032 <HAL_ADC_ConfigChannel+0x816>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a5d      	ldr	r2, [pc, #372]	@ (80031a4 <HAL_ADC_ConfigChannel+0x988>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d10e      	bne.n	8003050 <HAL_ADC_ConfigChannel+0x834>
 8003032:	485b      	ldr	r0, [pc, #364]	@ (80031a0 <HAL_ADC_ConfigChannel+0x984>)
 8003034:	f7ff f9b0 	bl	8002398 <LL_ADC_IsEnabled>
 8003038:	4604      	mov	r4, r0
 800303a:	485a      	ldr	r0, [pc, #360]	@ (80031a4 <HAL_ADC_ConfigChannel+0x988>)
 800303c:	f7ff f9ac 	bl	8002398 <LL_ADC_IsEnabled>
 8003040:	4603      	mov	r3, r0
 8003042:	4323      	orrs	r3, r4
 8003044:	2b00      	cmp	r3, #0
 8003046:	bf0c      	ite	eq
 8003048:	2301      	moveq	r3, #1
 800304a:	2300      	movne	r3, #0
 800304c:	b2db      	uxtb	r3, r3
 800304e:	e008      	b.n	8003062 <HAL_ADC_ConfigChannel+0x846>
 8003050:	4855      	ldr	r0, [pc, #340]	@ (80031a8 <HAL_ADC_ConfigChannel+0x98c>)
 8003052:	f7ff f9a1 	bl	8002398 <LL_ADC_IsEnabled>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	bf0c      	ite	eq
 800305c:	2301      	moveq	r3, #1
 800305e:	2300      	movne	r3, #0
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d07d      	beq.n	8003162 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a50      	ldr	r2, [pc, #320]	@ (80031ac <HAL_ADC_ConfigChannel+0x990>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d130      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x8b6>
 8003070:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003072:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d12b      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a4a      	ldr	r2, [pc, #296]	@ (80031a8 <HAL_ADC_ConfigChannel+0x98c>)
 8003080:	4293      	cmp	r3, r2
 8003082:	f040 8081 	bne.w	8003188 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	4a45      	ldr	r2, [pc, #276]	@ (80031a0 <HAL_ADC_ConfigChannel+0x984>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d004      	beq.n	800309a <HAL_ADC_ConfigChannel+0x87e>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a43      	ldr	r2, [pc, #268]	@ (80031a4 <HAL_ADC_ConfigChannel+0x988>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d101      	bne.n	800309e <HAL_ADC_ConfigChannel+0x882>
 800309a:	4a45      	ldr	r2, [pc, #276]	@ (80031b0 <HAL_ADC_ConfigChannel+0x994>)
 800309c:	e000      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x884>
 800309e:	4a3f      	ldr	r2, [pc, #252]	@ (800319c <HAL_ADC_ConfigChannel+0x980>)
 80030a0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030a2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80030a6:	4619      	mov	r1, r3
 80030a8:	4610      	mov	r0, r2
 80030aa:	f7fe ff42 	bl	8001f32 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80030ae:	4b41      	ldr	r3, [pc, #260]	@ (80031b4 <HAL_ADC_ConfigChannel+0x998>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	099b      	lsrs	r3, r3, #6
 80030b4:	4a40      	ldr	r2, [pc, #256]	@ (80031b8 <HAL_ADC_ConfigChannel+0x99c>)
 80030b6:	fba2 2303 	umull	r2, r3, r2, r3
 80030ba:	099b      	lsrs	r3, r3, #6
 80030bc:	3301      	adds	r3, #1
 80030be:	005b      	lsls	r3, r3, #1
 80030c0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80030c2:	e002      	b.n	80030ca <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	3b01      	subs	r3, #1
 80030c8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d1f9      	bne.n	80030c4 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80030d0:	e05a      	b.n	8003188 <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a39      	ldr	r2, [pc, #228]	@ (80031bc <HAL_ADC_ConfigChannel+0x9a0>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d11e      	bne.n	800311a <HAL_ADC_ConfigChannel+0x8fe>
 80030dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030de:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d119      	bne.n	800311a <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4a2f      	ldr	r2, [pc, #188]	@ (80031a8 <HAL_ADC_ConfigChannel+0x98c>)
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d14b      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a2a      	ldr	r2, [pc, #168]	@ (80031a0 <HAL_ADC_ConfigChannel+0x984>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d004      	beq.n	8003104 <HAL_ADC_ConfigChannel+0x8e8>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a29      	ldr	r2, [pc, #164]	@ (80031a4 <HAL_ADC_ConfigChannel+0x988>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d101      	bne.n	8003108 <HAL_ADC_ConfigChannel+0x8ec>
 8003104:	4a2a      	ldr	r2, [pc, #168]	@ (80031b0 <HAL_ADC_ConfigChannel+0x994>)
 8003106:	e000      	b.n	800310a <HAL_ADC_ConfigChannel+0x8ee>
 8003108:	4a24      	ldr	r2, [pc, #144]	@ (800319c <HAL_ADC_ConfigChannel+0x980>)
 800310a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800310c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003110:	4619      	mov	r1, r3
 8003112:	4610      	mov	r0, r2
 8003114:	f7fe ff0d 	bl	8001f32 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003118:	e036      	b.n	8003188 <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a28      	ldr	r2, [pc, #160]	@ (80031c0 <HAL_ADC_ConfigChannel+0x9a4>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d131      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x96c>
 8003124:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003126:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800312a:	2b00      	cmp	r3, #0
 800312c:	d12c      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a1d      	ldr	r2, [pc, #116]	@ (80031a8 <HAL_ADC_ConfigChannel+0x98c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d127      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a18      	ldr	r2, [pc, #96]	@ (80031a0 <HAL_ADC_ConfigChannel+0x984>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d004      	beq.n	800314c <HAL_ADC_ConfigChannel+0x930>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a17      	ldr	r2, [pc, #92]	@ (80031a4 <HAL_ADC_ConfigChannel+0x988>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d101      	bne.n	8003150 <HAL_ADC_ConfigChannel+0x934>
 800314c:	4a18      	ldr	r2, [pc, #96]	@ (80031b0 <HAL_ADC_ConfigChannel+0x994>)
 800314e:	e000      	b.n	8003152 <HAL_ADC_ConfigChannel+0x936>
 8003150:	4a12      	ldr	r2, [pc, #72]	@ (800319c <HAL_ADC_ConfigChannel+0x980>)
 8003152:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003154:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003158:	4619      	mov	r1, r3
 800315a:	4610      	mov	r0, r2
 800315c:	f7fe fee9 	bl	8001f32 <LL_ADC_SetCommonPathInternalCh>
 8003160:	e012      	b.n	8003188 <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003166:	f043 0220 	orr.w	r2, r3, #32
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8003174:	e008      	b.n	8003188 <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800317a:	f043 0220 	orr.w	r2, r3, #32
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2200      	movs	r2, #0
 800318c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003190:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003194:	4618      	mov	r0, r3
 8003196:	3794      	adds	r7, #148	@ 0x94
 8003198:	46bd      	mov	sp, r7
 800319a:	bd90      	pop	{r4, r7, pc}
 800319c:	58026300 	.word	0x58026300
 80031a0:	40022000 	.word	0x40022000
 80031a4:	40022100 	.word	0x40022100
 80031a8:	58026000 	.word	0x58026000
 80031ac:	c7520000 	.word	0xc7520000
 80031b0:	40022300 	.word	0x40022300
 80031b4:	2400000c 	.word	0x2400000c
 80031b8:	053e2d63 	.word	0x053e2d63
 80031bc:	c3210000 	.word	0xc3210000
 80031c0:	cb840000 	.word	0xcb840000

080031c4 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a6c      	ldr	r2, [pc, #432]	@ (8003384 <ADC_ConfigureBoostMode+0x1c0>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d004      	beq.n	80031e0 <ADC_ConfigureBoostMode+0x1c>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4a6b      	ldr	r2, [pc, #428]	@ (8003388 <ADC_ConfigureBoostMode+0x1c4>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d109      	bne.n	80031f4 <ADC_ConfigureBoostMode+0x30>
 80031e0:	4b6a      	ldr	r3, [pc, #424]	@ (800338c <ADC_ConfigureBoostMode+0x1c8>)
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	bf14      	ite	ne
 80031ec:	2301      	movne	r3, #1
 80031ee:	2300      	moveq	r3, #0
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	e008      	b.n	8003206 <ADC_ConfigureBoostMode+0x42>
 80031f4:	4b66      	ldr	r3, [pc, #408]	@ (8003390 <ADC_ConfigureBoostMode+0x1cc>)
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	bf14      	ite	ne
 8003200:	2301      	movne	r3, #1
 8003202:	2300      	moveq	r3, #0
 8003204:	b2db      	uxtb	r3, r3
 8003206:	2b00      	cmp	r3, #0
 8003208:	d01c      	beq.n	8003244 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 800320a:	f001 fc33 	bl	8004a74 <HAL_RCC_GetHCLKFreq>
 800320e:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003218:	d010      	beq.n	800323c <ADC_ConfigureBoostMode+0x78>
 800321a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800321e:	d873      	bhi.n	8003308 <ADC_ConfigureBoostMode+0x144>
 8003220:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003224:	d002      	beq.n	800322c <ADC_ConfigureBoostMode+0x68>
 8003226:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800322a:	d16d      	bne.n	8003308 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	0c1b      	lsrs	r3, r3, #16
 8003232:	68fa      	ldr	r2, [r7, #12]
 8003234:	fbb2 f3f3 	udiv	r3, r2, r3
 8003238:	60fb      	str	r3, [r7, #12]
        break;
 800323a:	e068      	b.n	800330e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	089b      	lsrs	r3, r3, #2
 8003240:	60fb      	str	r3, [r7, #12]
        break;
 8003242:	e064      	b.n	800330e <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003244:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003248:	f04f 0100 	mov.w	r1, #0
 800324c:	f002 fe0e 	bl	8005e6c <HAL_RCCEx_GetPeriphCLKFreq>
 8003250:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 800325a:	d051      	beq.n	8003300 <ADC_ConfigureBoostMode+0x13c>
 800325c:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003260:	d854      	bhi.n	800330c <ADC_ConfigureBoostMode+0x148>
 8003262:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003266:	d047      	beq.n	80032f8 <ADC_ConfigureBoostMode+0x134>
 8003268:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800326c:	d84e      	bhi.n	800330c <ADC_ConfigureBoostMode+0x148>
 800326e:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003272:	d03d      	beq.n	80032f0 <ADC_ConfigureBoostMode+0x12c>
 8003274:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003278:	d848      	bhi.n	800330c <ADC_ConfigureBoostMode+0x148>
 800327a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800327e:	d033      	beq.n	80032e8 <ADC_ConfigureBoostMode+0x124>
 8003280:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003284:	d842      	bhi.n	800330c <ADC_ConfigureBoostMode+0x148>
 8003286:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800328a:	d029      	beq.n	80032e0 <ADC_ConfigureBoostMode+0x11c>
 800328c:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003290:	d83c      	bhi.n	800330c <ADC_ConfigureBoostMode+0x148>
 8003292:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003296:	d01a      	beq.n	80032ce <ADC_ConfigureBoostMode+0x10a>
 8003298:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 800329c:	d836      	bhi.n	800330c <ADC_ConfigureBoostMode+0x148>
 800329e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80032a2:	d014      	beq.n	80032ce <ADC_ConfigureBoostMode+0x10a>
 80032a4:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80032a8:	d830      	bhi.n	800330c <ADC_ConfigureBoostMode+0x148>
 80032aa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032ae:	d00e      	beq.n	80032ce <ADC_ConfigureBoostMode+0x10a>
 80032b0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80032b4:	d82a      	bhi.n	800330c <ADC_ConfigureBoostMode+0x148>
 80032b6:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80032ba:	d008      	beq.n	80032ce <ADC_ConfigureBoostMode+0x10a>
 80032bc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80032c0:	d824      	bhi.n	800330c <ADC_ConfigureBoostMode+0x148>
 80032c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80032c6:	d002      	beq.n	80032ce <ADC_ConfigureBoostMode+0x10a>
 80032c8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80032cc:	d11e      	bne.n	800330c <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	0c9b      	lsrs	r3, r3, #18
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	68fa      	ldr	r2, [r7, #12]
 80032d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80032dc:	60fb      	str	r3, [r7, #12]
        break;
 80032de:	e016      	b.n	800330e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	091b      	lsrs	r3, r3, #4
 80032e4:	60fb      	str	r3, [r7, #12]
        break;
 80032e6:	e012      	b.n	800330e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	095b      	lsrs	r3, r3, #5
 80032ec:	60fb      	str	r3, [r7, #12]
        break;
 80032ee:	e00e      	b.n	800330e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	099b      	lsrs	r3, r3, #6
 80032f4:	60fb      	str	r3, [r7, #12]
        break;
 80032f6:	e00a      	b.n	800330e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	09db      	lsrs	r3, r3, #7
 80032fc:	60fb      	str	r3, [r7, #12]
        break;
 80032fe:	e006      	b.n	800330e <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	0a1b      	lsrs	r3, r3, #8
 8003304:	60fb      	str	r3, [r7, #12]
        break;
 8003306:	e002      	b.n	800330e <ADC_ConfigureBoostMode+0x14a>
        break;
 8003308:	bf00      	nop
 800330a:	e000      	b.n	800330e <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 800330c:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	085b      	lsrs	r3, r3, #1
 8003312:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	4a1f      	ldr	r2, [pc, #124]	@ (8003394 <ADC_ConfigureBoostMode+0x1d0>)
 8003318:	4293      	cmp	r3, r2
 800331a:	d808      	bhi.n	800332e <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800332a:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 800332c:	e025      	b.n	800337a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	4a19      	ldr	r2, [pc, #100]	@ (8003398 <ADC_ConfigureBoostMode+0x1d4>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d80a      	bhi.n	800334c <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003348:	609a      	str	r2, [r3, #8]
}
 800334a:	e016      	b.n	800337a <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	4a13      	ldr	r2, [pc, #76]	@ (800339c <ADC_ConfigureBoostMode+0x1d8>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d80a      	bhi.n	800336a <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689b      	ldr	r3, [r3, #8]
 800335a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003366:	609a      	str	r2, [r3, #8]
}
 8003368:	e007      	b.n	800337a <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	689a      	ldr	r2, [r3, #8]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003378:	609a      	str	r2, [r3, #8]
}
 800337a:	bf00      	nop
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40022000 	.word	0x40022000
 8003388:	40022100 	.word	0x40022100
 800338c:	40022300 	.word	0x40022300
 8003390:	58026300 	.word	0x58026300
 8003394:	005f5e10 	.word	0x005f5e10
 8003398:	00bebc20 	.word	0x00bebc20
 800339c:	017d7840 	.word	0x017d7840

080033a0 <LL_ADC_IsEnabled>:
{
 80033a0:	b480      	push	{r7}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d101      	bne.n	80033b8 <LL_ADC_IsEnabled+0x18>
 80033b4:	2301      	movs	r3, #1
 80033b6:	e000      	b.n	80033ba <LL_ADC_IsEnabled+0x1a>
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	370c      	adds	r7, #12
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr

080033c6 <LL_ADC_REG_IsConversionOngoing>:
{
 80033c6:	b480      	push	{r7}
 80033c8:	b083      	sub	sp, #12
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 0304 	and.w	r3, r3, #4
 80033d6:	2b04      	cmp	r3, #4
 80033d8:	d101      	bne.n	80033de <LL_ADC_REG_IsConversionOngoing+0x18>
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80033ec:	b590      	push	{r4, r7, lr}
 80033ee:	b0a3      	sub	sp, #140	@ 0x8c
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033f6:	2300      	movs	r3, #0
 80033f8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003402:	2b01      	cmp	r3, #1
 8003404:	d101      	bne.n	800340a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003406:	2302      	movs	r3, #2
 8003408:	e0c1      	b.n	800358e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2201      	movs	r2, #1
 800340e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003412:	2300      	movs	r3, #0
 8003414:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003416:	2300      	movs	r3, #0
 8003418:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	4a5e      	ldr	r2, [pc, #376]	@ (8003598 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003420:	4293      	cmp	r3, r2
 8003422:	d102      	bne.n	800342a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003424:	4b5d      	ldr	r3, [pc, #372]	@ (800359c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003426:	60fb      	str	r3, [r7, #12]
 8003428:	e001      	b.n	800342e <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800342a:	2300      	movs	r3, #0
 800342c:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10b      	bne.n	800344c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003438:	f043 0220 	orr.w	r2, r3, #32
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e0a0      	b.n	800358e <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	4618      	mov	r0, r3
 8003450:	f7ff ffb9 	bl	80033c6 <LL_ADC_REG_IsConversionOngoing>
 8003454:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4618      	mov	r0, r3
 800345e:	f7ff ffb2 	bl	80033c6 <LL_ADC_REG_IsConversionOngoing>
 8003462:	4603      	mov	r3, r0
 8003464:	2b00      	cmp	r3, #0
 8003466:	f040 8081 	bne.w	800356c <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800346a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800346e:	2b00      	cmp	r3, #0
 8003470:	d17c      	bne.n	800356c <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a48      	ldr	r2, [pc, #288]	@ (8003598 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003478:	4293      	cmp	r3, r2
 800347a:	d004      	beq.n	8003486 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	4a46      	ldr	r2, [pc, #280]	@ (800359c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003482:	4293      	cmp	r3, r2
 8003484:	d101      	bne.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8003486:	4b46      	ldr	r3, [pc, #280]	@ (80035a0 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003488:	e000      	b.n	800348c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 800348a:	4b46      	ldr	r3, [pc, #280]	@ (80035a4 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 800348c:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d039      	beq.n	800350a <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003496:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	431a      	orrs	r2, r3
 80034a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80034a6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a3a      	ldr	r2, [pc, #232]	@ (8003598 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d004      	beq.n	80034bc <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a39      	ldr	r2, [pc, #228]	@ (800359c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d10e      	bne.n	80034da <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80034bc:	4836      	ldr	r0, [pc, #216]	@ (8003598 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80034be:	f7ff ff6f 	bl	80033a0 <LL_ADC_IsEnabled>
 80034c2:	4604      	mov	r4, r0
 80034c4:	4835      	ldr	r0, [pc, #212]	@ (800359c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80034c6:	f7ff ff6b 	bl	80033a0 <LL_ADC_IsEnabled>
 80034ca:	4603      	mov	r3, r0
 80034cc:	4323      	orrs	r3, r4
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	bf0c      	ite	eq
 80034d2:	2301      	moveq	r3, #1
 80034d4:	2300      	movne	r3, #0
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	e008      	b.n	80034ec <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80034da:	4833      	ldr	r0, [pc, #204]	@ (80035a8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80034dc:	f7ff ff60 	bl	80033a0 <LL_ADC_IsEnabled>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	bf0c      	ite	eq
 80034e6:	2301      	moveq	r3, #1
 80034e8:	2300      	movne	r3, #0
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d047      	beq.n	8003580 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80034f0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	4b2d      	ldr	r3, [pc, #180]	@ (80035ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	683a      	ldr	r2, [r7, #0]
 80034fa:	6811      	ldr	r1, [r2, #0]
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	6892      	ldr	r2, [r2, #8]
 8003500:	430a      	orrs	r2, r1
 8003502:	431a      	orrs	r2, r3
 8003504:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003506:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003508:	e03a      	b.n	8003580 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 800350a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003512:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003514:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a1f      	ldr	r2, [pc, #124]	@ (8003598 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d004      	beq.n	800352a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a1d      	ldr	r2, [pc, #116]	@ (800359c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d10e      	bne.n	8003548 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 800352a:	481b      	ldr	r0, [pc, #108]	@ (8003598 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800352c:	f7ff ff38 	bl	80033a0 <LL_ADC_IsEnabled>
 8003530:	4604      	mov	r4, r0
 8003532:	481a      	ldr	r0, [pc, #104]	@ (800359c <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003534:	f7ff ff34 	bl	80033a0 <LL_ADC_IsEnabled>
 8003538:	4603      	mov	r3, r0
 800353a:	4323      	orrs	r3, r4
 800353c:	2b00      	cmp	r3, #0
 800353e:	bf0c      	ite	eq
 8003540:	2301      	moveq	r3, #1
 8003542:	2300      	movne	r3, #0
 8003544:	b2db      	uxtb	r3, r3
 8003546:	e008      	b.n	800355a <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8003548:	4817      	ldr	r0, [pc, #92]	@ (80035a8 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 800354a:	f7ff ff29 	bl	80033a0 <LL_ADC_IsEnabled>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	bf0c      	ite	eq
 8003554:	2301      	moveq	r3, #1
 8003556:	2300      	movne	r3, #0
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d010      	beq.n	8003580 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800355e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003560:	689a      	ldr	r2, [r3, #8]
 8003562:	4b12      	ldr	r3, [pc, #72]	@ (80035ac <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003564:	4013      	ands	r3, r2
 8003566:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003568:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800356a:	e009      	b.n	8003580 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003570:	f043 0220 	orr.w	r2, r3, #32
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 800357e:	e000      	b.n	8003582 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003580:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 800358a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800358e:	4618      	mov	r0, r3
 8003590:	378c      	adds	r7, #140	@ 0x8c
 8003592:	46bd      	mov	sp, r7
 8003594:	bd90      	pop	{r4, r7, pc}
 8003596:	bf00      	nop
 8003598:	40022000 	.word	0x40022000
 800359c:	40022100 	.word	0x40022100
 80035a0:	40022300 	.word	0x40022300
 80035a4:	58026300 	.word	0x58026300
 80035a8:	58026000 	.word	0x58026000
 80035ac:	fffff0e0 	.word	0xfffff0e0

080035b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b085      	sub	sp, #20
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f003 0307 	and.w	r3, r3, #7
 80035be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035c0:	4b0b      	ldr	r3, [pc, #44]	@ (80035f0 <__NVIC_SetPriorityGrouping+0x40>)
 80035c2:	68db      	ldr	r3, [r3, #12]
 80035c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035c6:	68ba      	ldr	r2, [r7, #8]
 80035c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035cc:	4013      	ands	r3, r2
 80035ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80035d8:	4b06      	ldr	r3, [pc, #24]	@ (80035f4 <__NVIC_SetPriorityGrouping+0x44>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035de:	4a04      	ldr	r2, [pc, #16]	@ (80035f0 <__NVIC_SetPriorityGrouping+0x40>)
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	60d3      	str	r3, [r2, #12]
}
 80035e4:	bf00      	nop
 80035e6:	3714      	adds	r7, #20
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	e000ed00 	.word	0xe000ed00
 80035f4:	05fa0000 	.word	0x05fa0000

080035f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80035fc:	4b04      	ldr	r3, [pc, #16]	@ (8003610 <__NVIC_GetPriorityGrouping+0x18>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	0a1b      	lsrs	r3, r3, #8
 8003602:	f003 0307 	and.w	r3, r3, #7
}
 8003606:	4618      	mov	r0, r3
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003614:	b480      	push	{r7}
 8003616:	b083      	sub	sp, #12
 8003618:	af00      	add	r7, sp, #0
 800361a:	4603      	mov	r3, r0
 800361c:	6039      	str	r1, [r7, #0]
 800361e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003620:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003624:	2b00      	cmp	r3, #0
 8003626:	db0a      	blt.n	800363e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	b2da      	uxtb	r2, r3
 800362c:	490c      	ldr	r1, [pc, #48]	@ (8003660 <__NVIC_SetPriority+0x4c>)
 800362e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003632:	0112      	lsls	r2, r2, #4
 8003634:	b2d2      	uxtb	r2, r2
 8003636:	440b      	add	r3, r1
 8003638:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800363c:	e00a      	b.n	8003654 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	b2da      	uxtb	r2, r3
 8003642:	4908      	ldr	r1, [pc, #32]	@ (8003664 <__NVIC_SetPriority+0x50>)
 8003644:	88fb      	ldrh	r3, [r7, #6]
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	3b04      	subs	r3, #4
 800364c:	0112      	lsls	r2, r2, #4
 800364e:	b2d2      	uxtb	r2, r2
 8003650:	440b      	add	r3, r1
 8003652:	761a      	strb	r2, [r3, #24]
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr
 8003660:	e000e100 	.word	0xe000e100
 8003664:	e000ed00 	.word	0xe000ed00

08003668 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003668:	b480      	push	{r7}
 800366a:	b089      	sub	sp, #36	@ 0x24
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800367c:	69fb      	ldr	r3, [r7, #28]
 800367e:	f1c3 0307 	rsb	r3, r3, #7
 8003682:	2b04      	cmp	r3, #4
 8003684:	bf28      	it	cs
 8003686:	2304      	movcs	r3, #4
 8003688:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	3304      	adds	r3, #4
 800368e:	2b06      	cmp	r3, #6
 8003690:	d902      	bls.n	8003698 <NVIC_EncodePriority+0x30>
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	3b03      	subs	r3, #3
 8003696:	e000      	b.n	800369a <NVIC_EncodePriority+0x32>
 8003698:	2300      	movs	r3, #0
 800369a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800369c:	f04f 32ff 	mov.w	r2, #4294967295
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	fa02 f303 	lsl.w	r3, r2, r3
 80036a6:	43da      	mvns	r2, r3
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	401a      	ands	r2, r3
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036b0:	f04f 31ff 	mov.w	r1, #4294967295
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ba:	43d9      	mvns	r1, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036c0:	4313      	orrs	r3, r2
         );
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3724      	adds	r7, #36	@ 0x24
 80036c6:	46bd      	mov	sp, r7
 80036c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036cc:	4770      	bx	lr
	...

080036d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	3b01      	subs	r3, #1
 80036dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036e0:	d301      	bcc.n	80036e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036e2:	2301      	movs	r3, #1
 80036e4:	e00f      	b.n	8003706 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80036e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003710 <SysTick_Config+0x40>)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	3b01      	subs	r3, #1
 80036ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036ee:	210f      	movs	r1, #15
 80036f0:	f04f 30ff 	mov.w	r0, #4294967295
 80036f4:	f7ff ff8e 	bl	8003614 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036f8:	4b05      	ldr	r3, [pc, #20]	@ (8003710 <SysTick_Config+0x40>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036fe:	4b04      	ldr	r3, [pc, #16]	@ (8003710 <SysTick_Config+0x40>)
 8003700:	2207      	movs	r2, #7
 8003702:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3708      	adds	r7, #8
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}
 800370e:	bf00      	nop
 8003710:	e000e010 	.word	0xe000e010

08003714 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f7ff ff47 	bl	80035b0 <__NVIC_SetPriorityGrouping>
}
 8003722:	bf00      	nop
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	b086      	sub	sp, #24
 800372e:	af00      	add	r7, sp, #0
 8003730:	4603      	mov	r3, r0
 8003732:	60b9      	str	r1, [r7, #8]
 8003734:	607a      	str	r2, [r7, #4]
 8003736:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003738:	f7ff ff5e 	bl	80035f8 <__NVIC_GetPriorityGrouping>
 800373c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	68b9      	ldr	r1, [r7, #8]
 8003742:	6978      	ldr	r0, [r7, #20]
 8003744:	f7ff ff90 	bl	8003668 <NVIC_EncodePriority>
 8003748:	4602      	mov	r2, r0
 800374a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800374e:	4611      	mov	r1, r2
 8003750:	4618      	mov	r0, r3
 8003752:	f7ff ff5f 	bl	8003614 <__NVIC_SetPriority>
}
 8003756:	bf00      	nop
 8003758:	3718      	adds	r7, #24
 800375a:	46bd      	mov	sp, r7
 800375c:	bd80      	pop	{r7, pc}

0800375e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b082      	sub	sp, #8
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7ff ffb2 	bl	80036d0 <SysTick_Config>
 800376c:	4603      	mov	r3, r0
}
 800376e:	4618      	mov	r0, r3
 8003770:	3708      	adds	r7, #8
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
	...

08003778 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003778:	b480      	push	{r7}
 800377a:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 800377c:	f3bf 8f5f 	dmb	sy
}
 8003780:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8003782:	4b07      	ldr	r3, [pc, #28]	@ (80037a0 <HAL_MPU_Disable+0x28>)
 8003784:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003786:	4a06      	ldr	r2, [pc, #24]	@ (80037a0 <HAL_MPU_Disable+0x28>)
 8003788:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800378c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800378e:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <HAL_MPU_Disable+0x2c>)
 8003790:	2200      	movs	r2, #0
 8003792:	605a      	str	r2, [r3, #4]
}
 8003794:	bf00      	nop
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	e000ed00 	.word	0xe000ed00
 80037a4:	e000ed90 	.word	0xe000ed90

080037a8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80037a8:	b480      	push	{r7}
 80037aa:	b083      	sub	sp, #12
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80037b0:	4a0b      	ldr	r2, [pc, #44]	@ (80037e0 <HAL_MPU_Enable+0x38>)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f043 0301 	orr.w	r3, r3, #1
 80037b8:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80037ba:	4b0a      	ldr	r3, [pc, #40]	@ (80037e4 <HAL_MPU_Enable+0x3c>)
 80037bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037be:	4a09      	ldr	r2, [pc, #36]	@ (80037e4 <HAL_MPU_Enable+0x3c>)
 80037c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037c4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80037c6:	f3bf 8f4f 	dsb	sy
}
 80037ca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80037cc:	f3bf 8f6f 	isb	sy
}
 80037d0:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80037d2:	bf00      	nop
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037dc:	4770      	bx	lr
 80037de:	bf00      	nop
 80037e0:	e000ed90 	.word	0xe000ed90
 80037e4:	e000ed00 	.word	0xe000ed00

080037e8 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	785a      	ldrb	r2, [r3, #1]
 80037f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003864 <HAL_MPU_ConfigRegion+0x7c>)
 80037f6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80037f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003864 <HAL_MPU_ConfigRegion+0x7c>)
 80037fa:	691b      	ldr	r3, [r3, #16]
 80037fc:	4a19      	ldr	r2, [pc, #100]	@ (8003864 <HAL_MPU_ConfigRegion+0x7c>)
 80037fe:	f023 0301 	bic.w	r3, r3, #1
 8003802:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8003804:	4a17      	ldr	r2, [pc, #92]	@ (8003864 <HAL_MPU_ConfigRegion+0x7c>)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	7b1b      	ldrb	r3, [r3, #12]
 8003810:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	7adb      	ldrb	r3, [r3, #11]
 8003816:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003818:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	7a9b      	ldrb	r3, [r3, #10]
 800381e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8003820:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	7b5b      	ldrb	r3, [r3, #13]
 8003826:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8003828:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	7b9b      	ldrb	r3, [r3, #14]
 800382e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8003830:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	7bdb      	ldrb	r3, [r3, #15]
 8003836:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8003838:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	7a5b      	ldrb	r3, [r3, #9]
 800383e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8003840:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	7a1b      	ldrb	r3, [r3, #8]
 8003846:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003848:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	7812      	ldrb	r2, [r2, #0]
 800384e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003850:	4a04      	ldr	r2, [pc, #16]	@ (8003864 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003852:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003854:	6113      	str	r3, [r2, #16]
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	e000ed90 	.word	0xe000ed90

08003868 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003868:	b480      	push	{r7}
 800386a:	b089      	sub	sp, #36	@ 0x24
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003872:	2300      	movs	r3, #0
 8003874:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003876:	4b86      	ldr	r3, [pc, #536]	@ (8003a90 <HAL_GPIO_Init+0x228>)
 8003878:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800387a:	e18c      	b.n	8003b96 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	2101      	movs	r1, #1
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	fa01 f303 	lsl.w	r3, r1, r3
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	2b00      	cmp	r3, #0
 8003890:	f000 817e 	beq.w	8003b90 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	2b01      	cmp	r3, #1
 800389e:	d005      	beq.n	80038ac <HAL_GPIO_Init+0x44>
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 0303 	and.w	r3, r3, #3
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	d130      	bne.n	800390e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	689b      	ldr	r3, [r3, #8]
 80038b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	2203      	movs	r2, #3
 80038b8:	fa02 f303 	lsl.w	r3, r2, r3
 80038bc:	43db      	mvns	r3, r3
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	4013      	ands	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	fa02 f303 	lsl.w	r3, r2, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	69ba      	ldr	r2, [r7, #24]
 80038da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038e2:	2201      	movs	r2, #1
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ea:	43db      	mvns	r3, r3
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	4013      	ands	r3, r2
 80038f0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	091b      	lsrs	r3, r3, #4
 80038f8:	f003 0201 	and.w	r2, r3, #1
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003902:	69ba      	ldr	r2, [r7, #24]
 8003904:	4313      	orrs	r3, r2
 8003906:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	69ba      	ldr	r2, [r7, #24]
 800390c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	f003 0303 	and.w	r3, r3, #3
 8003916:	2b03      	cmp	r3, #3
 8003918:	d017      	beq.n	800394a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68db      	ldr	r3, [r3, #12]
 800391e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003920:	69fb      	ldr	r3, [r7, #28]
 8003922:	005b      	lsls	r3, r3, #1
 8003924:	2203      	movs	r2, #3
 8003926:	fa02 f303 	lsl.w	r3, r2, r3
 800392a:	43db      	mvns	r3, r3
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	4013      	ands	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	005b      	lsls	r3, r3, #1
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	4313      	orrs	r3, r2
 8003942:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	69ba      	ldr	r2, [r7, #24]
 8003948:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	2b02      	cmp	r3, #2
 8003954:	d123      	bne.n	800399e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	08da      	lsrs	r2, r3, #3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	3208      	adds	r2, #8
 800395e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003962:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003964:	69fb      	ldr	r3, [r7, #28]
 8003966:	f003 0307 	and.w	r3, r3, #7
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	220f      	movs	r2, #15
 800396e:	fa02 f303 	lsl.w	r3, r2, r3
 8003972:	43db      	mvns	r3, r3
 8003974:	69ba      	ldr	r2, [r7, #24]
 8003976:	4013      	ands	r3, r2
 8003978:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	691a      	ldr	r2, [r3, #16]
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	f003 0307 	and.w	r3, r3, #7
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	4313      	orrs	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	08da      	lsrs	r2, r3, #3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3208      	adds	r2, #8
 8003998:	69b9      	ldr	r1, [r7, #24]
 800399a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80039a4:	69fb      	ldr	r3, [r7, #28]
 80039a6:	005b      	lsls	r3, r3, #1
 80039a8:	2203      	movs	r2, #3
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	43db      	mvns	r3, r3
 80039b0:	69ba      	ldr	r2, [r7, #24]
 80039b2:	4013      	ands	r3, r2
 80039b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	f003 0203 	and.w	r2, r3, #3
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	005b      	lsls	r3, r3, #1
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	69ba      	ldr	r2, [r7, #24]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	f000 80d8 	beq.w	8003b90 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039e0:	4b2c      	ldr	r3, [pc, #176]	@ (8003a94 <HAL_GPIO_Init+0x22c>)
 80039e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80039e6:	4a2b      	ldr	r2, [pc, #172]	@ (8003a94 <HAL_GPIO_Init+0x22c>)
 80039e8:	f043 0302 	orr.w	r3, r3, #2
 80039ec:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80039f0:	4b28      	ldr	r3, [pc, #160]	@ (8003a94 <HAL_GPIO_Init+0x22c>)
 80039f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80039f6:	f003 0302 	and.w	r3, r3, #2
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039fe:	4a26      	ldr	r2, [pc, #152]	@ (8003a98 <HAL_GPIO_Init+0x230>)
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	089b      	lsrs	r3, r3, #2
 8003a04:	3302      	adds	r3, #2
 8003a06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	f003 0303 	and.w	r3, r3, #3
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	220f      	movs	r2, #15
 8003a16:	fa02 f303 	lsl.w	r3, r2, r3
 8003a1a:	43db      	mvns	r3, r3
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a1d      	ldr	r2, [pc, #116]	@ (8003a9c <HAL_GPIO_Init+0x234>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d04a      	beq.n	8003ac0 <HAL_GPIO_Init+0x258>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a1c      	ldr	r2, [pc, #112]	@ (8003aa0 <HAL_GPIO_Init+0x238>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d02b      	beq.n	8003a8a <HAL_GPIO_Init+0x222>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a1b      	ldr	r2, [pc, #108]	@ (8003aa4 <HAL_GPIO_Init+0x23c>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d025      	beq.n	8003a86 <HAL_GPIO_Init+0x21e>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a1a      	ldr	r2, [pc, #104]	@ (8003aa8 <HAL_GPIO_Init+0x240>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d01f      	beq.n	8003a82 <HAL_GPIO_Init+0x21a>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a19      	ldr	r2, [pc, #100]	@ (8003aac <HAL_GPIO_Init+0x244>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d019      	beq.n	8003a7e <HAL_GPIO_Init+0x216>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	4a18      	ldr	r2, [pc, #96]	@ (8003ab0 <HAL_GPIO_Init+0x248>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d013      	beq.n	8003a7a <HAL_GPIO_Init+0x212>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	4a17      	ldr	r2, [pc, #92]	@ (8003ab4 <HAL_GPIO_Init+0x24c>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d00d      	beq.n	8003a76 <HAL_GPIO_Init+0x20e>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4a16      	ldr	r2, [pc, #88]	@ (8003ab8 <HAL_GPIO_Init+0x250>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d007      	beq.n	8003a72 <HAL_GPIO_Init+0x20a>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	4a15      	ldr	r2, [pc, #84]	@ (8003abc <HAL_GPIO_Init+0x254>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d101      	bne.n	8003a6e <HAL_GPIO_Init+0x206>
 8003a6a:	2309      	movs	r3, #9
 8003a6c:	e029      	b.n	8003ac2 <HAL_GPIO_Init+0x25a>
 8003a6e:	230a      	movs	r3, #10
 8003a70:	e027      	b.n	8003ac2 <HAL_GPIO_Init+0x25a>
 8003a72:	2307      	movs	r3, #7
 8003a74:	e025      	b.n	8003ac2 <HAL_GPIO_Init+0x25a>
 8003a76:	2306      	movs	r3, #6
 8003a78:	e023      	b.n	8003ac2 <HAL_GPIO_Init+0x25a>
 8003a7a:	2305      	movs	r3, #5
 8003a7c:	e021      	b.n	8003ac2 <HAL_GPIO_Init+0x25a>
 8003a7e:	2304      	movs	r3, #4
 8003a80:	e01f      	b.n	8003ac2 <HAL_GPIO_Init+0x25a>
 8003a82:	2303      	movs	r3, #3
 8003a84:	e01d      	b.n	8003ac2 <HAL_GPIO_Init+0x25a>
 8003a86:	2302      	movs	r3, #2
 8003a88:	e01b      	b.n	8003ac2 <HAL_GPIO_Init+0x25a>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e019      	b.n	8003ac2 <HAL_GPIO_Init+0x25a>
 8003a8e:	bf00      	nop
 8003a90:	58000080 	.word	0x58000080
 8003a94:	58024400 	.word	0x58024400
 8003a98:	58000400 	.word	0x58000400
 8003a9c:	58020000 	.word	0x58020000
 8003aa0:	58020400 	.word	0x58020400
 8003aa4:	58020800 	.word	0x58020800
 8003aa8:	58020c00 	.word	0x58020c00
 8003aac:	58021000 	.word	0x58021000
 8003ab0:	58021400 	.word	0x58021400
 8003ab4:	58021800 	.word	0x58021800
 8003ab8:	58021c00 	.word	0x58021c00
 8003abc:	58022400 	.word	0x58022400
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	69fa      	ldr	r2, [r7, #28]
 8003ac4:	f002 0203 	and.w	r2, r2, #3
 8003ac8:	0092      	lsls	r2, r2, #2
 8003aca:	4093      	lsls	r3, r2
 8003acc:	69ba      	ldr	r2, [r7, #24]
 8003ace:	4313      	orrs	r3, r2
 8003ad0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ad2:	4938      	ldr	r1, [pc, #224]	@ (8003bb4 <HAL_GPIO_Init+0x34c>)
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	089b      	lsrs	r3, r3, #2
 8003ad8:	3302      	adds	r3, #2
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ae0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	43db      	mvns	r3, r3
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	4013      	ands	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d003      	beq.n	8003b06 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003b06:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003b0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	43db      	mvns	r3, r3
 8003b1a:	69ba      	ldr	r2, [r7, #24]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d003      	beq.n	8003b34 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8003b34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003b38:	69bb      	ldr	r3, [r7, #24]
 8003b3a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	43db      	mvns	r3, r3
 8003b46:	69ba      	ldr	r2, [r7, #24]
 8003b48:	4013      	ands	r3, r2
 8003b4a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d003      	beq.n	8003b60 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8003b58:	69ba      	ldr	r2, [r7, #24]
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	4313      	orrs	r3, r2
 8003b5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	69ba      	ldr	r2, [r7, #24]
 8003b64:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	43db      	mvns	r3, r3
 8003b70:	69ba      	ldr	r2, [r7, #24]
 8003b72:	4013      	ands	r3, r2
 8003b74:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8003b82:	69ba      	ldr	r2, [r7, #24]
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	69ba      	ldr	r2, [r7, #24]
 8003b8e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8003b90:	69fb      	ldr	r3, [r7, #28]
 8003b92:	3301      	adds	r3, #1
 8003b94:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f47f ae6b 	bne.w	800387c <HAL_GPIO_Init+0x14>
  }
}
 8003ba6:	bf00      	nop
 8003ba8:	bf00      	nop
 8003baa:	3724      	adds	r7, #36	@ 0x24
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	58000400 	.word	0x58000400

08003bb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	807b      	strh	r3, [r7, #2]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003bc8:	787b      	ldrb	r3, [r7, #1]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d003      	beq.n	8003bd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bce:	887a      	ldrh	r2, [r7, #2]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003bd4:	e003      	b.n	8003bde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003bd6:	887b      	ldrh	r3, [r7, #2]
 8003bd8:	041a      	lsls	r2, r3, #16
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	619a      	str	r2, [r3, #24]
}
 8003bde:	bf00      	nop
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
	...

08003bec <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b084      	sub	sp, #16
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003bf4:	4b19      	ldr	r3, [pc, #100]	@ (8003c5c <HAL_PWREx_ConfigSupply+0x70>)
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	f003 0304 	and.w	r3, r3, #4
 8003bfc:	2b04      	cmp	r3, #4
 8003bfe:	d00a      	beq.n	8003c16 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003c00:	4b16      	ldr	r3, [pc, #88]	@ (8003c5c <HAL_PWREx_ConfigSupply+0x70>)
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	f003 0307 	and.w	r3, r3, #7
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d001      	beq.n	8003c12 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e01f      	b.n	8003c52 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003c12:	2300      	movs	r3, #0
 8003c14:	e01d      	b.n	8003c52 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003c16:	4b11      	ldr	r3, [pc, #68]	@ (8003c5c <HAL_PWREx_ConfigSupply+0x70>)
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	f023 0207 	bic.w	r2, r3, #7
 8003c1e:	490f      	ldr	r1, [pc, #60]	@ (8003c5c <HAL_PWREx_ConfigSupply+0x70>)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003c26:	f7fe f941 	bl	8001eac <HAL_GetTick>
 8003c2a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003c2c:	e009      	b.n	8003c42 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003c2e:	f7fe f93d 	bl	8001eac <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c3c:	d901      	bls.n	8003c42 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e007      	b.n	8003c52 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003c42:	4b06      	ldr	r3, [pc, #24]	@ (8003c5c <HAL_PWREx_ConfigSupply+0x70>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c4e:	d1ee      	bne.n	8003c2e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	3710      	adds	r7, #16
 8003c56:	46bd      	mov	sp, r7
 8003c58:	bd80      	pop	{r7, pc}
 8003c5a:	bf00      	nop
 8003c5c:	58024800 	.word	0x58024800

08003c60 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08c      	sub	sp, #48	@ 0x30
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e3c8      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	f000 8087 	beq.w	8003d8e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003c80:	4b88      	ldr	r3, [pc, #544]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003c88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003c8a:	4b86      	ldr	r3, [pc, #536]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c92:	2b10      	cmp	r3, #16
 8003c94:	d007      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x46>
 8003c96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c98:	2b18      	cmp	r3, #24
 8003c9a:	d110      	bne.n	8003cbe <HAL_RCC_OscConfig+0x5e>
 8003c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c9e:	f003 0303 	and.w	r3, r3, #3
 8003ca2:	2b02      	cmp	r3, #2
 8003ca4:	d10b      	bne.n	8003cbe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ca6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d06c      	beq.n	8003d8c <HAL_RCC_OscConfig+0x12c>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d168      	bne.n	8003d8c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	e3a2      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	685b      	ldr	r3, [r3, #4]
 8003cc2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cc6:	d106      	bne.n	8003cd6 <HAL_RCC_OscConfig+0x76>
 8003cc8:	4b76      	ldr	r3, [pc, #472]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a75      	ldr	r2, [pc, #468]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003cce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cd2:	6013      	str	r3, [r2, #0]
 8003cd4:	e02e      	b.n	8003d34 <HAL_RCC_OscConfig+0xd4>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d10c      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x98>
 8003cde:	4b71      	ldr	r3, [pc, #452]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	4a70      	ldr	r2, [pc, #448]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003ce4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ce8:	6013      	str	r3, [r2, #0]
 8003cea:	4b6e      	ldr	r3, [pc, #440]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4a6d      	ldr	r2, [pc, #436]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003cf0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cf4:	6013      	str	r3, [r2, #0]
 8003cf6:	e01d      	b.n	8003d34 <HAL_RCC_OscConfig+0xd4>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d00:	d10c      	bne.n	8003d1c <HAL_RCC_OscConfig+0xbc>
 8003d02:	4b68      	ldr	r3, [pc, #416]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a67      	ldr	r2, [pc, #412]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d0c:	6013      	str	r3, [r2, #0]
 8003d0e:	4b65      	ldr	r3, [pc, #404]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a64      	ldr	r2, [pc, #400]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d18:	6013      	str	r3, [r2, #0]
 8003d1a:	e00b      	b.n	8003d34 <HAL_RCC_OscConfig+0xd4>
 8003d1c:	4b61      	ldr	r3, [pc, #388]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a60      	ldr	r2, [pc, #384]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d26:	6013      	str	r3, [r2, #0]
 8003d28:	4b5e      	ldr	r3, [pc, #376]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d013      	beq.n	8003d64 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d3c:	f7fe f8b6 	bl	8001eac <HAL_GetTick>
 8003d40:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d42:	e008      	b.n	8003d56 <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d44:	f7fe f8b2 	bl	8001eac <HAL_GetTick>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4c:	1ad3      	subs	r3, r2, r3
 8003d4e:	2b64      	cmp	r3, #100	@ 0x64
 8003d50:	d901      	bls.n	8003d56 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003d52:	2303      	movs	r3, #3
 8003d54:	e356      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003d56:	4b53      	ldr	r3, [pc, #332]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d0f0      	beq.n	8003d44 <HAL_RCC_OscConfig+0xe4>
 8003d62:	e014      	b.n	8003d8e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d64:	f7fe f8a2 	bl	8001eac <HAL_GetTick>
 8003d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d6a:	e008      	b.n	8003d7e <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d6c:	f7fe f89e 	bl	8001eac <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b64      	cmp	r3, #100	@ 0x64
 8003d78:	d901      	bls.n	8003d7e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	e342      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003d7e:	4b49      	ldr	r3, [pc, #292]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1f0      	bne.n	8003d6c <HAL_RCC_OscConfig+0x10c>
 8003d8a:	e000      	b.n	8003d8e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	f000 808c 	beq.w	8003eb4 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d9c:	4b41      	ldr	r3, [pc, #260]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003d9e:	691b      	ldr	r3, [r3, #16]
 8003da0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003da4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003da6:	4b3f      	ldr	r3, [pc, #252]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003da8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003daa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003dac:	6a3b      	ldr	r3, [r7, #32]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d007      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x162>
 8003db2:	6a3b      	ldr	r3, [r7, #32]
 8003db4:	2b18      	cmp	r3, #24
 8003db6:	d137      	bne.n	8003e28 <HAL_RCC_OscConfig+0x1c8>
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	f003 0303 	and.w	r3, r3, #3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d132      	bne.n	8003e28 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dc2:	4b38      	ldr	r3, [pc, #224]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0304 	and.w	r3, r3, #4
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d005      	beq.n	8003dda <HAL_RCC_OscConfig+0x17a>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
 8003dd8:	e314      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003dda:	4b32      	ldr	r3, [pc, #200]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f023 0219 	bic.w	r2, r3, #25
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	492f      	ldr	r1, [pc, #188]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003de8:	4313      	orrs	r3, r2
 8003dea:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dec:	f7fe f85e 	bl	8001eac <HAL_GetTick>
 8003df0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003df2:	e008      	b.n	8003e06 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003df4:	f7fe f85a 	bl	8001eac <HAL_GetTick>
 8003df8:	4602      	mov	r2, r0
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d901      	bls.n	8003e06 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003e02:	2303      	movs	r3, #3
 8003e04:	e2fe      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e06:	4b27      	ldr	r3, [pc, #156]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 0304 	and.w	r3, r3, #4
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d0f0      	beq.n	8003df4 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e12:	4b24      	ldr	r3, [pc, #144]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	691b      	ldr	r3, [r3, #16]
 8003e1e:	061b      	lsls	r3, r3, #24
 8003e20:	4920      	ldr	r1, [pc, #128]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e22:	4313      	orrs	r3, r2
 8003e24:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e26:	e045      	b.n	8003eb4 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d026      	beq.n	8003e7e <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003e30:	4b1c      	ldr	r3, [pc, #112]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f023 0219 	bic.w	r2, r3, #25
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	4919      	ldr	r1, [pc, #100]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e42:	f7fe f833 	bl	8001eac <HAL_GetTick>
 8003e46:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e48:	e008      	b.n	8003e5c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e4a:	f7fe f82f 	bl	8001eac <HAL_GetTick>
 8003e4e:	4602      	mov	r2, r0
 8003e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e52:	1ad3      	subs	r3, r2, r3
 8003e54:	2b02      	cmp	r3, #2
 8003e56:	d901      	bls.n	8003e5c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8003e58:	2303      	movs	r3, #3
 8003e5a:	e2d3      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e5c:	4b11      	ldr	r3, [pc, #68]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0304 	and.w	r3, r3, #4
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d0f0      	beq.n	8003e4a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e68:	4b0e      	ldr	r3, [pc, #56]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	691b      	ldr	r3, [r3, #16]
 8003e74:	061b      	lsls	r3, r3, #24
 8003e76:	490b      	ldr	r1, [pc, #44]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	604b      	str	r3, [r1, #4]
 8003e7c:	e01a      	b.n	8003eb4 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e7e:	4b09      	ldr	r3, [pc, #36]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a08      	ldr	r2, [pc, #32]	@ (8003ea4 <HAL_RCC_OscConfig+0x244>)
 8003e84:	f023 0301 	bic.w	r3, r3, #1
 8003e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e8a:	f7fe f80f 	bl	8001eac <HAL_GetTick>
 8003e8e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003e90:	e00a      	b.n	8003ea8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e92:	f7fe f80b 	bl	8001eac <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d903      	bls.n	8003ea8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e2af      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
 8003ea4:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003ea8:	4b96      	ldr	r3, [pc, #600]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 0304 	and.w	r3, r3, #4
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d1ee      	bne.n	8003e92 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0310 	and.w	r3, r3, #16
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d06a      	beq.n	8003f96 <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ec0:	4b90      	ldr	r3, [pc, #576]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003ec2:	691b      	ldr	r3, [r3, #16]
 8003ec4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003ec8:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8003eca:	4b8e      	ldr	r3, [pc, #568]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ece:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	2b08      	cmp	r3, #8
 8003ed4:	d007      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x286>
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	2b18      	cmp	r3, #24
 8003eda:	d11b      	bne.n	8003f14 <HAL_RCC_OscConfig+0x2b4>
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	f003 0303 	and.w	r3, r3, #3
 8003ee2:	2b01      	cmp	r3, #1
 8003ee4:	d116      	bne.n	8003f14 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003ee6:	4b87      	ldr	r3, [pc, #540]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d005      	beq.n	8003efe <HAL_RCC_OscConfig+0x29e>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	2b80      	cmp	r3, #128	@ 0x80
 8003ef8:	d001      	beq.n	8003efe <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e282      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003efe:	4b81      	ldr	r3, [pc, #516]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	061b      	lsls	r3, r3, #24
 8003f0c:	497d      	ldr	r1, [pc, #500]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003f12:	e040      	b.n	8003f96 <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	69db      	ldr	r3, [r3, #28]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d023      	beq.n	8003f64 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003f1c:	4b79      	ldr	r3, [pc, #484]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4a78      	ldr	r2, [pc, #480]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003f26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f28:	f7fd ffc0 	bl	8001eac <HAL_GetTick>
 8003f2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003f2e:	e008      	b.n	8003f42 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003f30:	f7fd ffbc 	bl	8001eac <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d901      	bls.n	8003f42 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003f3e:	2303      	movs	r3, #3
 8003f40:	e260      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003f42:	4b70      	ldr	r3, [pc, #448]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d0f0      	beq.n	8003f30 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003f4e:	4b6d      	ldr	r3, [pc, #436]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f50:	68db      	ldr	r3, [r3, #12]
 8003f52:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a1b      	ldr	r3, [r3, #32]
 8003f5a:	061b      	lsls	r3, r3, #24
 8003f5c:	4969      	ldr	r1, [pc, #420]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	60cb      	str	r3, [r1, #12]
 8003f62:	e018      	b.n	8003f96 <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003f64:	4b67      	ldr	r3, [pc, #412]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	4a66      	ldr	r2, [pc, #408]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f6a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f70:	f7fd ff9c 	bl	8001eac <HAL_GetTick>
 8003f74:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003f76:	e008      	b.n	8003f8a <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003f78:	f7fd ff98 	bl	8001eac <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d901      	bls.n	8003f8a <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e23c      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003f8a:	4b5e      	ldr	r3, [pc, #376]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1f0      	bne.n	8003f78 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0308 	and.w	r3, r3, #8
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d036      	beq.n	8004010 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	695b      	ldr	r3, [r3, #20]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d019      	beq.n	8003fde <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003faa:	4b56      	ldr	r3, [pc, #344]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003fac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fae:	4a55      	ldr	r2, [pc, #340]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003fb0:	f043 0301 	orr.w	r3, r3, #1
 8003fb4:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fb6:	f7fd ff79 	bl	8001eac <HAL_GetTick>
 8003fba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003fbc:	e008      	b.n	8003fd0 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fbe:	f7fd ff75 	bl	8001eac <HAL_GetTick>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc6:	1ad3      	subs	r3, r2, r3
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d901      	bls.n	8003fd0 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8003fcc:	2303      	movs	r3, #3
 8003fce:	e219      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003fd0:	4b4c      	ldr	r3, [pc, #304]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003fd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fd4:	f003 0302 	and.w	r3, r3, #2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0f0      	beq.n	8003fbe <HAL_RCC_OscConfig+0x35e>
 8003fdc:	e018      	b.n	8004010 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fde:	4b49      	ldr	r3, [pc, #292]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003fe0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fe2:	4a48      	ldr	r2, [pc, #288]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8003fe4:	f023 0301 	bic.w	r3, r3, #1
 8003fe8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fea:	f7fd ff5f 	bl	8001eac <HAL_GetTick>
 8003fee:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003ff0:	e008      	b.n	8004004 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ff2:	f7fd ff5b 	bl	8001eac <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d901      	bls.n	8004004 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	e1ff      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004004:	4b3f      	ldr	r3, [pc, #252]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8004006:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004008:	f003 0302 	and.w	r3, r3, #2
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1f0      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f003 0320 	and.w	r3, r3, #32
 8004018:	2b00      	cmp	r3, #0
 800401a:	d036      	beq.n	800408a <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d019      	beq.n	8004058 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004024:	4b37      	ldr	r3, [pc, #220]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4a36      	ldr	r2, [pc, #216]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 800402a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800402e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004030:	f7fd ff3c 	bl	8001eac <HAL_GetTick>
 8004034:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004036:	e008      	b.n	800404a <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004038:	f7fd ff38 	bl	8001eac <HAL_GetTick>
 800403c:	4602      	mov	r2, r0
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	1ad3      	subs	r3, r2, r3
 8004042:	2b02      	cmp	r3, #2
 8004044:	d901      	bls.n	800404a <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8004046:	2303      	movs	r3, #3
 8004048:	e1dc      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800404a:	4b2e      	ldr	r3, [pc, #184]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d0f0      	beq.n	8004038 <HAL_RCC_OscConfig+0x3d8>
 8004056:	e018      	b.n	800408a <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004058:	4b2a      	ldr	r3, [pc, #168]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a29      	ldr	r2, [pc, #164]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 800405e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004062:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004064:	f7fd ff22 	bl	8001eac <HAL_GetTick>
 8004068:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800406a:	e008      	b.n	800407e <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800406c:	f7fd ff1e 	bl	8001eac <HAL_GetTick>
 8004070:	4602      	mov	r2, r0
 8004072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004074:	1ad3      	subs	r3, r2, r3
 8004076:	2b02      	cmp	r3, #2
 8004078:	d901      	bls.n	800407e <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800407a:	2303      	movs	r3, #3
 800407c:	e1c2      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800407e:	4b21      	ldr	r3, [pc, #132]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d1f0      	bne.n	800406c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f003 0304 	and.w	r3, r3, #4
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 8086 	beq.w	80041a4 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004098:	4b1b      	ldr	r3, [pc, #108]	@ (8004108 <HAL_RCC_OscConfig+0x4a8>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a1a      	ldr	r2, [pc, #104]	@ (8004108 <HAL_RCC_OscConfig+0x4a8>)
 800409e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040a2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80040a4:	f7fd ff02 	bl	8001eac <HAL_GetTick>
 80040a8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040aa:	e008      	b.n	80040be <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040ac:	f7fd fefe 	bl	8001eac <HAL_GetTick>
 80040b0:	4602      	mov	r2, r0
 80040b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b4:	1ad3      	subs	r3, r2, r3
 80040b6:	2b64      	cmp	r3, #100	@ 0x64
 80040b8:	d901      	bls.n	80040be <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e1a2      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040be:	4b12      	ldr	r3, [pc, #72]	@ (8004108 <HAL_RCC_OscConfig+0x4a8>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d0f0      	beq.n	80040ac <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d106      	bne.n	80040e0 <HAL_RCC_OscConfig+0x480>
 80040d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 80040d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040d6:	4a0b      	ldr	r2, [pc, #44]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 80040d8:	f043 0301 	orr.w	r3, r3, #1
 80040dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80040de:	e032      	b.n	8004146 <HAL_RCC_OscConfig+0x4e6>
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d111      	bne.n	800410c <HAL_RCC_OscConfig+0x4ac>
 80040e8:	4b06      	ldr	r3, [pc, #24]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 80040ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040ec:	4a05      	ldr	r2, [pc, #20]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 80040ee:	f023 0301 	bic.w	r3, r3, #1
 80040f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80040f4:	4b03      	ldr	r3, [pc, #12]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 80040f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040f8:	4a02      	ldr	r2, [pc, #8]	@ (8004104 <HAL_RCC_OscConfig+0x4a4>)
 80040fa:	f023 0304 	bic.w	r3, r3, #4
 80040fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8004100:	e021      	b.n	8004146 <HAL_RCC_OscConfig+0x4e6>
 8004102:	bf00      	nop
 8004104:	58024400 	.word	0x58024400
 8004108:	58024800 	.word	0x58024800
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	2b05      	cmp	r3, #5
 8004112:	d10c      	bne.n	800412e <HAL_RCC_OscConfig+0x4ce>
 8004114:	4b83      	ldr	r3, [pc, #524]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004116:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004118:	4a82      	ldr	r2, [pc, #520]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800411a:	f043 0304 	orr.w	r3, r3, #4
 800411e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004120:	4b80      	ldr	r3, [pc, #512]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004124:	4a7f      	ldr	r2, [pc, #508]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004126:	f043 0301 	orr.w	r3, r3, #1
 800412a:	6713      	str	r3, [r2, #112]	@ 0x70
 800412c:	e00b      	b.n	8004146 <HAL_RCC_OscConfig+0x4e6>
 800412e:	4b7d      	ldr	r3, [pc, #500]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004130:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004132:	4a7c      	ldr	r2, [pc, #496]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004134:	f023 0301 	bic.w	r3, r3, #1
 8004138:	6713      	str	r3, [r2, #112]	@ 0x70
 800413a:	4b7a      	ldr	r3, [pc, #488]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800413c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800413e:	4a79      	ldr	r2, [pc, #484]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004140:	f023 0304 	bic.w	r3, r3, #4
 8004144:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d015      	beq.n	800417a <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414e:	f7fd fead 	bl	8001eac <HAL_GetTick>
 8004152:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004154:	e00a      	b.n	800416c <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004156:	f7fd fea9 	bl	8001eac <HAL_GetTick>
 800415a:	4602      	mov	r2, r0
 800415c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415e:	1ad3      	subs	r3, r2, r3
 8004160:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004164:	4293      	cmp	r3, r2
 8004166:	d901      	bls.n	800416c <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8004168:	2303      	movs	r3, #3
 800416a:	e14b      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800416c:	4b6d      	ldr	r3, [pc, #436]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800416e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004170:	f003 0302 	and.w	r3, r3, #2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0ee      	beq.n	8004156 <HAL_RCC_OscConfig+0x4f6>
 8004178:	e014      	b.n	80041a4 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417a:	f7fd fe97 	bl	8001eac <HAL_GetTick>
 800417e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004180:	e00a      	b.n	8004198 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004182:	f7fd fe93 	bl	8001eac <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004190:	4293      	cmp	r3, r2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e135      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004198:	4b62      	ldr	r3, [pc, #392]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800419a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800419c:	f003 0302 	and.w	r3, r3, #2
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d1ee      	bne.n	8004182 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 812a 	beq.w	8004402 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80041ae:	4b5d      	ldr	r3, [pc, #372]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80041b0:	691b      	ldr	r3, [r3, #16]
 80041b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80041b6:	2b18      	cmp	r3, #24
 80041b8:	f000 80ba 	beq.w	8004330 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	f040 8095 	bne.w	80042f0 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041c6:	4b57      	ldr	r3, [pc, #348]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4a56      	ldr	r2, [pc, #344]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80041cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041d2:	f7fd fe6b 	bl	8001eac <HAL_GetTick>
 80041d6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041d8:	e008      	b.n	80041ec <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041da:	f7fd fe67 	bl	8001eac <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d901      	bls.n	80041ec <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e10b      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80041ec:	4b4d      	ldr	r3, [pc, #308]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1f0      	bne.n	80041da <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041f8:	4b4a      	ldr	r3, [pc, #296]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80041fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80041fc:	4b4a      	ldr	r3, [pc, #296]	@ (8004328 <HAL_RCC_OscConfig+0x6c8>)
 80041fe:	4013      	ands	r3, r2
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004208:	0112      	lsls	r2, r2, #4
 800420a:	430a      	orrs	r2, r1
 800420c:	4945      	ldr	r1, [pc, #276]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800420e:	4313      	orrs	r3, r2
 8004210:	628b      	str	r3, [r1, #40]	@ 0x28
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004216:	3b01      	subs	r3, #1
 8004218:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004220:	3b01      	subs	r3, #1
 8004222:	025b      	lsls	r3, r3, #9
 8004224:	b29b      	uxth	r3, r3
 8004226:	431a      	orrs	r2, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800422c:	3b01      	subs	r3, #1
 800422e:	041b      	lsls	r3, r3, #16
 8004230:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004234:	431a      	orrs	r2, r3
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800423a:	3b01      	subs	r3, #1
 800423c:	061b      	lsls	r3, r3, #24
 800423e:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004242:	4938      	ldr	r1, [pc, #224]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004244:	4313      	orrs	r3, r2
 8004246:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004248:	4b36      	ldr	r3, [pc, #216]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800424a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800424c:	4a35      	ldr	r2, [pc, #212]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800424e:	f023 0301 	bic.w	r3, r3, #1
 8004252:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004254:	4b33      	ldr	r3, [pc, #204]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004256:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004258:	4b34      	ldr	r3, [pc, #208]	@ (800432c <HAL_RCC_OscConfig+0x6cc>)
 800425a:	4013      	ands	r3, r2
 800425c:	687a      	ldr	r2, [r7, #4]
 800425e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004260:	00d2      	lsls	r2, r2, #3
 8004262:	4930      	ldr	r1, [pc, #192]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004264:	4313      	orrs	r3, r2
 8004266:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004268:	4b2e      	ldr	r3, [pc, #184]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800426a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800426c:	f023 020c 	bic.w	r2, r3, #12
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004274:	492b      	ldr	r1, [pc, #172]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004276:	4313      	orrs	r3, r2
 8004278:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800427a:	4b2a      	ldr	r3, [pc, #168]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800427c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800427e:	f023 0202 	bic.w	r2, r3, #2
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004286:	4927      	ldr	r1, [pc, #156]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004288:	4313      	orrs	r3, r2
 800428a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800428c:	4b25      	ldr	r3, [pc, #148]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800428e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004290:	4a24      	ldr	r2, [pc, #144]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004292:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004296:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004298:	4b22      	ldr	r3, [pc, #136]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800429a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800429c:	4a21      	ldr	r2, [pc, #132]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 800429e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80042a4:	4b1f      	ldr	r3, [pc, #124]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80042a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042a8:	4a1e      	ldr	r2, [pc, #120]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80042aa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80042ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80042b0:	4b1c      	ldr	r3, [pc, #112]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80042b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80042b6:	f043 0301 	orr.w	r3, r3, #1
 80042ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80042bc:	4b19      	ldr	r3, [pc, #100]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	4a18      	ldr	r2, [pc, #96]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80042c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c8:	f7fd fdf0 	bl	8001eac <HAL_GetTick>
 80042cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d0:	f7fd fdec 	bl	8001eac <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e090      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80042e2:	4b10      	ldr	r3, [pc, #64]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d0f0      	beq.n	80042d0 <HAL_RCC_OscConfig+0x670>
 80042ee:	e088      	b.n	8004402 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a0b      	ldr	r2, [pc, #44]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 80042f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042fc:	f7fd fdd6 	bl	8001eac <HAL_GetTick>
 8004300:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004302:	e008      	b.n	8004316 <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004304:	f7fd fdd2 	bl	8001eac <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	2b02      	cmp	r3, #2
 8004310:	d901      	bls.n	8004316 <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	e076      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004316:	4b03      	ldr	r3, [pc, #12]	@ (8004324 <HAL_RCC_OscConfig+0x6c4>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d1f0      	bne.n	8004304 <HAL_RCC_OscConfig+0x6a4>
 8004322:	e06e      	b.n	8004402 <HAL_RCC_OscConfig+0x7a2>
 8004324:	58024400 	.word	0x58024400
 8004328:	fffffc0c 	.word	0xfffffc0c
 800432c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004330:	4b36      	ldr	r3, [pc, #216]	@ (800440c <HAL_RCC_OscConfig+0x7ac>)
 8004332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004334:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004336:	4b35      	ldr	r3, [pc, #212]	@ (800440c <HAL_RCC_OscConfig+0x7ac>)
 8004338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800433a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004340:	2b01      	cmp	r3, #1
 8004342:	d031      	beq.n	80043a8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004344:	693b      	ldr	r3, [r7, #16]
 8004346:	f003 0203 	and.w	r2, r3, #3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800434e:	429a      	cmp	r2, r3
 8004350:	d12a      	bne.n	80043a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	091b      	lsrs	r3, r3, #4
 8004356:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800435e:	429a      	cmp	r2, r3
 8004360:	d122      	bne.n	80043a8 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800436c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800436e:	429a      	cmp	r2, r3
 8004370:	d11a      	bne.n	80043a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	0a5b      	lsrs	r3, r3, #9
 8004376:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800437e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004380:	429a      	cmp	r2, r3
 8004382:	d111      	bne.n	80043a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	0c1b      	lsrs	r3, r3, #16
 8004388:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004390:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004392:	429a      	cmp	r2, r3
 8004394:	d108      	bne.n	80043a8 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	0e1b      	lsrs	r3, r3, #24
 800439a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043a2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d001      	beq.n	80043ac <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e02b      	b.n	8004404 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80043ac:	4b17      	ldr	r3, [pc, #92]	@ (800440c <HAL_RCC_OscConfig+0x7ac>)
 80043ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043b0:	08db      	lsrs	r3, r3, #3
 80043b2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80043b6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	429a      	cmp	r2, r3
 80043c0:	d01f      	beq.n	8004402 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80043c2:	4b12      	ldr	r3, [pc, #72]	@ (800440c <HAL_RCC_OscConfig+0x7ac>)
 80043c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c6:	4a11      	ldr	r2, [pc, #68]	@ (800440c <HAL_RCC_OscConfig+0x7ac>)
 80043c8:	f023 0301 	bic.w	r3, r3, #1
 80043cc:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80043ce:	f7fd fd6d 	bl	8001eac <HAL_GetTick>
 80043d2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80043d4:	bf00      	nop
 80043d6:	f7fd fd69 	bl	8001eac <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043de:	4293      	cmp	r3, r2
 80043e0:	d0f9      	beq.n	80043d6 <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80043e2:	4b0a      	ldr	r3, [pc, #40]	@ (800440c <HAL_RCC_OscConfig+0x7ac>)
 80043e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80043e6:	4b0a      	ldr	r3, [pc, #40]	@ (8004410 <HAL_RCC_OscConfig+0x7b0>)
 80043e8:	4013      	ands	r3, r2
 80043ea:	687a      	ldr	r2, [r7, #4]
 80043ec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80043ee:	00d2      	lsls	r2, r2, #3
 80043f0:	4906      	ldr	r1, [pc, #24]	@ (800440c <HAL_RCC_OscConfig+0x7ac>)
 80043f2:	4313      	orrs	r3, r2
 80043f4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80043f6:	4b05      	ldr	r3, [pc, #20]	@ (800440c <HAL_RCC_OscConfig+0x7ac>)
 80043f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fa:	4a04      	ldr	r2, [pc, #16]	@ (800440c <HAL_RCC_OscConfig+0x7ac>)
 80043fc:	f043 0301 	orr.w	r3, r3, #1
 8004400:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004402:	2300      	movs	r3, #0
}
 8004404:	4618      	mov	r0, r3
 8004406:	3730      	adds	r7, #48	@ 0x30
 8004408:	46bd      	mov	sp, r7
 800440a:	bd80      	pop	{r7, pc}
 800440c:	58024400 	.word	0x58024400
 8004410:	ffff0007 	.word	0xffff0007

08004414 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e19c      	b.n	8004762 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004428:	4b8a      	ldr	r3, [pc, #552]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 030f 	and.w	r3, r3, #15
 8004430:	683a      	ldr	r2, [r7, #0]
 8004432:	429a      	cmp	r2, r3
 8004434:	d910      	bls.n	8004458 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004436:	4b87      	ldr	r3, [pc, #540]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f023 020f 	bic.w	r2, r3, #15
 800443e:	4985      	ldr	r1, [pc, #532]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	4313      	orrs	r3, r2
 8004444:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004446:	4b83      	ldr	r3, [pc, #524]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	683a      	ldr	r2, [r7, #0]
 8004450:	429a      	cmp	r2, r3
 8004452:	d001      	beq.n	8004458 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e184      	b.n	8004762 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0304 	and.w	r3, r3, #4
 8004460:	2b00      	cmp	r3, #0
 8004462:	d010      	beq.n	8004486 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	691a      	ldr	r2, [r3, #16]
 8004468:	4b7b      	ldr	r3, [pc, #492]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004470:	429a      	cmp	r2, r3
 8004472:	d908      	bls.n	8004486 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004474:	4b78      	ldr	r3, [pc, #480]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004476:	699b      	ldr	r3, [r3, #24]
 8004478:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	4975      	ldr	r1, [pc, #468]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004482:	4313      	orrs	r3, r2
 8004484:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0308 	and.w	r3, r3, #8
 800448e:	2b00      	cmp	r3, #0
 8004490:	d010      	beq.n	80044b4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	695a      	ldr	r2, [r3, #20]
 8004496:	4b70      	ldr	r3, [pc, #448]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004498:	69db      	ldr	r3, [r3, #28]
 800449a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800449e:	429a      	cmp	r2, r3
 80044a0:	d908      	bls.n	80044b4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80044a2:	4b6d      	ldr	r3, [pc, #436]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80044a4:	69db      	ldr	r3, [r3, #28]
 80044a6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	496a      	ldr	r1, [pc, #424]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80044b0:	4313      	orrs	r3, r2
 80044b2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0310 	and.w	r3, r3, #16
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d010      	beq.n	80044e2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	699a      	ldr	r2, [r3, #24]
 80044c4:	4b64      	ldr	r3, [pc, #400]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80044c6:	69db      	ldr	r3, [r3, #28]
 80044c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d908      	bls.n	80044e2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80044d0:	4b61      	ldr	r3, [pc, #388]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80044d2:	69db      	ldr	r3, [r3, #28]
 80044d4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	699b      	ldr	r3, [r3, #24]
 80044dc:	495e      	ldr	r1, [pc, #376]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 0320 	and.w	r3, r3, #32
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d010      	beq.n	8004510 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	69da      	ldr	r2, [r3, #28]
 80044f2:	4b59      	ldr	r3, [pc, #356]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80044f4:	6a1b      	ldr	r3, [r3, #32]
 80044f6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d908      	bls.n	8004510 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80044fe:	4b56      	ldr	r3, [pc, #344]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004500:	6a1b      	ldr	r3, [r3, #32]
 8004502:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	4953      	ldr	r1, [pc, #332]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 800450c:	4313      	orrs	r3, r2
 800450e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f003 0302 	and.w	r3, r3, #2
 8004518:	2b00      	cmp	r3, #0
 800451a:	d010      	beq.n	800453e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	68da      	ldr	r2, [r3, #12]
 8004520:	4b4d      	ldr	r3, [pc, #308]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004522:	699b      	ldr	r3, [r3, #24]
 8004524:	f003 030f 	and.w	r3, r3, #15
 8004528:	429a      	cmp	r2, r3
 800452a:	d908      	bls.n	800453e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800452c:	4b4a      	ldr	r3, [pc, #296]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	f023 020f 	bic.w	r2, r3, #15
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	4947      	ldr	r1, [pc, #284]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 800453a:	4313      	orrs	r3, r2
 800453c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b00      	cmp	r3, #0
 8004548:	d055      	beq.n	80045f6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800454a:	4b43      	ldr	r3, [pc, #268]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	4940      	ldr	r1, [pc, #256]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004558:	4313      	orrs	r3, r2
 800455a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	2b02      	cmp	r3, #2
 8004562:	d107      	bne.n	8004574 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004564:	4b3c      	ldr	r3, [pc, #240]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d121      	bne.n	80045b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e0f6      	b.n	8004762 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	2b03      	cmp	r3, #3
 800457a:	d107      	bne.n	800458c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800457c:	4b36      	ldr	r3, [pc, #216]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d115      	bne.n	80045b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e0ea      	b.n	8004762 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d107      	bne.n	80045a4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004594:	4b30      	ldr	r3, [pc, #192]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800459c:	2b00      	cmp	r3, #0
 800459e:	d109      	bne.n	80045b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e0de      	b.n	8004762 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80045a4:	4b2c      	ldr	r3, [pc, #176]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f003 0304 	and.w	r3, r3, #4
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d101      	bne.n	80045b4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e0d6      	b.n	8004762 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80045b4:	4b28      	ldr	r3, [pc, #160]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80045b6:	691b      	ldr	r3, [r3, #16]
 80045b8:	f023 0207 	bic.w	r2, r3, #7
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	4925      	ldr	r1, [pc, #148]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045c6:	f7fd fc71 	bl	8001eac <HAL_GetTick>
 80045ca:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045cc:	e00a      	b.n	80045e4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045ce:	f7fd fc6d 	bl	8001eac <HAL_GetTick>
 80045d2:	4602      	mov	r2, r0
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	1ad3      	subs	r3, r2, r3
 80045d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045dc:	4293      	cmp	r3, r2
 80045de:	d901      	bls.n	80045e4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80045e0:	2303      	movs	r3, #3
 80045e2:	e0be      	b.n	8004762 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e4:	4b1c      	ldr	r3, [pc, #112]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	00db      	lsls	r3, r3, #3
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d1eb      	bne.n	80045ce <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d010      	beq.n	8004624 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68da      	ldr	r2, [r3, #12]
 8004606:	4b14      	ldr	r3, [pc, #80]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004608:	699b      	ldr	r3, [r3, #24]
 800460a:	f003 030f 	and.w	r3, r3, #15
 800460e:	429a      	cmp	r2, r3
 8004610:	d208      	bcs.n	8004624 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004612:	4b11      	ldr	r3, [pc, #68]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004614:	699b      	ldr	r3, [r3, #24]
 8004616:	f023 020f 	bic.w	r2, r3, #15
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	490e      	ldr	r1, [pc, #56]	@ (8004658 <HAL_RCC_ClockConfig+0x244>)
 8004620:	4313      	orrs	r3, r2
 8004622:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004624:	4b0b      	ldr	r3, [pc, #44]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 030f 	and.w	r3, r3, #15
 800462c:	683a      	ldr	r2, [r7, #0]
 800462e:	429a      	cmp	r2, r3
 8004630:	d214      	bcs.n	800465c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004632:	4b08      	ldr	r3, [pc, #32]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f023 020f 	bic.w	r2, r3, #15
 800463a:	4906      	ldr	r1, [pc, #24]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	4313      	orrs	r3, r2
 8004640:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004642:	4b04      	ldr	r3, [pc, #16]	@ (8004654 <HAL_RCC_ClockConfig+0x240>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 030f 	and.w	r3, r3, #15
 800464a:	683a      	ldr	r2, [r7, #0]
 800464c:	429a      	cmp	r2, r3
 800464e:	d005      	beq.n	800465c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e086      	b.n	8004762 <HAL_RCC_ClockConfig+0x34e>
 8004654:	52002000 	.word	0x52002000
 8004658:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b00      	cmp	r3, #0
 8004666:	d010      	beq.n	800468a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	691a      	ldr	r2, [r3, #16]
 800466c:	4b3f      	ldr	r3, [pc, #252]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 800466e:	699b      	ldr	r3, [r3, #24]
 8004670:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004674:	429a      	cmp	r2, r3
 8004676:	d208      	bcs.n	800468a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004678:	4b3c      	ldr	r3, [pc, #240]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	4939      	ldr	r1, [pc, #228]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 8004686:	4313      	orrs	r3, r2
 8004688:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0308 	and.w	r3, r3, #8
 8004692:	2b00      	cmp	r3, #0
 8004694:	d010      	beq.n	80046b8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	695a      	ldr	r2, [r3, #20]
 800469a:	4b34      	ldr	r3, [pc, #208]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 800469c:	69db      	ldr	r3, [r3, #28]
 800469e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d208      	bcs.n	80046b8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80046a6:	4b31      	ldr	r3, [pc, #196]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 80046a8:	69db      	ldr	r3, [r3, #28]
 80046aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	695b      	ldr	r3, [r3, #20]
 80046b2:	492e      	ldr	r1, [pc, #184]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 80046b4:	4313      	orrs	r3, r2
 80046b6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0310 	and.w	r3, r3, #16
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d010      	beq.n	80046e6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	699a      	ldr	r2, [r3, #24]
 80046c8:	4b28      	ldr	r3, [pc, #160]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 80046ca:	69db      	ldr	r3, [r3, #28]
 80046cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80046d0:	429a      	cmp	r2, r3
 80046d2:	d208      	bcs.n	80046e6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80046d4:	4b25      	ldr	r3, [pc, #148]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 80046d6:	69db      	ldr	r3, [r3, #28]
 80046d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	4922      	ldr	r1, [pc, #136]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0320 	and.w	r3, r3, #32
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d010      	beq.n	8004714 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	69da      	ldr	r2, [r3, #28]
 80046f6:	4b1d      	ldr	r3, [pc, #116]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80046fe:	429a      	cmp	r2, r3
 8004700:	d208      	bcs.n	8004714 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004702:	4b1a      	ldr	r3, [pc, #104]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 8004704:	6a1b      	ldr	r3, [r3, #32]
 8004706:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	69db      	ldr	r3, [r3, #28]
 800470e:	4917      	ldr	r1, [pc, #92]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 8004710:	4313      	orrs	r3, r2
 8004712:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004714:	f000 f834 	bl	8004780 <HAL_RCC_GetSysClockFreq>
 8004718:	4602      	mov	r2, r0
 800471a:	4b14      	ldr	r3, [pc, #80]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	0a1b      	lsrs	r3, r3, #8
 8004720:	f003 030f 	and.w	r3, r3, #15
 8004724:	4912      	ldr	r1, [pc, #72]	@ (8004770 <HAL_RCC_ClockConfig+0x35c>)
 8004726:	5ccb      	ldrb	r3, [r1, r3]
 8004728:	f003 031f 	and.w	r3, r3, #31
 800472c:	fa22 f303 	lsr.w	r3, r2, r3
 8004730:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004732:	4b0e      	ldr	r3, [pc, #56]	@ (800476c <HAL_RCC_ClockConfig+0x358>)
 8004734:	699b      	ldr	r3, [r3, #24]
 8004736:	f003 030f 	and.w	r3, r3, #15
 800473a:	4a0d      	ldr	r2, [pc, #52]	@ (8004770 <HAL_RCC_ClockConfig+0x35c>)
 800473c:	5cd3      	ldrb	r3, [r2, r3]
 800473e:	f003 031f 	and.w	r3, r3, #31
 8004742:	693a      	ldr	r2, [r7, #16]
 8004744:	fa22 f303 	lsr.w	r3, r2, r3
 8004748:	4a0a      	ldr	r2, [pc, #40]	@ (8004774 <HAL_RCC_ClockConfig+0x360>)
 800474a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800474c:	4a0a      	ldr	r2, [pc, #40]	@ (8004778 <HAL_RCC_ClockConfig+0x364>)
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004752:	4b0a      	ldr	r3, [pc, #40]	@ (800477c <HAL_RCC_ClockConfig+0x368>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4618      	mov	r0, r3
 8004758:	f7fd fb5e 	bl	8001e18 <HAL_InitTick>
 800475c:	4603      	mov	r3, r0
 800475e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004760:	7bfb      	ldrb	r3, [r7, #15]
}
 8004762:	4618      	mov	r0, r3
 8004764:	3718      	adds	r7, #24
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	58024400 	.word	0x58024400
 8004770:	0800a0f8 	.word	0x0800a0f8
 8004774:	24000010 	.word	0x24000010
 8004778:	2400000c 	.word	0x2400000c
 800477c:	24000014 	.word	0x24000014

08004780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004780:	b480      	push	{r7}
 8004782:	b089      	sub	sp, #36	@ 0x24
 8004784:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004786:	4bb3      	ldr	r3, [pc, #716]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004788:	691b      	ldr	r3, [r3, #16]
 800478a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800478e:	2b18      	cmp	r3, #24
 8004790:	f200 8155 	bhi.w	8004a3e <HAL_RCC_GetSysClockFreq+0x2be>
 8004794:	a201      	add	r2, pc, #4	@ (adr r2, 800479c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800479a:	bf00      	nop
 800479c:	08004801 	.word	0x08004801
 80047a0:	08004a3f 	.word	0x08004a3f
 80047a4:	08004a3f 	.word	0x08004a3f
 80047a8:	08004a3f 	.word	0x08004a3f
 80047ac:	08004a3f 	.word	0x08004a3f
 80047b0:	08004a3f 	.word	0x08004a3f
 80047b4:	08004a3f 	.word	0x08004a3f
 80047b8:	08004a3f 	.word	0x08004a3f
 80047bc:	08004827 	.word	0x08004827
 80047c0:	08004a3f 	.word	0x08004a3f
 80047c4:	08004a3f 	.word	0x08004a3f
 80047c8:	08004a3f 	.word	0x08004a3f
 80047cc:	08004a3f 	.word	0x08004a3f
 80047d0:	08004a3f 	.word	0x08004a3f
 80047d4:	08004a3f 	.word	0x08004a3f
 80047d8:	08004a3f 	.word	0x08004a3f
 80047dc:	0800482d 	.word	0x0800482d
 80047e0:	08004a3f 	.word	0x08004a3f
 80047e4:	08004a3f 	.word	0x08004a3f
 80047e8:	08004a3f 	.word	0x08004a3f
 80047ec:	08004a3f 	.word	0x08004a3f
 80047f0:	08004a3f 	.word	0x08004a3f
 80047f4:	08004a3f 	.word	0x08004a3f
 80047f8:	08004a3f 	.word	0x08004a3f
 80047fc:	08004833 	.word	0x08004833
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004800:	4b94      	ldr	r3, [pc, #592]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f003 0320 	and.w	r3, r3, #32
 8004808:	2b00      	cmp	r3, #0
 800480a:	d009      	beq.n	8004820 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800480c:	4b91      	ldr	r3, [pc, #580]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	08db      	lsrs	r3, r3, #3
 8004812:	f003 0303 	and.w	r3, r3, #3
 8004816:	4a90      	ldr	r2, [pc, #576]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004818:	fa22 f303 	lsr.w	r3, r2, r3
 800481c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800481e:	e111      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004820:	4b8d      	ldr	r3, [pc, #564]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004822:	61bb      	str	r3, [r7, #24]
      break;
 8004824:	e10e      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004826:	4b8d      	ldr	r3, [pc, #564]	@ (8004a5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004828:	61bb      	str	r3, [r7, #24]
      break;
 800482a:	e10b      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800482c:	4b8c      	ldr	r3, [pc, #560]	@ (8004a60 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800482e:	61bb      	str	r3, [r7, #24]
      break;
 8004830:	e108      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004832:	4b88      	ldr	r3, [pc, #544]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800483c:	4b85      	ldr	r3, [pc, #532]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800483e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004840:	091b      	lsrs	r3, r3, #4
 8004842:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004846:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004848:	4b82      	ldr	r3, [pc, #520]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800484a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800484c:	f003 0301 	and.w	r3, r3, #1
 8004850:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004852:	4b80      	ldr	r3, [pc, #512]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004854:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004856:	08db      	lsrs	r3, r3, #3
 8004858:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	fb02 f303 	mul.w	r3, r2, r3
 8004862:	ee07 3a90 	vmov	s15, r3
 8004866:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800486a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 80e1 	beq.w	8004a38 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	2b02      	cmp	r3, #2
 800487a:	f000 8083 	beq.w	8004984 <HAL_RCC_GetSysClockFreq+0x204>
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	2b02      	cmp	r3, #2
 8004882:	f200 80a1 	bhi.w	80049c8 <HAL_RCC_GetSysClockFreq+0x248>
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	2b00      	cmp	r3, #0
 800488a:	d003      	beq.n	8004894 <HAL_RCC_GetSysClockFreq+0x114>
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d056      	beq.n	8004940 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004892:	e099      	b.n	80049c8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004894:	4b6f      	ldr	r3, [pc, #444]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 0320 	and.w	r3, r3, #32
 800489c:	2b00      	cmp	r3, #0
 800489e:	d02d      	beq.n	80048fc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048a0:	4b6c      	ldr	r3, [pc, #432]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	08db      	lsrs	r3, r3, #3
 80048a6:	f003 0303 	and.w	r3, r3, #3
 80048aa:	4a6b      	ldr	r2, [pc, #428]	@ (8004a58 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80048ac:	fa22 f303 	lsr.w	r3, r2, r3
 80048b0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	ee07 3a90 	vmov	s15, r3
 80048b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048bc:	693b      	ldr	r3, [r7, #16]
 80048be:	ee07 3a90 	vmov	s15, r3
 80048c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048ca:	4b62      	ldr	r3, [pc, #392]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80048cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048d2:	ee07 3a90 	vmov	s15, r3
 80048d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048da:	ed97 6a02 	vldr	s12, [r7, #8]
 80048de:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004a64 <HAL_RCC_GetSysClockFreq+0x2e4>
 80048e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048f6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80048fa:	e087      	b.n	8004a0c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	ee07 3a90 	vmov	s15, r3
 8004902:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004906:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004a68 <HAL_RCC_GetSysClockFreq+0x2e8>
 800490a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800490e:	4b51      	ldr	r3, [pc, #324]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004912:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004916:	ee07 3a90 	vmov	s15, r3
 800491a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800491e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004922:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004a64 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004926:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800492a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800492e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004932:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800493a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800493e:	e065      	b.n	8004a0c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	ee07 3a90 	vmov	s15, r3
 8004946:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800494a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8004a6c <HAL_RCC_GetSysClockFreq+0x2ec>
 800494e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004952:	4b40      	ldr	r3, [pc, #256]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004956:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800495a:	ee07 3a90 	vmov	s15, r3
 800495e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004962:	ed97 6a02 	vldr	s12, [r7, #8]
 8004966:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004a64 <HAL_RCC_GetSysClockFreq+0x2e4>
 800496a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800496e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004972:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004976:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800497a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800497e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004982:	e043      	b.n	8004a0c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	ee07 3a90 	vmov	s15, r3
 800498a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800498e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004a70 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004992:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004996:	4b2f      	ldr	r3, [pc, #188]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800499a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800499e:	ee07 3a90 	vmov	s15, r3
 80049a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049a6:	ed97 6a02 	vldr	s12, [r7, #8]
 80049aa:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004a64 <HAL_RCC_GetSysClockFreq+0x2e4>
 80049ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80049be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049c2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80049c6:	e021      	b.n	8004a0c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	ee07 3a90 	vmov	s15, r3
 80049ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049d2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8004a6c <HAL_RCC_GetSysClockFreq+0x2ec>
 80049d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049da:	4b1e      	ldr	r3, [pc, #120]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80049dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049e2:	ee07 3a90 	vmov	s15, r3
 80049e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80049ea:	ed97 6a02 	vldr	s12, [r7, #8]
 80049ee:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004a64 <HAL_RCC_GetSysClockFreq+0x2e4>
 80049f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80049fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004a0a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8004a0c:	4b11      	ldr	r3, [pc, #68]	@ (8004a54 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a10:	0a5b      	lsrs	r3, r3, #9
 8004a12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a16:	3301      	adds	r3, #1
 8004a18:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	ee07 3a90 	vmov	s15, r3
 8004a20:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a24:	edd7 6a07 	vldr	s13, [r7, #28]
 8004a28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a30:	ee17 3a90 	vmov	r3, s15
 8004a34:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004a36:	e005      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	61bb      	str	r3, [r7, #24]
      break;
 8004a3c:	e002      	b.n	8004a44 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8004a3e:	4b07      	ldr	r3, [pc, #28]	@ (8004a5c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004a40:	61bb      	str	r3, [r7, #24]
      break;
 8004a42:	bf00      	nop
  }

  return sysclockfreq;
 8004a44:	69bb      	ldr	r3, [r7, #24]
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	3724      	adds	r7, #36	@ 0x24
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	58024400 	.word	0x58024400
 8004a58:	03d09000 	.word	0x03d09000
 8004a5c:	003d0900 	.word	0x003d0900
 8004a60:	017d7840 	.word	0x017d7840
 8004a64:	46000000 	.word	0x46000000
 8004a68:	4c742400 	.word	0x4c742400
 8004a6c:	4a742400 	.word	0x4a742400
 8004a70:	4bbebc20 	.word	0x4bbebc20

08004a74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8004a7a:	f7ff fe81 	bl	8004780 <HAL_RCC_GetSysClockFreq>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	4b10      	ldr	r3, [pc, #64]	@ (8004ac4 <HAL_RCC_GetHCLKFreq+0x50>)
 8004a82:	699b      	ldr	r3, [r3, #24]
 8004a84:	0a1b      	lsrs	r3, r3, #8
 8004a86:	f003 030f 	and.w	r3, r3, #15
 8004a8a:	490f      	ldr	r1, [pc, #60]	@ (8004ac8 <HAL_RCC_GetHCLKFreq+0x54>)
 8004a8c:	5ccb      	ldrb	r3, [r1, r3]
 8004a8e:	f003 031f 	and.w	r3, r3, #31
 8004a92:	fa22 f303 	lsr.w	r3, r2, r3
 8004a96:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004a98:	4b0a      	ldr	r3, [pc, #40]	@ (8004ac4 <HAL_RCC_GetHCLKFreq+0x50>)
 8004a9a:	699b      	ldr	r3, [r3, #24]
 8004a9c:	f003 030f 	and.w	r3, r3, #15
 8004aa0:	4a09      	ldr	r2, [pc, #36]	@ (8004ac8 <HAL_RCC_GetHCLKFreq+0x54>)
 8004aa2:	5cd3      	ldrb	r3, [r2, r3]
 8004aa4:	f003 031f 	and.w	r3, r3, #31
 8004aa8:	687a      	ldr	r2, [r7, #4]
 8004aaa:	fa22 f303 	lsr.w	r3, r2, r3
 8004aae:	4a07      	ldr	r2, [pc, #28]	@ (8004acc <HAL_RCC_GetHCLKFreq+0x58>)
 8004ab0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004ab2:	4a07      	ldr	r2, [pc, #28]	@ (8004ad0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004ab8:	4b04      	ldr	r3, [pc, #16]	@ (8004acc <HAL_RCC_GetHCLKFreq+0x58>)
 8004aba:	681b      	ldr	r3, [r3, #0]
}
 8004abc:	4618      	mov	r0, r3
 8004abe:	3708      	adds	r7, #8
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}
 8004ac4:	58024400 	.word	0x58024400
 8004ac8:	0800a0f8 	.word	0x0800a0f8
 8004acc:	24000010 	.word	0x24000010
 8004ad0:	2400000c 	.word	0x2400000c

08004ad4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8004ad8:	f7ff ffcc 	bl	8004a74 <HAL_RCC_GetHCLKFreq>
 8004adc:	4602      	mov	r2, r0
 8004ade:	4b06      	ldr	r3, [pc, #24]	@ (8004af8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ae0:	69db      	ldr	r3, [r3, #28]
 8004ae2:	091b      	lsrs	r3, r3, #4
 8004ae4:	f003 0307 	and.w	r3, r3, #7
 8004ae8:	4904      	ldr	r1, [pc, #16]	@ (8004afc <HAL_RCC_GetPCLK1Freq+0x28>)
 8004aea:	5ccb      	ldrb	r3, [r1, r3]
 8004aec:	f003 031f 	and.w	r3, r3, #31
 8004af0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	58024400 	.word	0x58024400
 8004afc:	0800a0f8 	.word	0x0800a0f8

08004b00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8004b04:	f7ff ffb6 	bl	8004a74 <HAL_RCC_GetHCLKFreq>
 8004b08:	4602      	mov	r2, r0
 8004b0a:	4b06      	ldr	r3, [pc, #24]	@ (8004b24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	0a1b      	lsrs	r3, r3, #8
 8004b10:	f003 0307 	and.w	r3, r3, #7
 8004b14:	4904      	ldr	r1, [pc, #16]	@ (8004b28 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004b16:	5ccb      	ldrb	r3, [r1, r3]
 8004b18:	f003 031f 	and.w	r3, r3, #31
 8004b1c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8004b20:	4618      	mov	r0, r3
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	58024400 	.word	0x58024400
 8004b28:	0800a0f8 	.word	0x0800a0f8

08004b2c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004b30:	b0c6      	sub	sp, #280	@ 0x118
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b38:	2300      	movs	r3, #0
 8004b3a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b3e:	2300      	movs	r3, #0
 8004b40:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004b50:	2500      	movs	r5, #0
 8004b52:	ea54 0305 	orrs.w	r3, r4, r5
 8004b56:	d049      	beq.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004b58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b5e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b62:	d02f      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8004b64:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004b68:	d828      	bhi.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004b6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b6e:	d01a      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004b70:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004b74:	d822      	bhi.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d003      	beq.n	8004b82 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004b7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b7e:	d007      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004b80:	e01c      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b82:	4bab      	ldr	r3, [pc, #684]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b86:	4aaa      	ldr	r2, [pc, #680]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004b88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b8c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004b8e:	e01a      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b94:	3308      	adds	r3, #8
 8004b96:	2102      	movs	r1, #2
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f002 fa49 	bl	8007030 <RCCEx_PLL2_Config>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004ba4:	e00f      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004baa:	3328      	adds	r3, #40	@ 0x28
 8004bac:	2102      	movs	r1, #2
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f002 faf0 	bl	8007194 <RCCEx_PLL3_Config>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8004bba:	e004      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004bc2:	e000      	b.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8004bc4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bc6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10a      	bne.n	8004be4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004bce:	4b98      	ldr	r3, [pc, #608]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bd2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004bd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bdc:	4a94      	ldr	r2, [pc, #592]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004bde:	430b      	orrs	r3, r1
 8004be0:	6513      	str	r3, [r2, #80]	@ 0x50
 8004be2:	e003      	b.n	8004bec <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004be4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004be8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004bec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004bf8:	f04f 0900 	mov.w	r9, #0
 8004bfc:	ea58 0309 	orrs.w	r3, r8, r9
 8004c00:	d047      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8004c02:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c08:	2b04      	cmp	r3, #4
 8004c0a:	d82a      	bhi.n	8004c62 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c14 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c12:	bf00      	nop
 8004c14:	08004c29 	.word	0x08004c29
 8004c18:	08004c37 	.word	0x08004c37
 8004c1c:	08004c4d 	.word	0x08004c4d
 8004c20:	08004c6b 	.word	0x08004c6b
 8004c24:	08004c6b 	.word	0x08004c6b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c28:	4b81      	ldr	r3, [pc, #516]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c2c:	4a80      	ldr	r2, [pc, #512]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004c2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c34:	e01a      	b.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c3a:	3308      	adds	r3, #8
 8004c3c:	2100      	movs	r1, #0
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f002 f9f6 	bl	8007030 <RCCEx_PLL2_Config>
 8004c44:	4603      	mov	r3, r0
 8004c46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c4a:	e00f      	b.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004c4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c50:	3328      	adds	r3, #40	@ 0x28
 8004c52:	2100      	movs	r1, #0
 8004c54:	4618      	mov	r0, r3
 8004c56:	f002 fa9d 	bl	8007194 <RCCEx_PLL3_Config>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004c60:	e004      	b.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c68:	e000      	b.n	8004c6c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8004c6a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d10a      	bne.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c74:	4b6e      	ldr	r3, [pc, #440]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004c76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c78:	f023 0107 	bic.w	r1, r3, #7
 8004c7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c82:	4a6b      	ldr	r2, [pc, #428]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004c84:	430b      	orrs	r3, r1
 8004c86:	6513      	str	r3, [r2, #80]	@ 0x50
 8004c88:	e003      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c8e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8004c92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8004c9e:	f04f 0b00 	mov.w	fp, #0
 8004ca2:	ea5a 030b 	orrs.w	r3, sl, fp
 8004ca6:	d05b      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8004ca8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cac:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004cb0:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004cb4:	d03b      	beq.n	8004d2e <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004cb6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8004cba:	d834      	bhi.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004cbc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cc0:	d037      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8004cc2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004cc6:	d82e      	bhi.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004cc8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004ccc:	d033      	beq.n	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004cce:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8004cd2:	d828      	bhi.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004cd4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cd8:	d01a      	beq.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8004cda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004cde:	d822      	bhi.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004ce4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ce8:	d007      	beq.n	8004cfa <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8004cea:	e01c      	b.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cec:	4b50      	ldr	r3, [pc, #320]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cf0:	4a4f      	ldr	r2, [pc, #316]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004cf2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004cf6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004cf8:	e01e      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004cfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cfe:	3308      	adds	r3, #8
 8004d00:	2100      	movs	r1, #0
 8004d02:	4618      	mov	r0, r3
 8004d04:	f002 f994 	bl	8007030 <RCCEx_PLL2_Config>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004d0e:	e013      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d14:	3328      	adds	r3, #40	@ 0x28
 8004d16:	2100      	movs	r1, #0
 8004d18:	4618      	mov	r0, r3
 8004d1a:	f002 fa3b 	bl	8007194 <RCCEx_PLL3_Config>
 8004d1e:	4603      	mov	r3, r0
 8004d20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004d24:	e008      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004d2c:	e004      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004d2e:	bf00      	nop
 8004d30:	e002      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004d32:	bf00      	nop
 8004d34:	e000      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8004d36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d10b      	bne.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004d40:	4b3b      	ldr	r3, [pc, #236]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d44:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8004d48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d4c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004d50:	4a37      	ldr	r2, [pc, #220]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004d52:	430b      	orrs	r3, r1
 8004d54:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d56:	e003      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004d5c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004d60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d68:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8004d6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004d70:	2300      	movs	r3, #0
 8004d72:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004d76:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	d05d      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004d80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d84:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004d88:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004d8c:	d03b      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8004d8e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8004d92:	d834      	bhi.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004d94:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d98:	d037      	beq.n	8004e0a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8004d9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d9e:	d82e      	bhi.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004da0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004da4:	d033      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8004da6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004daa:	d828      	bhi.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004dac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004db0:	d01a      	beq.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8004db2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004db6:	d822      	bhi.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004dbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004dc0:	d007      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004dc2:	e01c      	b.n	8004dfe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc8:	4a19      	ldr	r2, [pc, #100]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004dca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004dce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004dd0:	e01e      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004dd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dd6:	3308      	adds	r3, #8
 8004dd8:	2100      	movs	r1, #0
 8004dda:	4618      	mov	r0, r3
 8004ddc:	f002 f928 	bl	8007030 <RCCEx_PLL2_Config>
 8004de0:	4603      	mov	r3, r0
 8004de2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8004de6:	e013      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dec:	3328      	adds	r3, #40	@ 0x28
 8004dee:	2100      	movs	r1, #0
 8004df0:	4618      	mov	r0, r3
 8004df2:	f002 f9cf 	bl	8007194 <RCCEx_PLL3_Config>
 8004df6:	4603      	mov	r3, r0
 8004df8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004dfc:	e008      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004e04:	e004      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004e06:	bf00      	nop
 8004e08:	e002      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004e0a:	bf00      	nop
 8004e0c:	e000      	b.n	8004e10 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8004e0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e10:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d10d      	bne.n	8004e34 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8004e18:	4b05      	ldr	r3, [pc, #20]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e1c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8004e20:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e24:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004e28:	4a01      	ldr	r2, [pc, #4]	@ (8004e30 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8004e2a:	430b      	orrs	r3, r1
 8004e2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e2e:	e005      	b.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x310>
 8004e30:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e34:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e38:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004e3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e44:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8004e48:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8004e52:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8004e56:	460b      	mov	r3, r1
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	d03a      	beq.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8004e5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e62:	2b30      	cmp	r3, #48	@ 0x30
 8004e64:	d01f      	beq.n	8004ea6 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8004e66:	2b30      	cmp	r3, #48	@ 0x30
 8004e68:	d819      	bhi.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004e6a:	2b20      	cmp	r3, #32
 8004e6c:	d00c      	beq.n	8004e88 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004e6e:	2b20      	cmp	r3, #32
 8004e70:	d815      	bhi.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d019      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004e76:	2b10      	cmp	r3, #16
 8004e78:	d111      	bne.n	8004e9e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004e7a:	4baa      	ldr	r3, [pc, #680]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e7e:	4aa9      	ldr	r2, [pc, #676]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004e84:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004e86:	e011      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e8c:	3308      	adds	r3, #8
 8004e8e:	2102      	movs	r1, #2
 8004e90:	4618      	mov	r0, r3
 8004e92:	f002 f8cd 	bl	8007030 <RCCEx_PLL2_Config>
 8004e96:	4603      	mov	r3, r0
 8004e98:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8004e9c:	e006      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
 8004ea0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004ea4:	e002      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004ea6:	bf00      	nop
 8004ea8:	e000      	b.n	8004eac <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8004eaa:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d10a      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004eb4:	4b9b      	ldr	r3, [pc, #620]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004eb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004ebc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec2:	4a98      	ldr	r2, [pc, #608]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004ec4:	430b      	orrs	r3, r1
 8004ec6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ec8:	e003      	b.n	8004ed2 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ece:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004ed2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eda:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8004ede:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004ee8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004eec:	460b      	mov	r3, r1
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	d051      	beq.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004ef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004efc:	d035      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8004efe:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004f02:	d82e      	bhi.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004f04:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f08:	d031      	beq.n	8004f6e <HAL_RCCEx_PeriphCLKConfig+0x442>
 8004f0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f0e:	d828      	bhi.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004f10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f14:	d01a      	beq.n	8004f4c <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004f16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f1a:	d822      	bhi.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d003      	beq.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8004f20:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f24:	d007      	beq.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8004f26:	e01c      	b.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004f28:	4b7e      	ldr	r3, [pc, #504]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f2c:	4a7d      	ldr	r2, [pc, #500]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004f2e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004f32:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f34:	e01c      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004f36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f3a:	3308      	adds	r3, #8
 8004f3c:	2100      	movs	r1, #0
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f002 f876 	bl	8007030 <RCCEx_PLL2_Config>
 8004f44:	4603      	mov	r3, r0
 8004f46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f4a:	e011      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f50:	3328      	adds	r3, #40	@ 0x28
 8004f52:	2100      	movs	r1, #0
 8004f54:	4618      	mov	r0, r3
 8004f56:	f002 f91d 	bl	8007194 <RCCEx_PLL3_Config>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004f60:	e006      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004f68:	e002      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004f6a:	bf00      	nop
 8004f6c:	e000      	b.n	8004f70 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004f6e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d10a      	bne.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004f78:	4b6a      	ldr	r3, [pc, #424]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004f7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f7c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004f80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f86:	4a67      	ldr	r2, [pc, #412]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004f88:	430b      	orrs	r3, r1
 8004f8a:	6513      	str	r3, [r2, #80]	@ 0x50
 8004f8c:	e003      	b.n	8004f96 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f8e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004f92:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004f96:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f9e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004fa2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004fac:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004fb0:	460b      	mov	r3, r1
 8004fb2:	4313      	orrs	r3, r2
 8004fb4:	d053      	beq.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004fb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004fba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fc0:	d033      	beq.n	800502a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8004fc2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fc6:	d82c      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004fc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fcc:	d02f      	beq.n	800502e <HAL_RCCEx_PeriphCLKConfig+0x502>
 8004fce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004fd2:	d826      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004fd4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004fd8:	d02b      	beq.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004fda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004fde:	d820      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004fe0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fe4:	d012      	beq.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004fe6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004fea:	d81a      	bhi.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d022      	beq.n	8005036 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ff4:	d115      	bne.n	8005022 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ff6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ffa:	3308      	adds	r3, #8
 8004ffc:	2101      	movs	r1, #1
 8004ffe:	4618      	mov	r0, r3
 8005000:	f002 f816 	bl	8007030 <RCCEx_PLL2_Config>
 8005004:	4603      	mov	r3, r0
 8005006:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800500a:	e015      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800500c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005010:	3328      	adds	r3, #40	@ 0x28
 8005012:	2101      	movs	r1, #1
 8005014:	4618      	mov	r0, r3
 8005016:	f002 f8bd 	bl	8007194 <RCCEx_PLL3_Config>
 800501a:	4603      	mov	r3, r0
 800501c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8005020:	e00a      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005028:	e006      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800502a:	bf00      	nop
 800502c:	e004      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800502e:	bf00      	nop
 8005030:	e002      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005032:	bf00      	nop
 8005034:	e000      	b.n	8005038 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8005036:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005038:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10a      	bne.n	8005056 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005040:	4b38      	ldr	r3, [pc, #224]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005044:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005048:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800504c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800504e:	4a35      	ldr	r2, [pc, #212]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8005050:	430b      	orrs	r3, r1
 8005052:	6513      	str	r3, [r2, #80]	@ 0x50
 8005054:	e003      	b.n	800505e <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005056:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800505a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800505e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005062:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005066:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800506a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800506e:	2300      	movs	r3, #0
 8005070:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005074:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005078:	460b      	mov	r3, r1
 800507a:	4313      	orrs	r3, r2
 800507c:	d058      	beq.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800507e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005082:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005086:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800508a:	d033      	beq.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800508c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005090:	d82c      	bhi.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8005092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005096:	d02f      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8005098:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800509c:	d826      	bhi.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800509e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80050a2:	d02b      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80050a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80050a8:	d820      	bhi.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80050aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050ae:	d012      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80050b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80050b4:	d81a      	bhi.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d022      	beq.n	8005100 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80050ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050be:	d115      	bne.n	80050ec <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80050c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050c4:	3308      	adds	r3, #8
 80050c6:	2101      	movs	r1, #1
 80050c8:	4618      	mov	r0, r3
 80050ca:	f001 ffb1 	bl	8007030 <RCCEx_PLL2_Config>
 80050ce:	4603      	mov	r3, r0
 80050d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80050d4:	e015      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80050d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050da:	3328      	adds	r3, #40	@ 0x28
 80050dc:	2101      	movs	r1, #1
 80050de:	4618      	mov	r0, r3
 80050e0:	f002 f858 	bl	8007194 <RCCEx_PLL3_Config>
 80050e4:	4603      	mov	r3, r0
 80050e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80050ea:	e00a      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80050f2:	e006      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80050f4:	bf00      	nop
 80050f6:	e004      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80050f8:	bf00      	nop
 80050fa:	e002      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80050fc:	bf00      	nop
 80050fe:	e000      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8005100:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005102:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005106:	2b00      	cmp	r3, #0
 8005108:	d10e      	bne.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800510a:	4b06      	ldr	r3, [pc, #24]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800510c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800510e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005112:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005116:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800511a:	4a02      	ldr	r2, [pc, #8]	@ (8005124 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800511c:	430b      	orrs	r3, r1
 800511e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005120:	e006      	b.n	8005130 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005122:	bf00      	nop
 8005124:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005128:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800512c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005130:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005138:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800513c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005140:	2300      	movs	r3, #0
 8005142:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005146:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800514a:	460b      	mov	r3, r1
 800514c:	4313      	orrs	r3, r2
 800514e:	d037      	beq.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8005150:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005154:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005156:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800515a:	d00e      	beq.n	800517a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800515c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005160:	d816      	bhi.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8005162:	2b00      	cmp	r3, #0
 8005164:	d018      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8005166:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800516a:	d111      	bne.n	8005190 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800516c:	4bc4      	ldr	r3, [pc, #784]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800516e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005170:	4ac3      	ldr	r2, [pc, #780]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005172:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005176:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005178:	e00f      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800517a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800517e:	3308      	adds	r3, #8
 8005180:	2101      	movs	r1, #1
 8005182:	4618      	mov	r0, r3
 8005184:	f001 ff54 	bl	8007030 <RCCEx_PLL2_Config>
 8005188:	4603      	mov	r3, r0
 800518a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800518e:	e004      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005196:	e000      	b.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8005198:	bf00      	nop
    }

    if (ret == HAL_OK)
 800519a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10a      	bne.n	80051b8 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80051a2:	4bb7      	ldr	r3, [pc, #732]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051a6:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80051aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051b0:	4ab3      	ldr	r2, [pc, #716]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80051b2:	430b      	orrs	r3, r1
 80051b4:	6513      	str	r3, [r2, #80]	@ 0x50
 80051b6:	e003      	b.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80051bc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80051c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051c8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80051cc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051d0:	2300      	movs	r3, #0
 80051d2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80051d6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80051da:	460b      	mov	r3, r1
 80051dc:	4313      	orrs	r3, r2
 80051de:	d039      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80051e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80051e6:	2b03      	cmp	r3, #3
 80051e8:	d81c      	bhi.n	8005224 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 80051ea:	a201      	add	r2, pc, #4	@ (adr r2, 80051f0 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 80051ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051f0:	0800522d 	.word	0x0800522d
 80051f4:	08005201 	.word	0x08005201
 80051f8:	0800520f 	.word	0x0800520f
 80051fc:	0800522d 	.word	0x0800522d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005200:	4b9f      	ldr	r3, [pc, #636]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005204:	4a9e      	ldr	r2, [pc, #632]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005206:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800520a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800520c:	e00f      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800520e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005212:	3308      	adds	r3, #8
 8005214:	2102      	movs	r1, #2
 8005216:	4618      	mov	r0, r3
 8005218:	f001 ff0a 	bl	8007030 <RCCEx_PLL2_Config>
 800521c:	4603      	mov	r3, r0
 800521e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8005222:	e004      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800522a:	e000      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800522c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800522e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10a      	bne.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005236:	4b92      	ldr	r3, [pc, #584]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800523a:	f023 0103 	bic.w	r1, r3, #3
 800523e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005242:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005244:	4a8e      	ldr	r2, [pc, #568]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005246:	430b      	orrs	r3, r1
 8005248:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800524a:	e003      	b.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800524c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005250:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005260:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005264:	2300      	movs	r3, #0
 8005266:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800526a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800526e:	460b      	mov	r3, r1
 8005270:	4313      	orrs	r3, r2
 8005272:	f000 8099 	beq.w	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005276:	4b83      	ldr	r3, [pc, #524]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a82      	ldr	r2, [pc, #520]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800527c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005280:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005282:	f7fc fe13 	bl	8001eac <HAL_GetTick>
 8005286:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800528a:	e00b      	b.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800528c:	f7fc fe0e 	bl	8001eac <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8005296:	1ad3      	subs	r3, r2, r3
 8005298:	2b64      	cmp	r3, #100	@ 0x64
 800529a:	d903      	bls.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80052a2:	e005      	b.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80052a4:	4b77      	ldr	r3, [pc, #476]	@ (8005484 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d0ed      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80052b0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d173      	bne.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80052b8:	4b71      	ldr	r3, [pc, #452]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80052ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80052bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052c0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80052c4:	4053      	eors	r3, r2
 80052c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d015      	beq.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052ce:	4b6c      	ldr	r3, [pc, #432]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80052d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052da:	4b69      	ldr	r3, [pc, #420]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80052dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052de:	4a68      	ldr	r2, [pc, #416]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80052e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052e4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052e6:	4b66      	ldr	r3, [pc, #408]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80052e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052ea:	4a65      	ldr	r2, [pc, #404]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80052ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052f0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80052f2:	4a63      	ldr	r2, [pc, #396]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80052f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80052f8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80052fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005306:	d118      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005308:	f7fc fdd0 	bl	8001eac <HAL_GetTick>
 800530c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005310:	e00d      	b.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005312:	f7fc fdcb 	bl	8001eac <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800531c:	1ad2      	subs	r2, r2, r3
 800531e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005322:	429a      	cmp	r2, r3
 8005324:	d903      	bls.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 800532c:	e005      	b.n	800533a <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800532e:	4b54      	ldr	r3, [pc, #336]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005332:	f003 0302 	and.w	r3, r3, #2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d0eb      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800533a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800533e:	2b00      	cmp	r3, #0
 8005340:	d129      	bne.n	8005396 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005342:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005346:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800534a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800534e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005352:	d10e      	bne.n	8005372 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8005354:	4b4a      	ldr	r3, [pc, #296]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005356:	691b      	ldr	r3, [r3, #16]
 8005358:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800535c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005360:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005364:	091a      	lsrs	r2, r3, #4
 8005366:	4b48      	ldr	r3, [pc, #288]	@ (8005488 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8005368:	4013      	ands	r3, r2
 800536a:	4a45      	ldr	r2, [pc, #276]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800536c:	430b      	orrs	r3, r1
 800536e:	6113      	str	r3, [r2, #16]
 8005370:	e005      	b.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8005372:	4b43      	ldr	r3, [pc, #268]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	4a42      	ldr	r2, [pc, #264]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005378:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800537c:	6113      	str	r3, [r2, #16]
 800537e:	4b40      	ldr	r3, [pc, #256]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005380:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005382:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005386:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800538a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800538e:	4a3c      	ldr	r2, [pc, #240]	@ (8005480 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8005390:	430b      	orrs	r3, r1
 8005392:	6713      	str	r3, [r2, #112]	@ 0x70
 8005394:	e008      	b.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005396:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800539a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800539e:	e003      	b.n	80053a8 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80053a4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80053a8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053b0:	f002 0301 	and.w	r3, r2, #1
 80053b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80053b8:	2300      	movs	r3, #0
 80053ba:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80053be:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80053c2:	460b      	mov	r3, r1
 80053c4:	4313      	orrs	r3, r2
 80053c6:	f000 808f 	beq.w	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80053ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053ce:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80053d0:	2b28      	cmp	r3, #40	@ 0x28
 80053d2:	d871      	bhi.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80053d4:	a201      	add	r2, pc, #4	@ (adr r2, 80053dc <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80053d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053da:	bf00      	nop
 80053dc:	080054c1 	.word	0x080054c1
 80053e0:	080054b9 	.word	0x080054b9
 80053e4:	080054b9 	.word	0x080054b9
 80053e8:	080054b9 	.word	0x080054b9
 80053ec:	080054b9 	.word	0x080054b9
 80053f0:	080054b9 	.word	0x080054b9
 80053f4:	080054b9 	.word	0x080054b9
 80053f8:	080054b9 	.word	0x080054b9
 80053fc:	0800548d 	.word	0x0800548d
 8005400:	080054b9 	.word	0x080054b9
 8005404:	080054b9 	.word	0x080054b9
 8005408:	080054b9 	.word	0x080054b9
 800540c:	080054b9 	.word	0x080054b9
 8005410:	080054b9 	.word	0x080054b9
 8005414:	080054b9 	.word	0x080054b9
 8005418:	080054b9 	.word	0x080054b9
 800541c:	080054a3 	.word	0x080054a3
 8005420:	080054b9 	.word	0x080054b9
 8005424:	080054b9 	.word	0x080054b9
 8005428:	080054b9 	.word	0x080054b9
 800542c:	080054b9 	.word	0x080054b9
 8005430:	080054b9 	.word	0x080054b9
 8005434:	080054b9 	.word	0x080054b9
 8005438:	080054b9 	.word	0x080054b9
 800543c:	080054c1 	.word	0x080054c1
 8005440:	080054b9 	.word	0x080054b9
 8005444:	080054b9 	.word	0x080054b9
 8005448:	080054b9 	.word	0x080054b9
 800544c:	080054b9 	.word	0x080054b9
 8005450:	080054b9 	.word	0x080054b9
 8005454:	080054b9 	.word	0x080054b9
 8005458:	080054b9 	.word	0x080054b9
 800545c:	080054c1 	.word	0x080054c1
 8005460:	080054b9 	.word	0x080054b9
 8005464:	080054b9 	.word	0x080054b9
 8005468:	080054b9 	.word	0x080054b9
 800546c:	080054b9 	.word	0x080054b9
 8005470:	080054b9 	.word	0x080054b9
 8005474:	080054b9 	.word	0x080054b9
 8005478:	080054b9 	.word	0x080054b9
 800547c:	080054c1 	.word	0x080054c1
 8005480:	58024400 	.word	0x58024400
 8005484:	58024800 	.word	0x58024800
 8005488:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800548c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005490:	3308      	adds	r3, #8
 8005492:	2101      	movs	r1, #1
 8005494:	4618      	mov	r0, r3
 8005496:	f001 fdcb 	bl	8007030 <RCCEx_PLL2_Config>
 800549a:	4603      	mov	r3, r0
 800549c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80054a0:	e00f      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80054a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054a6:	3328      	adds	r3, #40	@ 0x28
 80054a8:	2101      	movs	r1, #1
 80054aa:	4618      	mov	r0, r3
 80054ac:	f001 fe72 	bl	8007194 <RCCEx_PLL3_Config>
 80054b0:	4603      	mov	r3, r0
 80054b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80054b6:	e004      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80054b8:	2301      	movs	r3, #1
 80054ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80054be:	e000      	b.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80054c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d10a      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80054ca:	4bbf      	ldr	r3, [pc, #764]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80054cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ce:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80054d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80054d8:	4abb      	ldr	r2, [pc, #748]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80054da:	430b      	orrs	r3, r1
 80054dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80054de:	e003      	b.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80054e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80054e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80054ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f0:	f002 0302 	and.w	r3, r2, #2
 80054f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80054f8:	2300      	movs	r3, #0
 80054fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80054fe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005502:	460b      	mov	r3, r1
 8005504:	4313      	orrs	r3, r2
 8005506:	d041      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005508:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800550c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800550e:	2b05      	cmp	r3, #5
 8005510:	d824      	bhi.n	800555c <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8005512:	a201      	add	r2, pc, #4	@ (adr r2, 8005518 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 8005514:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005518:	08005565 	.word	0x08005565
 800551c:	08005531 	.word	0x08005531
 8005520:	08005547 	.word	0x08005547
 8005524:	08005565 	.word	0x08005565
 8005528:	08005565 	.word	0x08005565
 800552c:	08005565 	.word	0x08005565
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005530:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005534:	3308      	adds	r3, #8
 8005536:	2101      	movs	r1, #1
 8005538:	4618      	mov	r0, r3
 800553a:	f001 fd79 	bl	8007030 <RCCEx_PLL2_Config>
 800553e:	4603      	mov	r3, r0
 8005540:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005544:	e00f      	b.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800554a:	3328      	adds	r3, #40	@ 0x28
 800554c:	2101      	movs	r1, #1
 800554e:	4618      	mov	r0, r3
 8005550:	f001 fe20 	bl	8007194 <RCCEx_PLL3_Config>
 8005554:	4603      	mov	r3, r0
 8005556:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800555a:	e004      	b.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005562:	e000      	b.n	8005566 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8005564:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005566:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800556a:	2b00      	cmp	r3, #0
 800556c:	d10a      	bne.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800556e:	4b96      	ldr	r3, [pc, #600]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005572:	f023 0107 	bic.w	r1, r3, #7
 8005576:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800557a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800557c:	4a92      	ldr	r2, [pc, #584]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800557e:	430b      	orrs	r3, r1
 8005580:	6553      	str	r3, [r2, #84]	@ 0x54
 8005582:	e003      	b.n	800558c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005584:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005588:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800558c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005594:	f002 0304 	and.w	r3, r2, #4
 8005598:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800559c:	2300      	movs	r3, #0
 800559e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80055a2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80055a6:	460b      	mov	r3, r1
 80055a8:	4313      	orrs	r3, r2
 80055aa:	d044      	beq.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80055ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80055b4:	2b05      	cmp	r3, #5
 80055b6:	d825      	bhi.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80055b8:	a201      	add	r2, pc, #4	@ (adr r2, 80055c0 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80055ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055be:	bf00      	nop
 80055c0:	0800560d 	.word	0x0800560d
 80055c4:	080055d9 	.word	0x080055d9
 80055c8:	080055ef 	.word	0x080055ef
 80055cc:	0800560d 	.word	0x0800560d
 80055d0:	0800560d 	.word	0x0800560d
 80055d4:	0800560d 	.word	0x0800560d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80055d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055dc:	3308      	adds	r3, #8
 80055de:	2101      	movs	r1, #1
 80055e0:	4618      	mov	r0, r3
 80055e2:	f001 fd25 	bl	8007030 <RCCEx_PLL2_Config>
 80055e6:	4603      	mov	r3, r0
 80055e8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80055ec:	e00f      	b.n	800560e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80055ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055f2:	3328      	adds	r3, #40	@ 0x28
 80055f4:	2101      	movs	r1, #1
 80055f6:	4618      	mov	r0, r3
 80055f8:	f001 fdcc 	bl	8007194 <RCCEx_PLL3_Config>
 80055fc:	4603      	mov	r3, r0
 80055fe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005602:	e004      	b.n	800560e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005604:	2301      	movs	r3, #1
 8005606:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800560a:	e000      	b.n	800560e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800560c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800560e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005612:	2b00      	cmp	r3, #0
 8005614:	d10b      	bne.n	800562e <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005616:	4b6c      	ldr	r3, [pc, #432]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800561a:	f023 0107 	bic.w	r1, r3, #7
 800561e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005626:	4a68      	ldr	r2, [pc, #416]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8005628:	430b      	orrs	r3, r1
 800562a:	6593      	str	r3, [r2, #88]	@ 0x58
 800562c:	e003      	b.n	8005636 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800562e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005632:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005636:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800563a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800563e:	f002 0320 	and.w	r3, r2, #32
 8005642:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005646:	2300      	movs	r3, #0
 8005648:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800564c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005650:	460b      	mov	r3, r1
 8005652:	4313      	orrs	r3, r2
 8005654:	d055      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005656:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800565a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800565e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005662:	d033      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8005664:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005668:	d82c      	bhi.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800566a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800566e:	d02f      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8005670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005674:	d826      	bhi.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005676:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800567a:	d02b      	beq.n	80056d4 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800567c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005680:	d820      	bhi.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8005682:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005686:	d012      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8005688:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800568c:	d81a      	bhi.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800568e:	2b00      	cmp	r3, #0
 8005690:	d022      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8005692:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005696:	d115      	bne.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005698:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800569c:	3308      	adds	r3, #8
 800569e:	2100      	movs	r1, #0
 80056a0:	4618      	mov	r0, r3
 80056a2:	f001 fcc5 	bl	8007030 <RCCEx_PLL2_Config>
 80056a6:	4603      	mov	r3, r0
 80056a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80056ac:	e015      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80056ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056b2:	3328      	adds	r3, #40	@ 0x28
 80056b4:	2102      	movs	r1, #2
 80056b6:	4618      	mov	r0, r3
 80056b8:	f001 fd6c 	bl	8007194 <RCCEx_PLL3_Config>
 80056bc:	4603      	mov	r3, r0
 80056be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80056c2:	e00a      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80056ca:	e006      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80056cc:	bf00      	nop
 80056ce:	e004      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80056d0:	bf00      	nop
 80056d2:	e002      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80056d4:	bf00      	nop
 80056d6:	e000      	b.n	80056da <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80056d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10b      	bne.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056e2:	4b39      	ldr	r3, [pc, #228]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80056e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056e6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80056ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056f2:	4a35      	ldr	r2, [pc, #212]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80056f4:	430b      	orrs	r3, r1
 80056f6:	6553      	str	r3, [r2, #84]	@ 0x54
 80056f8:	e003      	b.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056fa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80056fe:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800570a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800570e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005712:	2300      	movs	r3, #0
 8005714:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005718:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800571c:	460b      	mov	r3, r1
 800571e:	4313      	orrs	r3, r2
 8005720:	d058      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005722:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005726:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800572a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800572e:	d033      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8005730:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005734:	d82c      	bhi.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800573a:	d02f      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800573c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005740:	d826      	bhi.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8005742:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005746:	d02b      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8005748:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800574c:	d820      	bhi.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800574e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005752:	d012      	beq.n	800577a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8005754:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005758:	d81a      	bhi.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800575a:	2b00      	cmp	r3, #0
 800575c:	d022      	beq.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800575e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005762:	d115      	bne.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005764:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005768:	3308      	adds	r3, #8
 800576a:	2100      	movs	r1, #0
 800576c:	4618      	mov	r0, r3
 800576e:	f001 fc5f 	bl	8007030 <RCCEx_PLL2_Config>
 8005772:	4603      	mov	r3, r0
 8005774:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005778:	e015      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800577a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800577e:	3328      	adds	r3, #40	@ 0x28
 8005780:	2102      	movs	r1, #2
 8005782:	4618      	mov	r0, r3
 8005784:	f001 fd06 	bl	8007194 <RCCEx_PLL3_Config>
 8005788:	4603      	mov	r3, r0
 800578a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800578e:	e00a      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005796:	e006      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8005798:	bf00      	nop
 800579a:	e004      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800579c:	bf00      	nop
 800579e:	e002      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80057a0:	bf00      	nop
 80057a2:	e000      	b.n	80057a6 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80057a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d10e      	bne.n	80057cc <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80057ae:	4b06      	ldr	r3, [pc, #24]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80057b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057b2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80057b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80057be:	4a02      	ldr	r2, [pc, #8]	@ (80057c8 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80057c0:	430b      	orrs	r3, r1
 80057c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80057c4:	e006      	b.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80057c6:	bf00      	nop
 80057c8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80057d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80057d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80057e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80057e4:	2300      	movs	r3, #0
 80057e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80057ea:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80057ee:	460b      	mov	r3, r1
 80057f0:	4313      	orrs	r3, r2
 80057f2:	d055      	beq.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80057f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80057fc:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005800:	d033      	beq.n	800586a <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8005802:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005806:	d82c      	bhi.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005808:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800580c:	d02f      	beq.n	800586e <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800580e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005812:	d826      	bhi.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005814:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005818:	d02b      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800581a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800581e:	d820      	bhi.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8005820:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005824:	d012      	beq.n	800584c <HAL_RCCEx_PeriphCLKConfig+0xd20>
 8005826:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800582a:	d81a      	bhi.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800582c:	2b00      	cmp	r3, #0
 800582e:	d022      	beq.n	8005876 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8005830:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005834:	d115      	bne.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005836:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800583a:	3308      	adds	r3, #8
 800583c:	2100      	movs	r1, #0
 800583e:	4618      	mov	r0, r3
 8005840:	f001 fbf6 	bl	8007030 <RCCEx_PLL2_Config>
 8005844:	4603      	mov	r3, r0
 8005846:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800584a:	e015      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800584c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005850:	3328      	adds	r3, #40	@ 0x28
 8005852:	2102      	movs	r1, #2
 8005854:	4618      	mov	r0, r3
 8005856:	f001 fc9d 	bl	8007194 <RCCEx_PLL3_Config>
 800585a:	4603      	mov	r3, r0
 800585c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005860:	e00a      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005868:	e006      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800586a:	bf00      	nop
 800586c:	e004      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800586e:	bf00      	nop
 8005870:	e002      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005872:	bf00      	nop
 8005874:	e000      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8005876:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005878:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10b      	bne.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005880:	4ba0      	ldr	r3, [pc, #640]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005884:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8005888:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800588c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005890:	4a9c      	ldr	r2, [pc, #624]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005892:	430b      	orrs	r3, r1
 8005894:	6593      	str	r3, [r2, #88]	@ 0x58
 8005896:	e003      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005898:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800589c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80058a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058a8:	f002 0308 	and.w	r3, r2, #8
 80058ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80058b0:	2300      	movs	r3, #0
 80058b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80058b6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80058ba:	460b      	mov	r3, r1
 80058bc:	4313      	orrs	r3, r2
 80058be:	d01e      	beq.n	80058fe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80058c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058cc:	d10c      	bne.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80058ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058d2:	3328      	adds	r3, #40	@ 0x28
 80058d4:	2102      	movs	r1, #2
 80058d6:	4618      	mov	r0, r3
 80058d8:	f001 fc5c 	bl	8007194 <RCCEx_PLL3_Config>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d002      	beq.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80058e8:	4b86      	ldr	r3, [pc, #536]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80058ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058ec:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80058f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80058f8:	4a82      	ldr	r2, [pc, #520]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80058fa:	430b      	orrs	r3, r1
 80058fc:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80058fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005906:	f002 0310 	and.w	r3, r2, #16
 800590a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800590e:	2300      	movs	r3, #0
 8005910:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005914:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8005918:	460b      	mov	r3, r1
 800591a:	4313      	orrs	r3, r2
 800591c:	d01e      	beq.n	800595c <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800591e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005922:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005926:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800592a:	d10c      	bne.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800592c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005930:	3328      	adds	r3, #40	@ 0x28
 8005932:	2102      	movs	r1, #2
 8005934:	4618      	mov	r0, r3
 8005936:	f001 fc2d 	bl	8007194 <RCCEx_PLL3_Config>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d002      	beq.n	8005946 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005946:	4b6f      	ldr	r3, [pc, #444]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800594a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800594e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005952:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005956:	4a6b      	ldr	r2, [pc, #428]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005958:	430b      	orrs	r3, r1
 800595a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800595c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005964:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005968:	67bb      	str	r3, [r7, #120]	@ 0x78
 800596a:	2300      	movs	r3, #0
 800596c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800596e:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8005972:	460b      	mov	r3, r1
 8005974:	4313      	orrs	r3, r2
 8005976:	d03e      	beq.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005978:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800597c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005980:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005984:	d022      	beq.n	80059cc <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8005986:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800598a:	d81b      	bhi.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800598c:	2b00      	cmp	r3, #0
 800598e:	d003      	beq.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8005990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005994:	d00b      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8005996:	e015      	b.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005998:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800599c:	3308      	adds	r3, #8
 800599e:	2100      	movs	r1, #0
 80059a0:	4618      	mov	r0, r3
 80059a2:	f001 fb45 	bl	8007030 <RCCEx_PLL2_Config>
 80059a6:	4603      	mov	r3, r0
 80059a8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80059ac:	e00f      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80059ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059b2:	3328      	adds	r3, #40	@ 0x28
 80059b4:	2102      	movs	r1, #2
 80059b6:	4618      	mov	r0, r3
 80059b8:	f001 fbec 	bl	8007194 <RCCEx_PLL3_Config>
 80059bc:	4603      	mov	r3, r0
 80059be:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80059c2:	e004      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80059c4:	2301      	movs	r3, #1
 80059c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80059ca:	e000      	b.n	80059ce <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80059cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10b      	bne.n	80059ee <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059d6:	4b4b      	ldr	r3, [pc, #300]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80059d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059da:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80059de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80059e6:	4a47      	ldr	r2, [pc, #284]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80059e8:	430b      	orrs	r3, r1
 80059ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80059ec:	e003      	b.n	80059f6 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059ee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80059f2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80059f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059fe:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8005a02:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a04:	2300      	movs	r3, #0
 8005a06:	677b      	str	r3, [r7, #116]	@ 0x74
 8005a08:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	d03b      	beq.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8005a12:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a1a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a1e:	d01f      	beq.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8005a20:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005a24:	d818      	bhi.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8005a26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005a2a:	d003      	beq.n	8005a34 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8005a2c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005a30:	d007      	beq.n	8005a42 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8005a32:	e011      	b.n	8005a58 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a34:	4b33      	ldr	r3, [pc, #204]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a38:	4a32      	ldr	r2, [pc, #200]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005a3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005a40:	e00f      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005a42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a46:	3328      	adds	r3, #40	@ 0x28
 8005a48:	2101      	movs	r1, #1
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f001 fba2 	bl	8007194 <RCCEx_PLL3_Config>
 8005a50:	4603      	mov	r3, r0
 8005a52:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8005a56:	e004      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005a5e:	e000      	b.n	8005a62 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8005a60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005a62:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10b      	bne.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a6a:	4b26      	ldr	r3, [pc, #152]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a6e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8005a72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a76:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005a7a:	4a22      	ldr	r2, [pc, #136]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005a7c:	430b      	orrs	r3, r1
 8005a7e:	6553      	str	r3, [r2, #84]	@ 0x54
 8005a80:	e003      	b.n	8005a8a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a82:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005a86:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005a8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a92:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005a96:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a98:	2300      	movs	r3, #0
 8005a9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005a9c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	d034      	beq.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8005aa6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aaa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d003      	beq.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8005ab0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ab4:	d007      	beq.n	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8005ab6:	e011      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ab8:	4b12      	ldr	r3, [pc, #72]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abc:	4a11      	ldr	r2, [pc, #68]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005abe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ac2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005ac4:	e00e      	b.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005ac6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005aca:	3308      	adds	r3, #8
 8005acc:	2102      	movs	r1, #2
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f001 faae 	bl	8007030 <RCCEx_PLL2_Config>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8005ada:	e003      	b.n	8005ae4 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005ae2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005ae4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d10d      	bne.n	8005b08 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005aec:	4b05      	ldr	r3, [pc, #20]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005aee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005af0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005af4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005af8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005afa:	4a02      	ldr	r2, [pc, #8]	@ (8005b04 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8005afc:	430b      	orrs	r3, r1
 8005afe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005b00:	e006      	b.n	8005b10 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8005b02:	bf00      	nop
 8005b04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b08:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005b0c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005b10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b18:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8005b1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b1e:	2300      	movs	r3, #0
 8005b20:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b22:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005b26:	460b      	mov	r3, r1
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	d00c      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005b2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b30:	3328      	adds	r3, #40	@ 0x28
 8005b32:	2102      	movs	r1, #2
 8005b34:	4618      	mov	r0, r3
 8005b36:	f001 fb2d 	bl	8007194 <RCCEx_PLL3_Config>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d002      	beq.n	8005b46 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005b46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b4e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005b52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b54:	2300      	movs	r3, #0
 8005b56:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005b58:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	d036      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8005b62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005b66:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b6c:	d018      	beq.n	8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8005b6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b72:	d811      	bhi.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005b74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b78:	d014      	beq.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8005b7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b7e:	d80b      	bhi.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d011      	beq.n	8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8005b84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005b88:	d106      	bne.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b8a:	4bb7      	ldr	r3, [pc, #732]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8e:	4ab6      	ldr	r2, [pc, #728]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005b90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005b94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005b96:	e008      	b.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8005b9e:	e004      	b.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005ba0:	bf00      	nop
 8005ba2:	e002      	b.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005ba4:	bf00      	nop
 8005ba6:	e000      	b.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8005ba8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005baa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d10a      	bne.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005bb2:	4bad      	ldr	r3, [pc, #692]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005bba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005bc0:	4aa9      	ldr	r2, [pc, #676]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005bc2:	430b      	orrs	r3, r1
 8005bc4:	6553      	str	r3, [r2, #84]	@ 0x54
 8005bc6:	e003      	b.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bc8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005bcc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005bd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bd8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005bdc:	653b      	str	r3, [r7, #80]	@ 0x50
 8005bde:	2300      	movs	r3, #0
 8005be0:	657b      	str	r3, [r7, #84]	@ 0x54
 8005be2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8005be6:	460b      	mov	r3, r1
 8005be8:	4313      	orrs	r3, r2
 8005bea:	d009      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005bec:	4b9e      	ldr	r3, [pc, #632]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005bee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bf0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8005bf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005bf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bfa:	4a9b      	ldr	r2, [pc, #620]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005bfc:	430b      	orrs	r3, r1
 8005bfe:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005c00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c08:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005c0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c0e:	2300      	movs	r3, #0
 8005c10:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c12:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005c16:	460b      	mov	r3, r1
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	d009      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005c1c:	4b92      	ldr	r3, [pc, #584]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005c1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c20:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005c24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c28:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005c2a:	4a8f      	ldr	r2, [pc, #572]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005c2c:	430b      	orrs	r3, r1
 8005c2e:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005c30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c38:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8005c3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c3e:	2300      	movs	r3, #0
 8005c40:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c42:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005c46:	460b      	mov	r3, r1
 8005c48:	4313      	orrs	r3, r2
 8005c4a:	d00e      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005c4c:	4b86      	ldr	r3, [pc, #536]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	4a85      	ldr	r2, [pc, #532]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005c52:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c56:	6113      	str	r3, [r2, #16]
 8005c58:	4b83      	ldr	r3, [pc, #524]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005c5a:	6919      	ldr	r1, [r3, #16]
 8005c5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c60:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005c64:	4a80      	ldr	r2, [pc, #512]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005c66:	430b      	orrs	r3, r1
 8005c68:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005c6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c72:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005c76:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c78:	2300      	movs	r3, #0
 8005c7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c7c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005c80:	460b      	mov	r3, r1
 8005c82:	4313      	orrs	r3, r2
 8005c84:	d009      	beq.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005c86:	4b78      	ldr	r3, [pc, #480]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005c88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c8a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005c8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c94:	4a74      	ldr	r2, [pc, #464]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005c96:	430b      	orrs	r3, r1
 8005c98:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005c9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca2:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005ca6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ca8:	2300      	movs	r3, #0
 8005caa:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cac:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005cb0:	460b      	mov	r3, r1
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	d00a      	beq.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005cb6:	4b6c      	ldr	r3, [pc, #432]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cba:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8005cbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cc6:	4a68      	ldr	r2, [pc, #416]	@ (8005e68 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8005cc8:	430b      	orrs	r3, r1
 8005cca:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8005ccc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cd4:	2100      	movs	r1, #0
 8005cd6:	62b9      	str	r1, [r7, #40]	@ 0x28
 8005cd8:	f003 0301 	and.w	r3, r3, #1
 8005cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cde:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	d011      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005cec:	3308      	adds	r3, #8
 8005cee:	2100      	movs	r1, #0
 8005cf0:	4618      	mov	r0, r3
 8005cf2:	f001 f99d 	bl	8007030 <RCCEx_PLL2_Config>
 8005cf6:	4603      	mov	r3, r0
 8005cf8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005cfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d003      	beq.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8005d0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d14:	2100      	movs	r1, #0
 8005d16:	6239      	str	r1, [r7, #32]
 8005d18:	f003 0302 	and.w	r3, r3, #2
 8005d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d1e:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005d22:	460b      	mov	r3, r1
 8005d24:	4313      	orrs	r3, r2
 8005d26:	d011      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d2c:	3308      	adds	r3, #8
 8005d2e:	2101      	movs	r1, #1
 8005d30:	4618      	mov	r0, r3
 8005d32:	f001 f97d 	bl	8007030 <RCCEx_PLL2_Config>
 8005d36:	4603      	mov	r3, r0
 8005d38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005d3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d003      	beq.n	8005d4c <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8005d4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d54:	2100      	movs	r1, #0
 8005d56:	61b9      	str	r1, [r7, #24]
 8005d58:	f003 0304 	and.w	r3, r3, #4
 8005d5c:	61fb      	str	r3, [r7, #28]
 8005d5e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005d62:	460b      	mov	r3, r1
 8005d64:	4313      	orrs	r3, r2
 8005d66:	d011      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005d68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d6c:	3308      	adds	r3, #8
 8005d6e:	2102      	movs	r1, #2
 8005d70:	4618      	mov	r0, r3
 8005d72:	f001 f95d 	bl	8007030 <RCCEx_PLL2_Config>
 8005d76:	4603      	mov	r3, r0
 8005d78:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005d7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d003      	beq.n	8005d8c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d84:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005d88:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8005d8c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d94:	2100      	movs	r1, #0
 8005d96:	6139      	str	r1, [r7, #16]
 8005d98:	f003 0308 	and.w	r3, r3, #8
 8005d9c:	617b      	str	r3, [r7, #20]
 8005d9e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005da2:	460b      	mov	r3, r1
 8005da4:	4313      	orrs	r3, r2
 8005da6:	d011      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005da8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dac:	3328      	adds	r3, #40	@ 0x28
 8005dae:	2100      	movs	r1, #0
 8005db0:	4618      	mov	r0, r3
 8005db2:	f001 f9ef 	bl	8007194 <RCCEx_PLL3_Config>
 8005db6:	4603      	mov	r3, r0
 8005db8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8005dbc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d003      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dc4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005dc8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8005dcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	60b9      	str	r1, [r7, #8]
 8005dd8:	f003 0310 	and.w	r3, r3, #16
 8005ddc:	60fb      	str	r3, [r7, #12]
 8005dde:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005de2:	460b      	mov	r3, r1
 8005de4:	4313      	orrs	r3, r2
 8005de6:	d011      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005de8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005dec:	3328      	adds	r3, #40	@ 0x28
 8005dee:	2101      	movs	r1, #1
 8005df0:	4618      	mov	r0, r3
 8005df2:	f001 f9cf 	bl	8007194 <RCCEx_PLL3_Config>
 8005df6:	4603      	mov	r3, r0
 8005df8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005dfc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d003      	beq.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8005e0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e14:	2100      	movs	r1, #0
 8005e16:	6039      	str	r1, [r7, #0]
 8005e18:	f003 0320 	and.w	r3, r3, #32
 8005e1c:	607b      	str	r3, [r7, #4]
 8005e1e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005e22:	460b      	mov	r3, r1
 8005e24:	4313      	orrs	r3, r2
 8005e26:	d011      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005e2c:	3328      	adds	r3, #40	@ 0x28
 8005e2e:	2102      	movs	r1, #2
 8005e30:	4618      	mov	r0, r3
 8005e32:	f001 f9af 	bl	8007194 <RCCEx_PLL3_Config>
 8005e36:	4603      	mov	r3, r0
 8005e38:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8005e3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d003      	beq.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e44:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8005e48:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8005e4c:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d101      	bne.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8005e54:	2300      	movs	r3, #0
 8005e56:	e000      	b.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8005e60:	46bd      	mov	sp, r7
 8005e62:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e66:	bf00      	nop
 8005e68:	58024400 	.word	0x58024400

08005e6c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b090      	sub	sp, #64	@ 0x40
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8005e76:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e7a:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005e7e:	430b      	orrs	r3, r1
 8005e80:	f040 8094 	bne.w	8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8005e84:	4b9b      	ldr	r3, [pc, #620]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005e86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e88:	f003 0307 	and.w	r3, r3, #7
 8005e8c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e90:	2b04      	cmp	r3, #4
 8005e92:	f200 8087 	bhi.w	8005fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8005e96:	a201      	add	r2, pc, #4	@ (adr r2, 8005e9c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8005e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e9c:	08005eb1 	.word	0x08005eb1
 8005ea0:	08005ed9 	.word	0x08005ed9
 8005ea4:	08005f01 	.word	0x08005f01
 8005ea8:	08005f9d 	.word	0x08005f9d
 8005eac:	08005f29 	.word	0x08005f29
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8005eb0:	4b90      	ldr	r3, [pc, #576]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005eb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ebc:	d108      	bne.n	8005ed0 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005ebe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f000 ff62 	bl	8006d8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8005ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ecc:	f000 bc93 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005ed4:	f000 bc8f 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8005ed8:	4b86      	ldr	r3, [pc, #536]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ee0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ee4:	d108      	bne.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005ee6:	f107 0318 	add.w	r3, r7, #24
 8005eea:	4618      	mov	r0, r3
 8005eec:	f000 fca6 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8005ef0:	69bb      	ldr	r3, [r7, #24]
 8005ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005ef4:	f000 bc7f 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005efc:	f000 bc7b 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8005f00:	4b7c      	ldr	r3, [pc, #496]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f08:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f0c:	d108      	bne.n	8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005f0e:	f107 030c 	add.w	r3, r7, #12
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 fde6 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8005f1c:	f000 bc6b 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8005f20:	2300      	movs	r3, #0
 8005f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005f24:	f000 bc67 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005f28:	4b72      	ldr	r3, [pc, #456]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f2c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f30:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8005f32:	4b70      	ldr	r3, [pc, #448]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f003 0304 	and.w	r3, r3, #4
 8005f3a:	2b04      	cmp	r3, #4
 8005f3c:	d10c      	bne.n	8005f58 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8005f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d109      	bne.n	8005f58 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005f44:	4b6b      	ldr	r3, [pc, #428]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	08db      	lsrs	r3, r3, #3
 8005f4a:	f003 0303 	and.w	r3, r3, #3
 8005f4e:	4a6a      	ldr	r2, [pc, #424]	@ (80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8005f50:	fa22 f303 	lsr.w	r3, r2, r3
 8005f54:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f56:	e01f      	b.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8005f58:	4b66      	ldr	r3, [pc, #408]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f64:	d106      	bne.n	8005f74 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8005f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f6c:	d102      	bne.n	8005f74 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8005f6e:	4b63      	ldr	r3, [pc, #396]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8005f70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f72:	e011      	b.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8005f74:	4b5f      	ldr	r3, [pc, #380]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f7c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005f80:	d106      	bne.n	8005f90 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005f82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f88:	d102      	bne.n	8005f90 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8005f8a:	4b5d      	ldr	r3, [pc, #372]	@ (8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8005f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f8e:	e003      	b.n	8005f98 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8005f90:	2300      	movs	r3, #0
 8005f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8005f94:	f000 bc2f 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8005f98:	f000 bc2d 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8005f9c:	4b59      	ldr	r3, [pc, #356]	@ (8006104 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005f9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fa0:	f000 bc29 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005fa8:	f000 bc25 	b.w	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8005fac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fb0:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005fb4:	430b      	orrs	r3, r1
 8005fb6:	f040 80a7 	bne.w	8006108 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8005fba:	4b4e      	ldr	r3, [pc, #312]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8005fbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fbe:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8005fc2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8005fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fc6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005fca:	d054      	beq.n	8006076 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8005fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005fd2:	f200 808b 	bhi.w	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005fdc:	f000 8083 	beq.w	80060e6 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8005fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fe2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8005fe6:	f200 8081 	bhi.w	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005fea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fec:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ff0:	d02f      	beq.n	8006052 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8005ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ff4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ff8:	d878      	bhi.n	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8005ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d004      	beq.n	800600a <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8006000:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006002:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006006:	d012      	beq.n	800602e <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8006008:	e070      	b.n	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800600a:	4b3a      	ldr	r3, [pc, #232]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006012:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006016:	d107      	bne.n	8006028 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006018:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800601c:	4618      	mov	r0, r3
 800601e:	f000 feb5 	bl	8006d8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006024:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006026:	e3e6      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006028:	2300      	movs	r3, #0
 800602a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800602c:	e3e3      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800602e:	4b31      	ldr	r3, [pc, #196]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006036:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800603a:	d107      	bne.n	800604c <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800603c:	f107 0318 	add.w	r3, r7, #24
 8006040:	4618      	mov	r0, r3
 8006042:	f000 fbfb 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006046:	69bb      	ldr	r3, [r7, #24]
 8006048:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800604a:	e3d4      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800604c:	2300      	movs	r3, #0
 800604e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006050:	e3d1      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006052:	4b28      	ldr	r3, [pc, #160]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800605a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800605e:	d107      	bne.n	8006070 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006060:	f107 030c 	add.w	r3, r7, #12
 8006064:	4618      	mov	r0, r3
 8006066:	f000 fd3d 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800606e:	e3c2      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006070:	2300      	movs	r3, #0
 8006072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006074:	e3bf      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006076:	4b1f      	ldr	r3, [pc, #124]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800607a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800607e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006080:	4b1c      	ldr	r3, [pc, #112]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 0304 	and.w	r3, r3, #4
 8006088:	2b04      	cmp	r3, #4
 800608a:	d10c      	bne.n	80060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800608c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800608e:	2b00      	cmp	r3, #0
 8006090:	d109      	bne.n	80060a6 <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006092:	4b18      	ldr	r3, [pc, #96]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	08db      	lsrs	r3, r3, #3
 8006098:	f003 0303 	and.w	r3, r3, #3
 800609c:	4a16      	ldr	r2, [pc, #88]	@ (80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800609e:	fa22 f303 	lsr.w	r3, r2, r3
 80060a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060a4:	e01e      	b.n	80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80060a6:	4b13      	ldr	r3, [pc, #76]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060b2:	d106      	bne.n	80060c2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 80060b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060ba:	d102      	bne.n	80060c2 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80060bc:	4b0f      	ldr	r3, [pc, #60]	@ (80060fc <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80060be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060c0:	e010      	b.n	80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80060c2:	4b0c      	ldr	r3, [pc, #48]	@ (80060f4 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80060ce:	d106      	bne.n	80060de <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80060d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80060d6:	d102      	bne.n	80060de <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80060d8:	4b09      	ldr	r3, [pc, #36]	@ (8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80060da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80060dc:	e002      	b.n	80060e4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80060de:	2300      	movs	r3, #0
 80060e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80060e2:	e388      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80060e4:	e387      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80060e6:	4b07      	ldr	r3, [pc, #28]	@ (8006104 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80060e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060ea:	e384      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80060ec:	2300      	movs	r3, #0
 80060ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80060f0:	e381      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80060f2:	bf00      	nop
 80060f4:	58024400 	.word	0x58024400
 80060f8:	03d09000 	.word	0x03d09000
 80060fc:	003d0900 	.word	0x003d0900
 8006100:	017d7840 	.word	0x017d7840
 8006104:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006108:	e9d7 2300 	ldrd	r2, r3, [r7]
 800610c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006110:	430b      	orrs	r3, r1
 8006112:	f040 809c 	bne.w	800624e <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006116:	4b9e      	ldr	r3, [pc, #632]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800611a:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800611e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006122:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006126:	d054      	beq.n	80061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8006128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800612e:	f200 808b 	bhi.w	8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8006132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006134:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006138:	f000 8083 	beq.w	8006242 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800613c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800613e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006142:	f200 8081 	bhi.w	8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8006146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006148:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800614c:	d02f      	beq.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800614e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006150:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006154:	d878      	bhi.n	8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8006156:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006158:	2b00      	cmp	r3, #0
 800615a:	d004      	beq.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800615c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006162:	d012      	beq.n	800618a <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8006164:	e070      	b.n	8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006166:	4b8a      	ldr	r3, [pc, #552]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800616e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006172:	d107      	bne.n	8006184 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006174:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006178:	4618      	mov	r0, r3
 800617a:	f000 fe07 	bl	8006d8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800617e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006180:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006182:	e338      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006184:	2300      	movs	r3, #0
 8006186:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006188:	e335      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800618a:	4b81      	ldr	r3, [pc, #516]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006192:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006196:	d107      	bne.n	80061a8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006198:	f107 0318 	add.w	r3, r7, #24
 800619c:	4618      	mov	r0, r3
 800619e:	f000 fb4d 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80061a2:	69bb      	ldr	r3, [r7, #24]
 80061a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061a6:	e326      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80061a8:	2300      	movs	r3, #0
 80061aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061ac:	e323      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80061ae:	4b78      	ldr	r3, [pc, #480]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80061b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80061ba:	d107      	bne.n	80061cc <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80061bc:	f107 030c 	add.w	r3, r7, #12
 80061c0:	4618      	mov	r0, r3
 80061c2:	f000 fc8f 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80061ca:	e314      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80061cc:	2300      	movs	r3, #0
 80061ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80061d0:	e311      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80061d2:	4b6f      	ldr	r3, [pc, #444]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80061d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80061da:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80061dc:	4b6c      	ldr	r3, [pc, #432]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0304 	and.w	r3, r3, #4
 80061e4:	2b04      	cmp	r3, #4
 80061e6:	d10c      	bne.n	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 80061e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d109      	bne.n	8006202 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80061ee:	4b68      	ldr	r3, [pc, #416]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	08db      	lsrs	r3, r3, #3
 80061f4:	f003 0303 	and.w	r3, r3, #3
 80061f8:	4a66      	ldr	r2, [pc, #408]	@ (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 80061fa:	fa22 f303 	lsr.w	r3, r2, r3
 80061fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006200:	e01e      	b.n	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006202:	4b63      	ldr	r3, [pc, #396]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800620a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800620e:	d106      	bne.n	800621e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8006210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006212:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006216:	d102      	bne.n	800621e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006218:	4b5f      	ldr	r3, [pc, #380]	@ (8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800621a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800621c:	e010      	b.n	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800621e:	4b5c      	ldr	r3, [pc, #368]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006226:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800622a:	d106      	bne.n	800623a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800622c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800622e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006232:	d102      	bne.n	800623a <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006234:	4b59      	ldr	r3, [pc, #356]	@ (800639c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006236:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006238:	e002      	b.n	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800623a:	2300      	movs	r3, #0
 800623c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800623e:	e2da      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006240:	e2d9      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006242:	4b57      	ldr	r3, [pc, #348]	@ (80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006244:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006246:	e2d6      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8006248:	2300      	movs	r3, #0
 800624a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800624c:	e2d3      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800624e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006252:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006256:	430b      	orrs	r3, r1
 8006258:	f040 80a7 	bne.w	80063aa <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800625c:	4b4c      	ldr	r3, [pc, #304]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800625e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006260:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006264:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006268:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800626c:	d055      	beq.n	800631a <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800626e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006270:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006274:	f200 8096 	bhi.w	80063a4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 8006278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800627a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800627e:	f000 8084 	beq.w	800638a <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 8006282:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006284:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006288:	f200 808c 	bhi.w	80063a4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800628c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006292:	d030      	beq.n	80062f6 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8006294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006296:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800629a:	f200 8083 	bhi.w	80063a4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800629e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d004      	beq.n	80062ae <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80062a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062aa:	d012      	beq.n	80062d2 <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80062ac:	e07a      	b.n	80063a4 <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80062ae:	4b38      	ldr	r3, [pc, #224]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80062b6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80062ba:	d107      	bne.n	80062cc <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80062bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80062c0:	4618      	mov	r0, r3
 80062c2:	f000 fd63 	bl	8006d8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80062c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062ca:	e294      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80062cc:	2300      	movs	r3, #0
 80062ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062d0:	e291      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80062d2:	4b2f      	ldr	r3, [pc, #188]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062de:	d107      	bne.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80062e0:	f107 0318 	add.w	r3, r7, #24
 80062e4:	4618      	mov	r0, r3
 80062e6:	f000 faa9 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80062ee:	e282      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80062f0:	2300      	movs	r3, #0
 80062f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80062f4:	e27f      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80062f6:	4b26      	ldr	r3, [pc, #152]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80062fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006302:	d107      	bne.n	8006314 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006304:	f107 030c 	add.w	r3, r7, #12
 8006308:	4618      	mov	r0, r3
 800630a:	f000 fbeb 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006312:	e270      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006314:	2300      	movs	r3, #0
 8006316:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006318:	e26d      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800631a:	4b1d      	ldr	r3, [pc, #116]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800631c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800631e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006322:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006324:	4b1a      	ldr	r3, [pc, #104]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 0304 	and.w	r3, r3, #4
 800632c:	2b04      	cmp	r3, #4
 800632e:	d10c      	bne.n	800634a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8006330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006332:	2b00      	cmp	r3, #0
 8006334:	d109      	bne.n	800634a <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006336:	4b16      	ldr	r3, [pc, #88]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	08db      	lsrs	r3, r3, #3
 800633c:	f003 0303 	and.w	r3, r3, #3
 8006340:	4a14      	ldr	r2, [pc, #80]	@ (8006394 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8006342:	fa22 f303 	lsr.w	r3, r2, r3
 8006346:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006348:	e01e      	b.n	8006388 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800634a:	4b11      	ldr	r3, [pc, #68]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006352:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006356:	d106      	bne.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8006358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800635a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800635e:	d102      	bne.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006360:	4b0d      	ldr	r3, [pc, #52]	@ (8006398 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8006362:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006364:	e010      	b.n	8006388 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006366:	4b0a      	ldr	r3, [pc, #40]	@ (8006390 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800636e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006372:	d106      	bne.n	8006382 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8006374:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006376:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800637a:	d102      	bne.n	8006382 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800637c:	4b07      	ldr	r3, [pc, #28]	@ (800639c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800637e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006380:	e002      	b.n	8006388 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006382:	2300      	movs	r3, #0
 8006384:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006386:	e236      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006388:	e235      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800638a:	4b05      	ldr	r3, [pc, #20]	@ (80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800638c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800638e:	e232      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8006390:	58024400 	.word	0x58024400
 8006394:	03d09000 	.word	0x03d09000
 8006398:	003d0900 	.word	0x003d0900
 800639c:	017d7840 	.word	0x017d7840
 80063a0:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 80063a4:	2300      	movs	r3, #0
 80063a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80063a8:	e225      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80063aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80063ae:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80063b2:	430b      	orrs	r3, r1
 80063b4:	f040 8085 	bne.w	80064c2 <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80063b8:	4b9c      	ldr	r3, [pc, #624]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80063ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063bc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80063c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80063c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80063c8:	d06b      	beq.n	80064a2 <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80063ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80063d0:	d874      	bhi.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80063d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80063d8:	d056      	beq.n	8006488 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 80063da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063dc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80063e0:	d86c      	bhi.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80063e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063e8:	d03b      	beq.n	8006462 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 80063ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063ec:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80063f0:	d864      	bhi.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80063f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80063f8:	d021      	beq.n	800643e <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 80063fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063fc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006400:	d85c      	bhi.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8006402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006404:	2b00      	cmp	r3, #0
 8006406:	d004      	beq.n	8006412 <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8006408:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800640a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800640e:	d004      	beq.n	800641a <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8006410:	e054      	b.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006412:	f7fe fb5f 	bl	8004ad4 <HAL_RCC_GetPCLK1Freq>
 8006416:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006418:	e1ed      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800641a:	4b84      	ldr	r3, [pc, #528]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006422:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006426:	d107      	bne.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006428:	f107 0318 	add.w	r3, r7, #24
 800642c:	4618      	mov	r0, r3
 800642e:	f000 fa05 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006436:	e1de      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006438:	2300      	movs	r3, #0
 800643a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800643c:	e1db      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800643e:	4b7b      	ldr	r3, [pc, #492]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006446:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800644a:	d107      	bne.n	800645c <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800644c:	f107 030c 	add.w	r3, r7, #12
 8006450:	4618      	mov	r0, r3
 8006452:	f000 fb47 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800645a:	e1cc      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800645c:	2300      	movs	r3, #0
 800645e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006460:	e1c9      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006462:	4b72      	ldr	r3, [pc, #456]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f003 0304 	and.w	r3, r3, #4
 800646a:	2b04      	cmp	r3, #4
 800646c:	d109      	bne.n	8006482 <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800646e:	4b6f      	ldr	r3, [pc, #444]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	08db      	lsrs	r3, r3, #3
 8006474:	f003 0303 	and.w	r3, r3, #3
 8006478:	4a6d      	ldr	r2, [pc, #436]	@ (8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800647a:	fa22 f303 	lsr.w	r3, r2, r3
 800647e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006480:	e1b9      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006482:	2300      	movs	r3, #0
 8006484:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006486:	e1b6      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006488:	4b68      	ldr	r3, [pc, #416]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006490:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006494:	d102      	bne.n	800649c <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 8006496:	4b67      	ldr	r3, [pc, #412]	@ (8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8006498:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800649a:	e1ac      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800649c:	2300      	movs	r3, #0
 800649e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064a0:	e1a9      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80064a2:	4b62      	ldr	r3, [pc, #392]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064ae:	d102      	bne.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80064b0:	4b61      	ldr	r3, [pc, #388]	@ (8006638 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80064b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80064b4:	e19f      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80064b6:	2300      	movs	r3, #0
 80064b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064ba:	e19c      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80064bc:	2300      	movs	r3, #0
 80064be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80064c0:	e199      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80064c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064c6:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80064ca:	430b      	orrs	r3, r1
 80064cc:	d173      	bne.n	80065b6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80064ce:	4b57      	ldr	r3, [pc, #348]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80064d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064d2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80064d6:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80064d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064da:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064de:	d02f      	beq.n	8006540 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 80064e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80064e6:	d863      	bhi.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 80064e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d004      	beq.n	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 80064ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80064f4:	d012      	beq.n	800651c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 80064f6:	e05b      	b.n	80065b0 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80064f8:	4b4c      	ldr	r3, [pc, #304]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006500:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006504:	d107      	bne.n	8006516 <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006506:	f107 0318 	add.w	r3, r7, #24
 800650a:	4618      	mov	r0, r3
 800650c:	f000 f996 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006514:	e16f      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006516:	2300      	movs	r3, #0
 8006518:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800651a:	e16c      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800651c:	4b43      	ldr	r3, [pc, #268]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006524:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006528:	d107      	bne.n	800653a <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800652a:	f107 030c 	add.w	r3, r7, #12
 800652e:	4618      	mov	r0, r3
 8006530:	f000 fad8 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006538:	e15d      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800653a:	2300      	movs	r3, #0
 800653c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800653e:	e15a      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006540:	4b3a      	ldr	r3, [pc, #232]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006544:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006548:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800654a:	4b38      	ldr	r3, [pc, #224]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0304 	and.w	r3, r3, #4
 8006552:	2b04      	cmp	r3, #4
 8006554:	d10c      	bne.n	8006570 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 8006556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006558:	2b00      	cmp	r3, #0
 800655a:	d109      	bne.n	8006570 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800655c:	4b33      	ldr	r3, [pc, #204]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	08db      	lsrs	r3, r3, #3
 8006562:	f003 0303 	and.w	r3, r3, #3
 8006566:	4a32      	ldr	r2, [pc, #200]	@ (8006630 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8006568:	fa22 f303 	lsr.w	r3, r2, r3
 800656c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800656e:	e01e      	b.n	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006570:	4b2e      	ldr	r3, [pc, #184]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006578:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800657c:	d106      	bne.n	800658c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800657e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006580:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006584:	d102      	bne.n	800658c <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006586:	4b2b      	ldr	r3, [pc, #172]	@ (8006634 <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 8006588:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800658a:	e010      	b.n	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800658c:	4b27      	ldr	r3, [pc, #156]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006594:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006598:	d106      	bne.n	80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800659a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800659c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065a0:	d102      	bne.n	80065a8 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80065a2:	4b25      	ldr	r3, [pc, #148]	@ (8006638 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80065a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80065a6:	e002      	b.n	80065ae <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80065a8:	2300      	movs	r3, #0
 80065aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80065ac:	e123      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80065ae:	e122      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80065b0:	2300      	movs	r3, #0
 80065b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065b4:	e11f      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80065b6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80065ba:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80065be:	430b      	orrs	r3, r1
 80065c0:	d13c      	bne.n	800663c <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80065c2:	4b1a      	ldr	r3, [pc, #104]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80065c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80065c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065ca:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80065cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d004      	beq.n	80065dc <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80065d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065d8:	d012      	beq.n	8006600 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 80065da:	e023      	b.n	8006624 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80065dc:	4b13      	ldr	r3, [pc, #76]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80065e4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80065e8:	d107      	bne.n	80065fa <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80065ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80065ee:	4618      	mov	r0, r3
 80065f0:	f000 fbcc 	bl	8006d8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80065f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80065f8:	e0fd      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80065fa:	2300      	movs	r3, #0
 80065fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80065fe:	e0fa      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006600:	4b0a      	ldr	r3, [pc, #40]	@ (800662c <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006608:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800660c:	d107      	bne.n	800661e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800660e:	f107 0318 	add.w	r3, r7, #24
 8006612:	4618      	mov	r0, r3
 8006614:	f000 f912 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006618:	6a3b      	ldr	r3, [r7, #32]
 800661a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800661c:	e0eb      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800661e:	2300      	movs	r3, #0
 8006620:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006622:	e0e8      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8006624:	2300      	movs	r3, #0
 8006626:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006628:	e0e5      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800662a:	bf00      	nop
 800662c:	58024400 	.word	0x58024400
 8006630:	03d09000 	.word	0x03d09000
 8006634:	003d0900 	.word	0x003d0900
 8006638:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800663c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006640:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006644:	430b      	orrs	r3, r1
 8006646:	f040 8085 	bne.w	8006754 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800664a:	4b6d      	ldr	r3, [pc, #436]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800664c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800664e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006652:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006654:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006656:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800665a:	d06b      	beq.n	8006734 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800665c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800665e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006662:	d874      	bhi.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800666a:	d056      	beq.n	800671a <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800666c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800666e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006672:	d86c      	bhi.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006676:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800667a:	d03b      	beq.n	80066f4 <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800667c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800667e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006682:	d864      	bhi.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006686:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800668a:	d021      	beq.n	80066d0 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800668c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800668e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006692:	d85c      	bhi.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006696:	2b00      	cmp	r3, #0
 8006698:	d004      	beq.n	80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800669a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800669c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066a0:	d004      	beq.n	80066ac <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80066a2:	e054      	b.n	800674e <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80066a4:	f000 f8b4 	bl	8006810 <HAL_RCCEx_GetD3PCLK1Freq>
 80066a8:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80066aa:	e0a4      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066ac:	4b54      	ldr	r3, [pc, #336]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066b8:	d107      	bne.n	80066ca <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066ba:	f107 0318 	add.w	r3, r7, #24
 80066be:	4618      	mov	r0, r3
 80066c0:	f000 f8bc 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066c8:	e095      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80066ca:	2300      	movs	r3, #0
 80066cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066ce:	e092      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80066d0:	4b4b      	ldr	r3, [pc, #300]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80066dc:	d107      	bne.n	80066ee <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80066de:	f107 030c 	add.w	r3, r7, #12
 80066e2:	4618      	mov	r0, r3
 80066e4:	f000 f9fe 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066ec:	e083      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80066ee:	2300      	movs	r3, #0
 80066f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066f2:	e080      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80066f4:	4b42      	ldr	r3, [pc, #264]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 0304 	and.w	r3, r3, #4
 80066fc:	2b04      	cmp	r3, #4
 80066fe:	d109      	bne.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006700:	4b3f      	ldr	r3, [pc, #252]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	08db      	lsrs	r3, r3, #3
 8006706:	f003 0303 	and.w	r3, r3, #3
 800670a:	4a3e      	ldr	r2, [pc, #248]	@ (8006804 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800670c:	fa22 f303 	lsr.w	r3, r2, r3
 8006710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006712:	e070      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006714:	2300      	movs	r3, #0
 8006716:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006718:	e06d      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800671a:	4b39      	ldr	r3, [pc, #228]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006722:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006726:	d102      	bne.n	800672e <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8006728:	4b37      	ldr	r3, [pc, #220]	@ (8006808 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800672a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800672c:	e063      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800672e:	2300      	movs	r3, #0
 8006730:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006732:	e060      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006734:	4b32      	ldr	r3, [pc, #200]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800673c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006740:	d102      	bne.n	8006748 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 8006742:	4b32      	ldr	r3, [pc, #200]	@ (800680c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 8006744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006746:	e056      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8006748:	2300      	movs	r3, #0
 800674a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800674c:	e053      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800674e:	2300      	movs	r3, #0
 8006750:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006752:	e050      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8006754:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006758:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 800675c:	430b      	orrs	r3, r1
 800675e:	d148      	bne.n	80067f2 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8006760:	4b27      	ldr	r3, [pc, #156]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8006762:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006764:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006768:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800676a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006770:	d02a      	beq.n	80067c8 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 8006772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006774:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006778:	d838      	bhi.n	80067ec <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800677a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800677c:	2b00      	cmp	r3, #0
 800677e:	d004      	beq.n	800678a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 8006780:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006782:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006786:	d00d      	beq.n	80067a4 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 8006788:	e030      	b.n	80067ec <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800678a:	4b1d      	ldr	r3, [pc, #116]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006792:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006796:	d102      	bne.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 8006798:	4b1c      	ldr	r3, [pc, #112]	@ (800680c <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800679a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800679c:	e02b      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800679e:	2300      	movs	r3, #0
 80067a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067a2:	e028      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80067a4:	4b16      	ldr	r3, [pc, #88]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80067b0:	d107      	bne.n	80067c2 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 fae8 	bl	8006d8c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80067bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067c0:	e019      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80067c2:	2300      	movs	r3, #0
 80067c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067c6:	e016      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80067c8:	4b0d      	ldr	r3, [pc, #52]	@ (8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80067d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80067d4:	d107      	bne.n	80067e6 <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067d6:	f107 0318 	add.w	r3, r7, #24
 80067da:	4618      	mov	r0, r3
 80067dc:	f000 f82e 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80067e0:	69fb      	ldr	r3, [r7, #28]
 80067e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80067e4:	e007      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80067e6:	2300      	movs	r3, #0
 80067e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067ea:	e004      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80067ec:	2300      	movs	r3, #0
 80067ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80067f0:	e001      	b.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 80067f2:	2300      	movs	r3, #0
 80067f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 80067f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80067f8:	4618      	mov	r0, r3
 80067fa:	3740      	adds	r7, #64	@ 0x40
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}
 8006800:	58024400 	.word	0x58024400
 8006804:	03d09000 	.word	0x03d09000
 8006808:	003d0900 	.word	0x003d0900
 800680c:	017d7840 	.word	0x017d7840

08006810 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8006814:	f7fe f92e 	bl	8004a74 <HAL_RCC_GetHCLKFreq>
 8006818:	4602      	mov	r2, r0
 800681a:	4b06      	ldr	r3, [pc, #24]	@ (8006834 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	091b      	lsrs	r3, r3, #4
 8006820:	f003 0307 	and.w	r3, r3, #7
 8006824:	4904      	ldr	r1, [pc, #16]	@ (8006838 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8006826:	5ccb      	ldrb	r3, [r1, r3]
 8006828:	f003 031f 	and.w	r3, r3, #31
 800682c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8006830:	4618      	mov	r0, r3
 8006832:	bd80      	pop	{r7, pc}
 8006834:	58024400 	.word	0x58024400
 8006838:	0800a0f8 	.word	0x0800a0f8

0800683c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800683c:	b480      	push	{r7}
 800683e:	b089      	sub	sp, #36	@ 0x24
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006844:	4ba1      	ldr	r3, [pc, #644]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006846:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006848:	f003 0303 	and.w	r3, r3, #3
 800684c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800684e:	4b9f      	ldr	r3, [pc, #636]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006850:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006852:	0b1b      	lsrs	r3, r3, #12
 8006854:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006858:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800685a:	4b9c      	ldr	r3, [pc, #624]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800685c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800685e:	091b      	lsrs	r3, r3, #4
 8006860:	f003 0301 	and.w	r3, r3, #1
 8006864:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8006866:	4b99      	ldr	r3, [pc, #612]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006868:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800686a:	08db      	lsrs	r3, r3, #3
 800686c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	fb02 f303 	mul.w	r3, r2, r3
 8006876:	ee07 3a90 	vmov	s15, r3
 800687a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800687e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	2b00      	cmp	r3, #0
 8006886:	f000 8111 	beq.w	8006aac <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800688a:	69bb      	ldr	r3, [r7, #24]
 800688c:	2b02      	cmp	r3, #2
 800688e:	f000 8083 	beq.w	8006998 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8006892:	69bb      	ldr	r3, [r7, #24]
 8006894:	2b02      	cmp	r3, #2
 8006896:	f200 80a1 	bhi.w	80069dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d003      	beq.n	80068a8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80068a0:	69bb      	ldr	r3, [r7, #24]
 80068a2:	2b01      	cmp	r3, #1
 80068a4:	d056      	beq.n	8006954 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80068a6:	e099      	b.n	80069dc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80068a8:	4b88      	ldr	r3, [pc, #544]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 0320 	and.w	r3, r3, #32
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d02d      	beq.n	8006910 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80068b4:	4b85      	ldr	r3, [pc, #532]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	08db      	lsrs	r3, r3, #3
 80068ba:	f003 0303 	and.w	r3, r3, #3
 80068be:	4a84      	ldr	r2, [pc, #528]	@ (8006ad0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80068c0:	fa22 f303 	lsr.w	r3, r2, r3
 80068c4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	ee07 3a90 	vmov	s15, r3
 80068cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	ee07 3a90 	vmov	s15, r3
 80068d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80068de:	4b7b      	ldr	r3, [pc, #492]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80068e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068e6:	ee07 3a90 	vmov	s15, r3
 80068ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80068ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80068f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80068f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80068fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80068fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800690a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800690e:	e087      	b.n	8006a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	ee07 3a90 	vmov	s15, r3
 8006916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800691a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006ad8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800691e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006922:	4b6a      	ldr	r3, [pc, #424]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006924:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800692a:	ee07 3a90 	vmov	s15, r3
 800692e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006932:	ed97 6a03 	vldr	s12, [r7, #12]
 8006936:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800693a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800693e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006942:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800694a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800694e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006952:	e065      	b.n	8006a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	ee07 3a90 	vmov	s15, r3
 800695a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800695e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006adc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8006962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006966:	4b59      	ldr	r3, [pc, #356]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006968:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800696a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800696e:	ee07 3a90 	vmov	s15, r3
 8006972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006976:	ed97 6a03 	vldr	s12, [r7, #12]
 800697a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800697e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006986:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800698a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800698e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006992:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006996:	e043      	b.n	8006a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006998:	697b      	ldr	r3, [r7, #20]
 800699a:	ee07 3a90 	vmov	s15, r3
 800699e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006ae0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80069a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069aa:	4b48      	ldr	r3, [pc, #288]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069b2:	ee07 3a90 	vmov	s15, r3
 80069b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80069be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80069c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80069c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80069ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80069ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80069d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80069d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80069da:	e021      	b.n	8006a20 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80069dc:	697b      	ldr	r3, [r7, #20]
 80069de:	ee07 3a90 	vmov	s15, r3
 80069e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006adc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80069ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80069ee:	4b37      	ldr	r3, [pc, #220]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80069f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069f6:	ee07 3a90 	vmov	s15, r3
 80069fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80069fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8006a02:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8006a06:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006a0a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006a0e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006a12:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006a1a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006a1e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8006a20:	4b2a      	ldr	r3, [pc, #168]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a24:	0a5b      	lsrs	r3, r3, #9
 8006a26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a2a:	ee07 3a90 	vmov	s15, r3
 8006a2e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a32:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a36:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a3a:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a42:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a46:	ee17 2a90 	vmov	r2, s15
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8006a4e:	4b1f      	ldr	r3, [pc, #124]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a52:	0c1b      	lsrs	r3, r3, #16
 8006a54:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a58:	ee07 3a90 	vmov	s15, r3
 8006a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a64:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a68:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006a74:	ee17 2a90 	vmov	r2, s15
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8006a7c:	4b13      	ldr	r3, [pc, #76]	@ (8006acc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8006a7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a80:	0e1b      	lsrs	r3, r3, #24
 8006a82:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006a86:	ee07 3a90 	vmov	s15, r3
 8006a8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006a8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a92:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006a96:	edd7 6a07 	vldr	s13, [r7, #28]
 8006a9a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006a9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006aa2:	ee17 2a90 	vmov	r2, s15
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8006aaa:	e008      	b.n	8006abe <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	609a      	str	r2, [r3, #8]
}
 8006abe:	bf00      	nop
 8006ac0:	3724      	adds	r7, #36	@ 0x24
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac8:	4770      	bx	lr
 8006aca:	bf00      	nop
 8006acc:	58024400 	.word	0x58024400
 8006ad0:	03d09000 	.word	0x03d09000
 8006ad4:	46000000 	.word	0x46000000
 8006ad8:	4c742400 	.word	0x4c742400
 8006adc:	4a742400 	.word	0x4a742400
 8006ae0:	4bbebc20 	.word	0x4bbebc20

08006ae4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b089      	sub	sp, #36	@ 0x24
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006aec:	4ba1      	ldr	r3, [pc, #644]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af0:	f003 0303 	and.w	r3, r3, #3
 8006af4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8006af6:	4b9f      	ldr	r3, [pc, #636]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006afa:	0d1b      	lsrs	r3, r3, #20
 8006afc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b00:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8006b02:	4b9c      	ldr	r3, [pc, #624]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b06:	0a1b      	lsrs	r3, r3, #8
 8006b08:	f003 0301 	and.w	r3, r3, #1
 8006b0c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8006b0e:	4b99      	ldr	r3, [pc, #612]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b12:	08db      	lsrs	r3, r3, #3
 8006b14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006b18:	693a      	ldr	r2, [r7, #16]
 8006b1a:	fb02 f303 	mul.w	r3, r2, r3
 8006b1e:	ee07 3a90 	vmov	s15, r3
 8006b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b26:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8006b2a:	697b      	ldr	r3, [r7, #20]
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f000 8111 	beq.w	8006d54 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8006b32:	69bb      	ldr	r3, [r7, #24]
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	f000 8083 	beq.w	8006c40 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8006b3a:	69bb      	ldr	r3, [r7, #24]
 8006b3c:	2b02      	cmp	r3, #2
 8006b3e:	f200 80a1 	bhi.w	8006c84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d003      	beq.n	8006b50 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8006b48:	69bb      	ldr	r3, [r7, #24]
 8006b4a:	2b01      	cmp	r3, #1
 8006b4c:	d056      	beq.n	8006bfc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8006b4e:	e099      	b.n	8006c84 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b50:	4b88      	ldr	r3, [pc, #544]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0320 	and.w	r3, r3, #32
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d02d      	beq.n	8006bb8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b5c:	4b85      	ldr	r3, [pc, #532]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	08db      	lsrs	r3, r3, #3
 8006b62:	f003 0303 	and.w	r3, r3, #3
 8006b66:	4a84      	ldr	r2, [pc, #528]	@ (8006d78 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8006b68:	fa22 f303 	lsr.w	r3, r2, r3
 8006b6c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	ee07 3a90 	vmov	s15, r3
 8006b74:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	ee07 3a90 	vmov	s15, r3
 8006b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006b82:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006b86:	4b7b      	ldr	r3, [pc, #492]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b8a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b8e:	ee07 3a90 	vmov	s15, r3
 8006b92:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006b96:	ed97 6a03 	vldr	s12, [r7, #12]
 8006b9a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8006d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006b9e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ba2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ba6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006baa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bb2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006bb6:	e087      	b.n	8006cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	ee07 3a90 	vmov	s15, r3
 8006bbe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bc2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8006d80 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8006bc6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006bca:	4b6a      	ldr	r3, [pc, #424]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006bd2:	ee07 3a90 	vmov	s15, r3
 8006bd6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006bda:	ed97 6a03 	vldr	s12, [r7, #12]
 8006bde:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8006d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006be2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006be6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006bea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006bee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006bf2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006bf6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006bfa:	e065      	b.n	8006cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	ee07 3a90 	vmov	s15, r3
 8006c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c06:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006d84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006c0a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c0e:	4b59      	ldr	r3, [pc, #356]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c16:	ee07 3a90 	vmov	s15, r3
 8006c1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c1e:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c22:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8006d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006c26:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c2a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c2e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c32:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c36:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c3a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c3e:	e043      	b.n	8006cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c40:	697b      	ldr	r3, [r7, #20]
 8006c42:	ee07 3a90 	vmov	s15, r3
 8006c46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c4a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8006d88 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8006c4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c52:	4b48      	ldr	r3, [pc, #288]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c5a:	ee07 3a90 	vmov	s15, r3
 8006c5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006c62:	ed97 6a03 	vldr	s12, [r7, #12]
 8006c66:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8006d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006c6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006c6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006c72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006c76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006c7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006c7e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006c82:	e021      	b.n	8006cc8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006c84:	697b      	ldr	r3, [r7, #20]
 8006c86:	ee07 3a90 	vmov	s15, r3
 8006c8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006c8e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8006d84 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8006c92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006c96:	4b37      	ldr	r3, [pc, #220]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c9e:	ee07 3a90 	vmov	s15, r3
 8006ca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ca6:	ed97 6a03 	vldr	s12, [r7, #12]
 8006caa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8006d7c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8006cae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006cb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006cb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006cba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006cbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006cc2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006cc6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8006cc8:	4b2a      	ldr	r3, [pc, #168]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ccc:	0a5b      	lsrs	r3, r3, #9
 8006cce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cd2:	ee07 3a90 	vmov	s15, r3
 8006cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006cda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006cde:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006ce2:	edd7 6a07 	vldr	s13, [r7, #28]
 8006ce6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cee:	ee17 2a90 	vmov	r2, s15
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8006cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfa:	0c1b      	lsrs	r3, r3, #16
 8006cfc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d00:	ee07 3a90 	vmov	s15, r3
 8006d04:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d0c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d10:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d18:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d1c:	ee17 2a90 	vmov	r2, s15
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8006d24:	4b13      	ldr	r3, [pc, #76]	@ (8006d74 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8006d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d28:	0e1b      	lsrs	r3, r3, #24
 8006d2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006d2e:	ee07 3a90 	vmov	s15, r3
 8006d32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006d36:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006d3a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006d3e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006d42:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d4a:	ee17 2a90 	vmov	r2, s15
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8006d52:	e008      	b.n	8006d66 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2200      	movs	r2, #0
 8006d64:	609a      	str	r2, [r3, #8]
}
 8006d66:	bf00      	nop
 8006d68:	3724      	adds	r7, #36	@ 0x24
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d70:	4770      	bx	lr
 8006d72:	bf00      	nop
 8006d74:	58024400 	.word	0x58024400
 8006d78:	03d09000 	.word	0x03d09000
 8006d7c:	46000000 	.word	0x46000000
 8006d80:	4c742400 	.word	0x4c742400
 8006d84:	4a742400 	.word	0x4a742400
 8006d88:	4bbebc20 	.word	0x4bbebc20

08006d8c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8006d8c:	b480      	push	{r7}
 8006d8e:	b089      	sub	sp, #36	@ 0x24
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8006d94:	4ba0      	ldr	r3, [pc, #640]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006d96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d98:	f003 0303 	and.w	r3, r3, #3
 8006d9c:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8006d9e:	4b9e      	ldr	r3, [pc, #632]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006da2:	091b      	lsrs	r3, r3, #4
 8006da4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006da8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8006daa:	4b9b      	ldr	r3, [pc, #620]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006dae:	f003 0301 	and.w	r3, r3, #1
 8006db2:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8006db4:	4b98      	ldr	r3, [pc, #608]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006db6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006db8:	08db      	lsrs	r3, r3, #3
 8006dba:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006dbe:	693a      	ldr	r2, [r7, #16]
 8006dc0:	fb02 f303 	mul.w	r3, r2, r3
 8006dc4:	ee07 3a90 	vmov	s15, r3
 8006dc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006dcc:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f000 8111 	beq.w	8006ffa <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	2b02      	cmp	r3, #2
 8006ddc:	f000 8083 	beq.w	8006ee6 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8006de0:	69bb      	ldr	r3, [r7, #24]
 8006de2:	2b02      	cmp	r3, #2
 8006de4:	f200 80a1 	bhi.w	8006f2a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d003      	beq.n	8006df6 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d056      	beq.n	8006ea2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8006df4:	e099      	b.n	8006f2a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006df6:	4b88      	ldr	r3, [pc, #544]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0320 	and.w	r3, r3, #32
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d02d      	beq.n	8006e5e <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006e02:	4b85      	ldr	r3, [pc, #532]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	08db      	lsrs	r3, r3, #3
 8006e08:	f003 0303 	and.w	r3, r3, #3
 8006e0c:	4a83      	ldr	r2, [pc, #524]	@ (800701c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8006e0e:	fa22 f303 	lsr.w	r3, r2, r3
 8006e12:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	ee07 3a90 	vmov	s15, r3
 8006e1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	ee07 3a90 	vmov	s15, r3
 8006e24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e2c:	4b7a      	ldr	r3, [pc, #488]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e34:	ee07 3a90 	vmov	s15, r3
 8006e38:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e3c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e40:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007020 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006e44:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e48:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e4c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e50:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e58:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8006e5c:	e087      	b.n	8006f6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006e5e:	697b      	ldr	r3, [r7, #20]
 8006e60:	ee07 3a90 	vmov	s15, r3
 8006e64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006e68:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007024 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006e6c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006e70:	4b69      	ldr	r3, [pc, #420]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006e72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e78:	ee07 3a90 	vmov	s15, r3
 8006e7c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006e80:	ed97 6a03 	vldr	s12, [r7, #12]
 8006e84:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007020 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006e88:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006e8c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006e90:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006e94:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006e98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e9c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ea0:	e065      	b.n	8006f6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	ee07 3a90 	vmov	s15, r3
 8006ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006eac:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007028 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8006eb0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006eb4:	4b58      	ldr	r3, [pc, #352]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006eb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ebc:	ee07 3a90 	vmov	s15, r3
 8006ec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006ec4:	ed97 6a03 	vldr	s12, [r7, #12]
 8006ec8:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007020 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006ecc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006ed0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006ed4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006ed8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006edc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ee0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006ee4:	e043      	b.n	8006f6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	ee07 3a90 	vmov	s15, r3
 8006eec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006ef0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800702c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8006ef4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006ef8:	4b47      	ldr	r3, [pc, #284]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006efc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f00:	ee07 3a90 	vmov	s15, r3
 8006f04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f08:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f0c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007020 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006f10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f24:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f28:	e021      	b.n	8006f6e <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8006f2a:	697b      	ldr	r3, [r7, #20]
 8006f2c:	ee07 3a90 	vmov	s15, r3
 8006f30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f34:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007024 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8006f38:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006f3c:	4b36      	ldr	r3, [pc, #216]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f44:	ee07 3a90 	vmov	s15, r3
 8006f48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006f4c:	ed97 6a03 	vldr	s12, [r7, #12]
 8006f50:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007020 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8006f54:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006f58:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f5c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006f60:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8006f64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f68:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006f6c:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8006f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f72:	0a5b      	lsrs	r3, r3, #9
 8006f74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006f78:	ee07 3a90 	vmov	s15, r3
 8006f7c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006f84:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006f88:	edd7 6a07 	vldr	s13, [r7, #28]
 8006f8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006f90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f94:	ee17 2a90 	vmov	r2, s15
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8006f9c:	4b1e      	ldr	r3, [pc, #120]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006f9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fa0:	0c1b      	lsrs	r3, r3, #16
 8006fa2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fa6:	ee07 3a90 	vmov	s15, r3
 8006faa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fb6:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006fc2:	ee17 2a90 	vmov	r2, s15
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8006fca:	4b13      	ldr	r3, [pc, #76]	@ (8007018 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8006fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fce:	0e1b      	lsrs	r3, r3, #24
 8006fd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006fd4:	ee07 3a90 	vmov	s15, r3
 8006fd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fdc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006fe0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006fe4:	edd7 6a07 	vldr	s13, [r7, #28]
 8006fe8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006fec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006ff0:	ee17 2a90 	vmov	r2, s15
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006ff8:	e008      	b.n	800700c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2200      	movs	r2, #0
 8007004:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	609a      	str	r2, [r3, #8]
}
 800700c:	bf00      	nop
 800700e:	3724      	adds	r7, #36	@ 0x24
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr
 8007018:	58024400 	.word	0x58024400
 800701c:	03d09000 	.word	0x03d09000
 8007020:	46000000 	.word	0x46000000
 8007024:	4c742400 	.word	0x4c742400
 8007028:	4a742400 	.word	0x4a742400
 800702c:	4bbebc20 	.word	0x4bbebc20

08007030 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
 8007038:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800703a:	2300      	movs	r3, #0
 800703c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800703e:	4b53      	ldr	r3, [pc, #332]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007042:	f003 0303 	and.w	r3, r3, #3
 8007046:	2b03      	cmp	r3, #3
 8007048:	d101      	bne.n	800704e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800704a:	2301      	movs	r3, #1
 800704c:	e099      	b.n	8007182 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800704e:	4b4f      	ldr	r3, [pc, #316]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	4a4e      	ldr	r2, [pc, #312]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007054:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007058:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800705a:	f7fa ff27 	bl	8001eac <HAL_GetTick>
 800705e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007060:	e008      	b.n	8007074 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007062:	f7fa ff23 	bl	8001eac <HAL_GetTick>
 8007066:	4602      	mov	r2, r0
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	1ad3      	subs	r3, r2, r3
 800706c:	2b02      	cmp	r3, #2
 800706e:	d901      	bls.n	8007074 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007070:	2303      	movs	r3, #3
 8007072:	e086      	b.n	8007182 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007074:	4b45      	ldr	r3, [pc, #276]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d1f0      	bne.n	8007062 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007080:	4b42      	ldr	r3, [pc, #264]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007084:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	031b      	lsls	r3, r3, #12
 800708e:	493f      	ldr	r1, [pc, #252]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007090:	4313      	orrs	r3, r2
 8007092:	628b      	str	r3, [r1, #40]	@ 0x28
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	3b01      	subs	r3, #1
 800709a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	3b01      	subs	r3, #1
 80070a4:	025b      	lsls	r3, r3, #9
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	431a      	orrs	r2, r3
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	3b01      	subs	r3, #1
 80070b0:	041b      	lsls	r3, r3, #16
 80070b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80070b6:	431a      	orrs	r2, r3
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	3b01      	subs	r3, #1
 80070be:	061b      	lsls	r3, r3, #24
 80070c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80070c4:	4931      	ldr	r1, [pc, #196]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80070ca:	4b30      	ldr	r3, [pc, #192]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 80070cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	492d      	ldr	r1, [pc, #180]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 80070d8:	4313      	orrs	r3, r2
 80070da:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80070dc:	4b2b      	ldr	r3, [pc, #172]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 80070de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e0:	f023 0220 	bic.w	r2, r3, #32
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	699b      	ldr	r3, [r3, #24]
 80070e8:	4928      	ldr	r1, [pc, #160]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 80070ea:	4313      	orrs	r3, r2
 80070ec:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80070ee:	4b27      	ldr	r3, [pc, #156]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 80070f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070f2:	4a26      	ldr	r2, [pc, #152]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 80070f4:	f023 0310 	bic.w	r3, r3, #16
 80070f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80070fa:	4b24      	ldr	r3, [pc, #144]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 80070fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80070fe:	4b24      	ldr	r3, [pc, #144]	@ (8007190 <RCCEx_PLL2_Config+0x160>)
 8007100:	4013      	ands	r3, r2
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	69d2      	ldr	r2, [r2, #28]
 8007106:	00d2      	lsls	r2, r2, #3
 8007108:	4920      	ldr	r1, [pc, #128]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 800710a:	4313      	orrs	r3, r2
 800710c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800710e:	4b1f      	ldr	r3, [pc, #124]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007110:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007112:	4a1e      	ldr	r2, [pc, #120]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007114:	f043 0310 	orr.w	r3, r3, #16
 8007118:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d106      	bne.n	800712e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007120:	4b1a      	ldr	r3, [pc, #104]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007122:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007124:	4a19      	ldr	r2, [pc, #100]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007126:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800712a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800712c:	e00f      	b.n	800714e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	2b01      	cmp	r3, #1
 8007132:	d106      	bne.n	8007142 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007134:	4b15      	ldr	r3, [pc, #84]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007138:	4a14      	ldr	r2, [pc, #80]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 800713a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800713e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007140:	e005      	b.n	800714e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007142:	4b12      	ldr	r3, [pc, #72]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007144:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007146:	4a11      	ldr	r2, [pc, #68]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007148:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800714c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800714e:	4b0f      	ldr	r3, [pc, #60]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	4a0e      	ldr	r2, [pc, #56]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007154:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007158:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800715a:	f7fa fea7 	bl	8001eac <HAL_GetTick>
 800715e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007160:	e008      	b.n	8007174 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007162:	f7fa fea3 	bl	8001eac <HAL_GetTick>
 8007166:	4602      	mov	r2, r0
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	2b02      	cmp	r3, #2
 800716e:	d901      	bls.n	8007174 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007170:	2303      	movs	r3, #3
 8007172:	e006      	b.n	8007182 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007174:	4b05      	ldr	r3, [pc, #20]	@ (800718c <RCCEx_PLL2_Config+0x15c>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800717c:	2b00      	cmp	r3, #0
 800717e:	d0f0      	beq.n	8007162 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007180:	7bfb      	ldrb	r3, [r7, #15]
}
 8007182:	4618      	mov	r0, r3
 8007184:	3710      	adds	r7, #16
 8007186:	46bd      	mov	sp, r7
 8007188:	bd80      	pop	{r7, pc}
 800718a:	bf00      	nop
 800718c:	58024400 	.word	0x58024400
 8007190:	ffff0007 	.word	0xffff0007

08007194 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007194:	b580      	push	{r7, lr}
 8007196:	b084      	sub	sp, #16
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800719e:	2300      	movs	r3, #0
 80071a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80071a2:	4b53      	ldr	r3, [pc, #332]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80071a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a6:	f003 0303 	and.w	r3, r3, #3
 80071aa:	2b03      	cmp	r3, #3
 80071ac:	d101      	bne.n	80071b2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80071ae:	2301      	movs	r3, #1
 80071b0:	e099      	b.n	80072e6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80071b2:	4b4f      	ldr	r3, [pc, #316]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	4a4e      	ldr	r2, [pc, #312]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80071b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80071bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071be:	f7fa fe75 	bl	8001eac <HAL_GetTick>
 80071c2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80071c4:	e008      	b.n	80071d8 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80071c6:	f7fa fe71 	bl	8001eac <HAL_GetTick>
 80071ca:	4602      	mov	r2, r0
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	1ad3      	subs	r3, r2, r3
 80071d0:	2b02      	cmp	r3, #2
 80071d2:	d901      	bls.n	80071d8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80071d4:	2303      	movs	r3, #3
 80071d6:	e086      	b.n	80072e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80071d8:	4b45      	ldr	r3, [pc, #276]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d1f0      	bne.n	80071c6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80071e4:	4b42      	ldr	r3, [pc, #264]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80071e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e8:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	051b      	lsls	r3, r3, #20
 80071f2:	493f      	ldr	r1, [pc, #252]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80071f4:	4313      	orrs	r3, r2
 80071f6:	628b      	str	r3, [r1, #40]	@ 0x28
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	3b01      	subs	r3, #1
 80071fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	3b01      	subs	r3, #1
 8007208:	025b      	lsls	r3, r3, #9
 800720a:	b29b      	uxth	r3, r3
 800720c:	431a      	orrs	r2, r3
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	68db      	ldr	r3, [r3, #12]
 8007212:	3b01      	subs	r3, #1
 8007214:	041b      	lsls	r3, r3, #16
 8007216:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800721a:	431a      	orrs	r2, r3
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	691b      	ldr	r3, [r3, #16]
 8007220:	3b01      	subs	r3, #1
 8007222:	061b      	lsls	r3, r3, #24
 8007224:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007228:	4931      	ldr	r1, [pc, #196]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 800722a:	4313      	orrs	r3, r2
 800722c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800722e:	4b30      	ldr	r3, [pc, #192]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 8007230:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007232:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	695b      	ldr	r3, [r3, #20]
 800723a:	492d      	ldr	r1, [pc, #180]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 800723c:	4313      	orrs	r3, r2
 800723e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007240:	4b2b      	ldr	r3, [pc, #172]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 8007242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007244:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	699b      	ldr	r3, [r3, #24]
 800724c:	4928      	ldr	r1, [pc, #160]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 800724e:	4313      	orrs	r3, r2
 8007250:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007252:	4b27      	ldr	r3, [pc, #156]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 8007254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007256:	4a26      	ldr	r2, [pc, #152]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 8007258:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800725c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800725e:	4b24      	ldr	r3, [pc, #144]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 8007260:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007262:	4b24      	ldr	r3, [pc, #144]	@ (80072f4 <RCCEx_PLL3_Config+0x160>)
 8007264:	4013      	ands	r3, r2
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	69d2      	ldr	r2, [r2, #28]
 800726a:	00d2      	lsls	r2, r2, #3
 800726c:	4920      	ldr	r1, [pc, #128]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 800726e:	4313      	orrs	r3, r2
 8007270:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007272:	4b1f      	ldr	r3, [pc, #124]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 8007274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007276:	4a1e      	ldr	r2, [pc, #120]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 8007278:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800727c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d106      	bne.n	8007292 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007284:	4b1a      	ldr	r3, [pc, #104]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 8007286:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007288:	4a19      	ldr	r2, [pc, #100]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 800728a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800728e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007290:	e00f      	b.n	80072b2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	2b01      	cmp	r3, #1
 8007296:	d106      	bne.n	80072a6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007298:	4b15      	ldr	r3, [pc, #84]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 800729a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800729c:	4a14      	ldr	r2, [pc, #80]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 800729e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80072a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80072a4:	e005      	b.n	80072b2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80072a6:	4b12      	ldr	r3, [pc, #72]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80072a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072aa:	4a11      	ldr	r2, [pc, #68]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80072ac:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80072b2:	4b0f      	ldr	r3, [pc, #60]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a0e      	ldr	r2, [pc, #56]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80072b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072be:	f7fa fdf5 	bl	8001eac <HAL_GetTick>
 80072c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80072c4:	e008      	b.n	80072d8 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80072c6:	f7fa fdf1 	bl	8001eac <HAL_GetTick>
 80072ca:	4602      	mov	r2, r0
 80072cc:	68bb      	ldr	r3, [r7, #8]
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	2b02      	cmp	r3, #2
 80072d2:	d901      	bls.n	80072d8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e006      	b.n	80072e6 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80072d8:	4b05      	ldr	r3, [pc, #20]	@ (80072f0 <RCCEx_PLL3_Config+0x15c>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d0f0      	beq.n	80072c6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80072e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3710      	adds	r7, #16
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}
 80072ee:	bf00      	nop
 80072f0:	58024400 	.word	0x58024400
 80072f4:	ffff0007 	.word	0xffff0007

080072f8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b084      	sub	sp, #16
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d101      	bne.n	800730a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e10f      	b.n	800752a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	4a87      	ldr	r2, [pc, #540]	@ (8007534 <HAL_SPI_Init+0x23c>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d00f      	beq.n	800733a <HAL_SPI_Init+0x42>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a86      	ldr	r2, [pc, #536]	@ (8007538 <HAL_SPI_Init+0x240>)
 8007320:	4293      	cmp	r3, r2
 8007322:	d00a      	beq.n	800733a <HAL_SPI_Init+0x42>
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	4a84      	ldr	r2, [pc, #528]	@ (800753c <HAL_SPI_Init+0x244>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d005      	beq.n	800733a <HAL_SPI_Init+0x42>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	2b0f      	cmp	r3, #15
 8007334:	d901      	bls.n	800733a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8007336:	2301      	movs	r3, #1
 8007338:	e0f7      	b.n	800752a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800733a:	6878      	ldr	r0, [r7, #4]
 800733c:	f000 fbbc 	bl	8007ab8 <SPI_GetPacketSize>
 8007340:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	4a7b      	ldr	r2, [pc, #492]	@ (8007534 <HAL_SPI_Init+0x23c>)
 8007348:	4293      	cmp	r3, r2
 800734a:	d00c      	beq.n	8007366 <HAL_SPI_Init+0x6e>
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	4a79      	ldr	r2, [pc, #484]	@ (8007538 <HAL_SPI_Init+0x240>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d007      	beq.n	8007366 <HAL_SPI_Init+0x6e>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a78      	ldr	r2, [pc, #480]	@ (800753c <HAL_SPI_Init+0x244>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d002      	beq.n	8007366 <HAL_SPI_Init+0x6e>
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	2b08      	cmp	r3, #8
 8007364:	d811      	bhi.n	800738a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800736a:	4a72      	ldr	r2, [pc, #456]	@ (8007534 <HAL_SPI_Init+0x23c>)
 800736c:	4293      	cmp	r3, r2
 800736e:	d009      	beq.n	8007384 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a70      	ldr	r2, [pc, #448]	@ (8007538 <HAL_SPI_Init+0x240>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d004      	beq.n	8007384 <HAL_SPI_Init+0x8c>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	4a6f      	ldr	r2, [pc, #444]	@ (800753c <HAL_SPI_Init+0x244>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d104      	bne.n	800738e <HAL_SPI_Init+0x96>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2b10      	cmp	r3, #16
 8007388:	d901      	bls.n	800738e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e0cd      	b.n	800752a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007394:	b2db      	uxtb	r3, r3
 8007396:	2b00      	cmp	r3, #0
 8007398:	d106      	bne.n	80073a8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80073a2:	6878      	ldr	r0, [r7, #4]
 80073a4:	f7fa f9dc 	bl	8001760 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2202      	movs	r2, #2
 80073ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f022 0201 	bic.w	r2, r2, #1
 80073be:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80073ca:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	699b      	ldr	r3, [r3, #24]
 80073d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80073d4:	d119      	bne.n	800740a <HAL_SPI_Init+0x112>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073de:	d103      	bne.n	80073e8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d008      	beq.n	80073fa <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d10c      	bne.n	800740a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80073f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073f8:	d107      	bne.n	800740a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	681a      	ldr	r2, [r3, #0]
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007408:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007412:	2b00      	cmp	r3, #0
 8007414:	d00f      	beq.n	8007436 <HAL_SPI_Init+0x13e>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	2b06      	cmp	r3, #6
 800741c:	d90b      	bls.n	8007436 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	430a      	orrs	r2, r1
 8007432:	601a      	str	r2, [r3, #0]
 8007434:	e007      	b.n	8007446 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007444:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	69da      	ldr	r2, [r3, #28]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800744e:	431a      	orrs	r2, r3
 8007450:	68bb      	ldr	r3, [r7, #8]
 8007452:	431a      	orrs	r2, r3
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007458:	ea42 0103 	orr.w	r1, r2, r3
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	68da      	ldr	r2, [r3, #12]
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	430a      	orrs	r2, r1
 8007466:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007470:	431a      	orrs	r2, r3
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007476:	431a      	orrs	r2, r3
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	699b      	ldr	r3, [r3, #24]
 800747c:	431a      	orrs	r2, r3
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	431a      	orrs	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	695b      	ldr	r3, [r3, #20]
 8007488:	431a      	orrs	r2, r3
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6a1b      	ldr	r3, [r3, #32]
 800748e:	431a      	orrs	r2, r3
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	431a      	orrs	r2, r3
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800749a:	431a      	orrs	r2, r3
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	689b      	ldr	r3, [r3, #8]
 80074a0:	431a      	orrs	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80074a6:	ea42 0103 	orr.w	r1, r2, r3
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	430a      	orrs	r2, r1
 80074b4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d113      	bne.n	80074e6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074d0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80074e4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f022 0201 	bic.w	r2, r2, #1
 80074f4:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d00a      	beq.n	8007518 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	430a      	orrs	r2, r1
 8007516:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8007528:	2300      	movs	r3, #0
}
 800752a:	4618      	mov	r0, r3
 800752c:	3710      	adds	r7, #16
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
 8007532:	bf00      	nop
 8007534:	40013000 	.word	0x40013000
 8007538:	40003800 	.word	0x40003800
 800753c:	40003c00 	.word	0x40003c00

08007540 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b088      	sub	sp, #32
 8007544:	af02      	add	r7, sp, #8
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	603b      	str	r3, [r7, #0]
 800754c:	4613      	mov	r3, r2
 800754e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	3320      	adds	r3, #32
 8007556:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007558:	f7fa fca8 	bl	8001eac <HAL_GetTick>
 800755c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b01      	cmp	r3, #1
 8007568:	d001      	beq.n	800756e <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800756a:	2302      	movs	r3, #2
 800756c:	e1d1      	b.n	8007912 <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800756e:	68bb      	ldr	r3, [r7, #8]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d002      	beq.n	800757a <HAL_SPI_Transmit+0x3a>
 8007574:	88fb      	ldrh	r3, [r7, #6]
 8007576:	2b00      	cmp	r3, #0
 8007578:	d101      	bne.n	800757e <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e1c9      	b.n	8007912 <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8007584:	2b01      	cmp	r3, #1
 8007586:	d101      	bne.n	800758c <HAL_SPI_Transmit+0x4c>
 8007588:	2302      	movs	r3, #2
 800758a:	e1c2      	b.n	8007912 <HAL_SPI_Transmit+0x3d2>
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2201      	movs	r2, #1
 8007590:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2203      	movs	r2, #3
 8007598:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	2200      	movs	r2, #0
 80075a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	68ba      	ldr	r2, [r7, #8]
 80075a8:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	88fa      	ldrh	r2, [r7, #6]
 80075ae:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	88fa      	ldrh	r2, [r7, #6]
 80075b6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	2200      	movs	r2, #0
 80075c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2200      	movs	r2, #0
 80075cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2200      	movs	r2, #0
 80075d4:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2200      	movs	r2, #0
 80075da:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80075e4:	d108      	bne.n	80075f8 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	681a      	ldr	r2, [r3, #0]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075f4:	601a      	str	r2, [r3, #0]
 80075f6:	e009      	b.n	800760c <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	68db      	ldr	r3, [r3, #12]
 80075fe:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800760a:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	685a      	ldr	r2, [r3, #4]
 8007612:	4b96      	ldr	r3, [pc, #600]	@ (800786c <HAL_SPI_Transmit+0x32c>)
 8007614:	4013      	ands	r3, r2
 8007616:	88f9      	ldrh	r1, [r7, #6]
 8007618:	68fa      	ldr	r2, [r7, #12]
 800761a:	6812      	ldr	r2, [r2, #0]
 800761c:	430b      	orrs	r3, r1
 800761e:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	681a      	ldr	r2, [r3, #0]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f042 0201 	orr.w	r2, r2, #1
 800762e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007638:	d107      	bne.n	800764a <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007648:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	2b0f      	cmp	r3, #15
 8007650:	d947      	bls.n	80076e2 <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8007652:	e03f      	b.n	80076d4 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	695b      	ldr	r3, [r3, #20]
 800765a:	f003 0302 	and.w	r3, r3, #2
 800765e:	2b02      	cmp	r3, #2
 8007660:	d114      	bne.n	800768c <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	6812      	ldr	r2, [r2, #0]
 800766c:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007672:	1d1a      	adds	r2, r3, #4
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800767e:	b29b      	uxth	r3, r3
 8007680:	3b01      	subs	r3, #1
 8007682:	b29a      	uxth	r2, r3
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800768a:	e023      	b.n	80076d4 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800768c:	f7fa fc0e 	bl	8001eac <HAL_GetTick>
 8007690:	4602      	mov	r2, r0
 8007692:	693b      	ldr	r3, [r7, #16]
 8007694:	1ad3      	subs	r3, r2, r3
 8007696:	683a      	ldr	r2, [r7, #0]
 8007698:	429a      	cmp	r2, r3
 800769a:	d803      	bhi.n	80076a4 <HAL_SPI_Transmit+0x164>
 800769c:	683b      	ldr	r3, [r7, #0]
 800769e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076a2:	d102      	bne.n	80076aa <HAL_SPI_Transmit+0x16a>
 80076a4:	683b      	ldr	r3, [r7, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d114      	bne.n	80076d4 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80076aa:	68f8      	ldr	r0, [r7, #12]
 80076ac:	f000 f936 	bl	800791c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80076b6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	2200      	movs	r2, #0
 80076cc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80076d0:	2303      	movs	r3, #3
 80076d2:	e11e      	b.n	8007912 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80076da:	b29b      	uxth	r3, r3
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d1b9      	bne.n	8007654 <HAL_SPI_Transmit+0x114>
 80076e0:	e0f1      	b.n	80078c6 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	2b07      	cmp	r3, #7
 80076e8:	f240 80e6 	bls.w	80078b8 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80076ec:	e05d      	b.n	80077aa <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	695b      	ldr	r3, [r3, #20]
 80076f4:	f003 0302 	and.w	r3, r3, #2
 80076f8:	2b02      	cmp	r3, #2
 80076fa:	d132      	bne.n	8007762 <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007702:	b29b      	uxth	r3, r3
 8007704:	2b01      	cmp	r3, #1
 8007706:	d918      	bls.n	800773a <HAL_SPI_Transmit+0x1fa>
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800770c:	2b00      	cmp	r3, #0
 800770e:	d014      	beq.n	800773a <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	6812      	ldr	r2, [r2, #0]
 800771a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007720:	1d1a      	adds	r2, r3, #4
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800772c:	b29b      	uxth	r3, r3
 800772e:	3b02      	subs	r3, #2
 8007730:	b29a      	uxth	r2, r3
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007738:	e037      	b.n	80077aa <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800773e:	881a      	ldrh	r2, [r3, #0]
 8007740:	697b      	ldr	r3, [r7, #20]
 8007742:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007748:	1c9a      	adds	r2, r3, #2
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007754:	b29b      	uxth	r3, r3
 8007756:	3b01      	subs	r3, #1
 8007758:	b29a      	uxth	r2, r3
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007760:	e023      	b.n	80077aa <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007762:	f7fa fba3 	bl	8001eac <HAL_GetTick>
 8007766:	4602      	mov	r2, r0
 8007768:	693b      	ldr	r3, [r7, #16]
 800776a:	1ad3      	subs	r3, r2, r3
 800776c:	683a      	ldr	r2, [r7, #0]
 800776e:	429a      	cmp	r2, r3
 8007770:	d803      	bhi.n	800777a <HAL_SPI_Transmit+0x23a>
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007778:	d102      	bne.n	8007780 <HAL_SPI_Transmit+0x240>
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d114      	bne.n	80077aa <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8007780:	68f8      	ldr	r0, [r7, #12]
 8007782:	f000 f8cb 	bl	800791c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800778c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	2201      	movs	r2, #1
 800779a:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80077a6:	2303      	movs	r3, #3
 80077a8:	e0b3      	b.n	8007912 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d19b      	bne.n	80076ee <HAL_SPI_Transmit+0x1ae>
 80077b6:	e086      	b.n	80078c6 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	695b      	ldr	r3, [r3, #20]
 80077be:	f003 0302 	and.w	r3, r3, #2
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d154      	bne.n	8007870 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80077cc:	b29b      	uxth	r3, r3
 80077ce:	2b03      	cmp	r3, #3
 80077d0:	d918      	bls.n	8007804 <HAL_SPI_Transmit+0x2c4>
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80077d6:	2b40      	cmp	r3, #64	@ 0x40
 80077d8:	d914      	bls.n	8007804 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	6812      	ldr	r2, [r2, #0]
 80077e4:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80077ea:	1d1a      	adds	r2, r3, #4
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	3b04      	subs	r3, #4
 80077fa:	b29a      	uxth	r2, r3
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8007802:	e059      	b.n	80078b8 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800780a:	b29b      	uxth	r3, r3
 800780c:	2b01      	cmp	r3, #1
 800780e:	d917      	bls.n	8007840 <HAL_SPI_Transmit+0x300>
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007814:	2b00      	cmp	r3, #0
 8007816:	d013      	beq.n	8007840 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800781c:	881a      	ldrh	r2, [r3, #0]
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007826:	1c9a      	adds	r2, r3, #2
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8007832:	b29b      	uxth	r3, r3
 8007834:	3b02      	subs	r3, #2
 8007836:	b29a      	uxth	r2, r3
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800783e:	e03b      	b.n	80078b8 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	3320      	adds	r3, #32
 800784a:	7812      	ldrb	r2, [r2, #0]
 800784c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007852:	1c5a      	adds	r2, r3, #1
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800785e:	b29b      	uxth	r3, r3
 8007860:	3b01      	subs	r3, #1
 8007862:	b29a      	uxth	r2, r3
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800786a:	e025      	b.n	80078b8 <HAL_SPI_Transmit+0x378>
 800786c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007870:	f7fa fb1c 	bl	8001eac <HAL_GetTick>
 8007874:	4602      	mov	r2, r0
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	1ad3      	subs	r3, r2, r3
 800787a:	683a      	ldr	r2, [r7, #0]
 800787c:	429a      	cmp	r2, r3
 800787e:	d803      	bhi.n	8007888 <HAL_SPI_Transmit+0x348>
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007886:	d102      	bne.n	800788e <HAL_SPI_Transmit+0x34e>
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d114      	bne.n	80078b8 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800788e:	68f8      	ldr	r0, [r7, #12]
 8007890:	f000 f844 	bl	800791c <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800789a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	2200      	movs	r2, #0
 80078b0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80078b4:	2303      	movs	r3, #3
 80078b6:	e02c      	b.n	8007912 <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80078be:	b29b      	uxth	r3, r3
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	f47f af79 	bne.w	80077b8 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80078c6:	693b      	ldr	r3, [r7, #16]
 80078c8:	9300      	str	r3, [sp, #0]
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	2200      	movs	r2, #0
 80078ce:	2108      	movs	r1, #8
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f000 f8c3 	bl	8007a5c <SPI_WaitOnFlagUntilTimeout>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d007      	beq.n	80078ec <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078e2:	f043 0220 	orr.w	r2, r3, #32
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80078ec:	68f8      	ldr	r0, [r7, #12]
 80078ee:	f000 f815 	bl	800791c <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	2201      	movs	r2, #1
 80078f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	2200      	movs	r2, #0
 80078fe:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007908:	2b00      	cmp	r3, #0
 800790a:	d001      	beq.n	8007910 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800790c:	2301      	movs	r3, #1
 800790e:	e000      	b.n	8007912 <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 8007910:	2300      	movs	r3, #0
  }
}
 8007912:	4618      	mov	r0, r3
 8007914:	3718      	adds	r7, #24
 8007916:	46bd      	mov	sp, r7
 8007918:	bd80      	pop	{r7, pc}
 800791a:	bf00      	nop

0800791c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	695b      	ldr	r3, [r3, #20]
 800792a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	699a      	ldr	r2, [r3, #24]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f042 0208 	orr.w	r2, r2, #8
 800793a:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	699a      	ldr	r2, [r3, #24]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f042 0210 	orr.w	r2, r2, #16
 800794a:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f022 0201 	bic.w	r2, r2, #1
 800795a:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	6919      	ldr	r1, [r3, #16]
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	4b3c      	ldr	r3, [pc, #240]	@ (8007a58 <SPI_CloseTransfer+0x13c>)
 8007968:	400b      	ands	r3, r1
 800796a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	689a      	ldr	r2, [r3, #8]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800797a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8007982:	b2db      	uxtb	r3, r3
 8007984:	2b04      	cmp	r3, #4
 8007986:	d014      	beq.n	80079b2 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f003 0320 	and.w	r3, r3, #32
 800798e:	2b00      	cmp	r3, #0
 8007990:	d00f      	beq.n	80079b2 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007998:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	699a      	ldr	r2, [r3, #24]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	f042 0220 	orr.w	r2, r2, #32
 80079b0:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80079b8:	b2db      	uxtb	r3, r3
 80079ba:	2b03      	cmp	r3, #3
 80079bc:	d014      	beq.n	80079e8 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d00f      	beq.n	80079e8 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079ce:	f043 0204 	orr.w	r2, r3, #4
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	699a      	ldr	r2, [r3, #24]
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079e6:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00f      	beq.n	8007a12 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80079f8:	f043 0201 	orr.w	r2, r3, #1
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	699a      	ldr	r2, [r3, #24]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a10:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d00f      	beq.n	8007a3c <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a22:	f043 0208 	orr.w	r2, r3, #8
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	699a      	ldr	r2, [r3, #24]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a3a:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	2200      	movs	r2, #0
 8007a48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8007a4c:	bf00      	nop
 8007a4e:	3714      	adds	r7, #20
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr
 8007a58:	fffffc90 	.word	0xfffffc90

08007a5c <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b084      	sub	sp, #16
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	603b      	str	r3, [r7, #0]
 8007a68:	4613      	mov	r3, r2
 8007a6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007a6c:	e010      	b.n	8007a90 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a6e:	f7fa fa1d 	bl	8001eac <HAL_GetTick>
 8007a72:	4602      	mov	r2, r0
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	1ad3      	subs	r3, r2, r3
 8007a78:	683a      	ldr	r2, [r7, #0]
 8007a7a:	429a      	cmp	r2, r3
 8007a7c:	d803      	bhi.n	8007a86 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a84:	d102      	bne.n	8007a8c <SPI_WaitOnFlagUntilTimeout+0x30>
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d101      	bne.n	8007a90 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8007a8c:	2303      	movs	r3, #3
 8007a8e:	e00f      	b.n	8007ab0 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	695a      	ldr	r2, [r3, #20]
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	4013      	ands	r3, r2
 8007a9a:	68ba      	ldr	r2, [r7, #8]
 8007a9c:	429a      	cmp	r2, r3
 8007a9e:	bf0c      	ite	eq
 8007aa0:	2301      	moveq	r3, #1
 8007aa2:	2300      	movne	r3, #0
 8007aa4:	b2db      	uxtb	r3, r3
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	79fb      	ldrb	r3, [r7, #7]
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d0df      	beq.n	8007a6e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8007aae:	2300      	movs	r3, #0
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b085      	sub	sp, #20
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ac4:	095b      	lsrs	r3, r3, #5
 8007ac6:	3301      	adds	r3, #1
 8007ac8:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	3307      	adds	r3, #7
 8007ad6:	08db      	lsrs	r3, r3, #3
 8007ad8:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	68fa      	ldr	r2, [r7, #12]
 8007ade:	fb02 f303 	mul.w	r3, r2, r3
}
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	3714      	adds	r7, #20
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aec:	4770      	bx	lr

08007aee <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b082      	sub	sp, #8
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d101      	bne.n	8007b00 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e042      	b.n	8007b86 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	d106      	bne.n	8007b18 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f7fa f848 	bl	8001ba8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2224      	movs	r2, #36	@ 0x24
 8007b1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f022 0201 	bic.w	r2, r2, #1
 8007b2e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d002      	beq.n	8007b3e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007b38:	6878      	ldr	r0, [r7, #4]
 8007b3a:	f000 fe95 	bl	8008868 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 f826 	bl	8007b90 <UART_SetConfig>
 8007b44:	4603      	mov	r3, r0
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d101      	bne.n	8007b4e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e01b      	b.n	8007b86 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	685a      	ldr	r2, [r3, #4]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007b5c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	689a      	ldr	r2, [r3, #8]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007b6c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f042 0201 	orr.w	r2, r2, #1
 8007b7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007b7e:	6878      	ldr	r0, [r7, #4]
 8007b80:	f000 ff14 	bl	80089ac <UART_CheckIdleState>
 8007b84:	4603      	mov	r3, r0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	3708      	adds	r7, #8
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	bd80      	pop	{r7, pc}
	...

08007b90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b94:	b092      	sub	sp, #72	@ 0x48
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007ba0:	697b      	ldr	r3, [r7, #20]
 8007ba2:	689a      	ldr	r2, [r3, #8]
 8007ba4:	697b      	ldr	r3, [r7, #20]
 8007ba6:	691b      	ldr	r3, [r3, #16]
 8007ba8:	431a      	orrs	r2, r3
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	695b      	ldr	r3, [r3, #20]
 8007bae:	431a      	orrs	r2, r3
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	69db      	ldr	r3, [r3, #28]
 8007bb4:	4313      	orrs	r3, r2
 8007bb6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007bb8:	697b      	ldr	r3, [r7, #20]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	681a      	ldr	r2, [r3, #0]
 8007bbe:	4bbe      	ldr	r3, [pc, #760]	@ (8007eb8 <UART_SetConfig+0x328>)
 8007bc0:	4013      	ands	r3, r2
 8007bc2:	697a      	ldr	r2, [r7, #20]
 8007bc4:	6812      	ldr	r2, [r2, #0]
 8007bc6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007bc8:	430b      	orrs	r3, r1
 8007bca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	685b      	ldr	r3, [r3, #4]
 8007bd2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007bd6:	697b      	ldr	r3, [r7, #20]
 8007bd8:	68da      	ldr	r2, [r3, #12]
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	430a      	orrs	r2, r1
 8007be0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007be8:	697b      	ldr	r3, [r7, #20]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4ab3      	ldr	r2, [pc, #716]	@ (8007ebc <UART_SetConfig+0x32c>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d004      	beq.n	8007bfc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	6a1b      	ldr	r3, [r3, #32]
 8007bf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007bf8:	4313      	orrs	r3, r2
 8007bfa:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007bfc:	697b      	ldr	r3, [r7, #20]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	689a      	ldr	r2, [r3, #8]
 8007c02:	4baf      	ldr	r3, [pc, #700]	@ (8007ec0 <UART_SetConfig+0x330>)
 8007c04:	4013      	ands	r3, r2
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	6812      	ldr	r2, [r2, #0]
 8007c0a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007c0c:	430b      	orrs	r3, r1
 8007c0e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c16:	f023 010f 	bic.w	r1, r3, #15
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	430a      	orrs	r2, r1
 8007c24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4aa6      	ldr	r2, [pc, #664]	@ (8007ec4 <UART_SetConfig+0x334>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d177      	bne.n	8007d20 <UART_SetConfig+0x190>
 8007c30:	4ba5      	ldr	r3, [pc, #660]	@ (8007ec8 <UART_SetConfig+0x338>)
 8007c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c34:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007c38:	2b28      	cmp	r3, #40	@ 0x28
 8007c3a:	d86d      	bhi.n	8007d18 <UART_SetConfig+0x188>
 8007c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8007c44 <UART_SetConfig+0xb4>)
 8007c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c42:	bf00      	nop
 8007c44:	08007ce9 	.word	0x08007ce9
 8007c48:	08007d19 	.word	0x08007d19
 8007c4c:	08007d19 	.word	0x08007d19
 8007c50:	08007d19 	.word	0x08007d19
 8007c54:	08007d19 	.word	0x08007d19
 8007c58:	08007d19 	.word	0x08007d19
 8007c5c:	08007d19 	.word	0x08007d19
 8007c60:	08007d19 	.word	0x08007d19
 8007c64:	08007cf1 	.word	0x08007cf1
 8007c68:	08007d19 	.word	0x08007d19
 8007c6c:	08007d19 	.word	0x08007d19
 8007c70:	08007d19 	.word	0x08007d19
 8007c74:	08007d19 	.word	0x08007d19
 8007c78:	08007d19 	.word	0x08007d19
 8007c7c:	08007d19 	.word	0x08007d19
 8007c80:	08007d19 	.word	0x08007d19
 8007c84:	08007cf9 	.word	0x08007cf9
 8007c88:	08007d19 	.word	0x08007d19
 8007c8c:	08007d19 	.word	0x08007d19
 8007c90:	08007d19 	.word	0x08007d19
 8007c94:	08007d19 	.word	0x08007d19
 8007c98:	08007d19 	.word	0x08007d19
 8007c9c:	08007d19 	.word	0x08007d19
 8007ca0:	08007d19 	.word	0x08007d19
 8007ca4:	08007d01 	.word	0x08007d01
 8007ca8:	08007d19 	.word	0x08007d19
 8007cac:	08007d19 	.word	0x08007d19
 8007cb0:	08007d19 	.word	0x08007d19
 8007cb4:	08007d19 	.word	0x08007d19
 8007cb8:	08007d19 	.word	0x08007d19
 8007cbc:	08007d19 	.word	0x08007d19
 8007cc0:	08007d19 	.word	0x08007d19
 8007cc4:	08007d09 	.word	0x08007d09
 8007cc8:	08007d19 	.word	0x08007d19
 8007ccc:	08007d19 	.word	0x08007d19
 8007cd0:	08007d19 	.word	0x08007d19
 8007cd4:	08007d19 	.word	0x08007d19
 8007cd8:	08007d19 	.word	0x08007d19
 8007cdc:	08007d19 	.word	0x08007d19
 8007ce0:	08007d19 	.word	0x08007d19
 8007ce4:	08007d11 	.word	0x08007d11
 8007ce8:	2301      	movs	r3, #1
 8007cea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cee:	e326      	b.n	800833e <UART_SetConfig+0x7ae>
 8007cf0:	2304      	movs	r3, #4
 8007cf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cf6:	e322      	b.n	800833e <UART_SetConfig+0x7ae>
 8007cf8:	2308      	movs	r3, #8
 8007cfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007cfe:	e31e      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d00:	2310      	movs	r3, #16
 8007d02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d06:	e31a      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d08:	2320      	movs	r3, #32
 8007d0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d0e:	e316      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d10:	2340      	movs	r3, #64	@ 0x40
 8007d12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d16:	e312      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d18:	2380      	movs	r3, #128	@ 0x80
 8007d1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d1e:	e30e      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a69      	ldr	r2, [pc, #420]	@ (8007ecc <UART_SetConfig+0x33c>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d130      	bne.n	8007d8c <UART_SetConfig+0x1fc>
 8007d2a:	4b67      	ldr	r3, [pc, #412]	@ (8007ec8 <UART_SetConfig+0x338>)
 8007d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d2e:	f003 0307 	and.w	r3, r3, #7
 8007d32:	2b05      	cmp	r3, #5
 8007d34:	d826      	bhi.n	8007d84 <UART_SetConfig+0x1f4>
 8007d36:	a201      	add	r2, pc, #4	@ (adr r2, 8007d3c <UART_SetConfig+0x1ac>)
 8007d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d3c:	08007d55 	.word	0x08007d55
 8007d40:	08007d5d 	.word	0x08007d5d
 8007d44:	08007d65 	.word	0x08007d65
 8007d48:	08007d6d 	.word	0x08007d6d
 8007d4c:	08007d75 	.word	0x08007d75
 8007d50:	08007d7d 	.word	0x08007d7d
 8007d54:	2300      	movs	r3, #0
 8007d56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d5a:	e2f0      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d5c:	2304      	movs	r3, #4
 8007d5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d62:	e2ec      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d64:	2308      	movs	r3, #8
 8007d66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d6a:	e2e8      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d6c:	2310      	movs	r3, #16
 8007d6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d72:	e2e4      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d74:	2320      	movs	r3, #32
 8007d76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d7a:	e2e0      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d7c:	2340      	movs	r3, #64	@ 0x40
 8007d7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d82:	e2dc      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d84:	2380      	movs	r3, #128	@ 0x80
 8007d86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007d8a:	e2d8      	b.n	800833e <UART_SetConfig+0x7ae>
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a4f      	ldr	r2, [pc, #316]	@ (8007ed0 <UART_SetConfig+0x340>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d130      	bne.n	8007df8 <UART_SetConfig+0x268>
 8007d96:	4b4c      	ldr	r3, [pc, #304]	@ (8007ec8 <UART_SetConfig+0x338>)
 8007d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d9a:	f003 0307 	and.w	r3, r3, #7
 8007d9e:	2b05      	cmp	r3, #5
 8007da0:	d826      	bhi.n	8007df0 <UART_SetConfig+0x260>
 8007da2:	a201      	add	r2, pc, #4	@ (adr r2, 8007da8 <UART_SetConfig+0x218>)
 8007da4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da8:	08007dc1 	.word	0x08007dc1
 8007dac:	08007dc9 	.word	0x08007dc9
 8007db0:	08007dd1 	.word	0x08007dd1
 8007db4:	08007dd9 	.word	0x08007dd9
 8007db8:	08007de1 	.word	0x08007de1
 8007dbc:	08007de9 	.word	0x08007de9
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dc6:	e2ba      	b.n	800833e <UART_SetConfig+0x7ae>
 8007dc8:	2304      	movs	r3, #4
 8007dca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dce:	e2b6      	b.n	800833e <UART_SetConfig+0x7ae>
 8007dd0:	2308      	movs	r3, #8
 8007dd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dd6:	e2b2      	b.n	800833e <UART_SetConfig+0x7ae>
 8007dd8:	2310      	movs	r3, #16
 8007dda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dde:	e2ae      	b.n	800833e <UART_SetConfig+0x7ae>
 8007de0:	2320      	movs	r3, #32
 8007de2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007de6:	e2aa      	b.n	800833e <UART_SetConfig+0x7ae>
 8007de8:	2340      	movs	r3, #64	@ 0x40
 8007dea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007dee:	e2a6      	b.n	800833e <UART_SetConfig+0x7ae>
 8007df0:	2380      	movs	r3, #128	@ 0x80
 8007df2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007df6:	e2a2      	b.n	800833e <UART_SetConfig+0x7ae>
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a35      	ldr	r2, [pc, #212]	@ (8007ed4 <UART_SetConfig+0x344>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d130      	bne.n	8007e64 <UART_SetConfig+0x2d4>
 8007e02:	4b31      	ldr	r3, [pc, #196]	@ (8007ec8 <UART_SetConfig+0x338>)
 8007e04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e06:	f003 0307 	and.w	r3, r3, #7
 8007e0a:	2b05      	cmp	r3, #5
 8007e0c:	d826      	bhi.n	8007e5c <UART_SetConfig+0x2cc>
 8007e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8007e14 <UART_SetConfig+0x284>)
 8007e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e14:	08007e2d 	.word	0x08007e2d
 8007e18:	08007e35 	.word	0x08007e35
 8007e1c:	08007e3d 	.word	0x08007e3d
 8007e20:	08007e45 	.word	0x08007e45
 8007e24:	08007e4d 	.word	0x08007e4d
 8007e28:	08007e55 	.word	0x08007e55
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e32:	e284      	b.n	800833e <UART_SetConfig+0x7ae>
 8007e34:	2304      	movs	r3, #4
 8007e36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e3a:	e280      	b.n	800833e <UART_SetConfig+0x7ae>
 8007e3c:	2308      	movs	r3, #8
 8007e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e42:	e27c      	b.n	800833e <UART_SetConfig+0x7ae>
 8007e44:	2310      	movs	r3, #16
 8007e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e4a:	e278      	b.n	800833e <UART_SetConfig+0x7ae>
 8007e4c:	2320      	movs	r3, #32
 8007e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e52:	e274      	b.n	800833e <UART_SetConfig+0x7ae>
 8007e54:	2340      	movs	r3, #64	@ 0x40
 8007e56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e5a:	e270      	b.n	800833e <UART_SetConfig+0x7ae>
 8007e5c:	2380      	movs	r3, #128	@ 0x80
 8007e5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e62:	e26c      	b.n	800833e <UART_SetConfig+0x7ae>
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a1b      	ldr	r2, [pc, #108]	@ (8007ed8 <UART_SetConfig+0x348>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d142      	bne.n	8007ef4 <UART_SetConfig+0x364>
 8007e6e:	4b16      	ldr	r3, [pc, #88]	@ (8007ec8 <UART_SetConfig+0x338>)
 8007e70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e72:	f003 0307 	and.w	r3, r3, #7
 8007e76:	2b05      	cmp	r3, #5
 8007e78:	d838      	bhi.n	8007eec <UART_SetConfig+0x35c>
 8007e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e80 <UART_SetConfig+0x2f0>)
 8007e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e80:	08007e99 	.word	0x08007e99
 8007e84:	08007ea1 	.word	0x08007ea1
 8007e88:	08007ea9 	.word	0x08007ea9
 8007e8c:	08007eb1 	.word	0x08007eb1
 8007e90:	08007edd 	.word	0x08007edd
 8007e94:	08007ee5 	.word	0x08007ee5
 8007e98:	2300      	movs	r3, #0
 8007e9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007e9e:	e24e      	b.n	800833e <UART_SetConfig+0x7ae>
 8007ea0:	2304      	movs	r3, #4
 8007ea2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ea6:	e24a      	b.n	800833e <UART_SetConfig+0x7ae>
 8007ea8:	2308      	movs	r3, #8
 8007eaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eae:	e246      	b.n	800833e <UART_SetConfig+0x7ae>
 8007eb0:	2310      	movs	r3, #16
 8007eb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eb6:	e242      	b.n	800833e <UART_SetConfig+0x7ae>
 8007eb8:	cfff69f3 	.word	0xcfff69f3
 8007ebc:	58000c00 	.word	0x58000c00
 8007ec0:	11fff4ff 	.word	0x11fff4ff
 8007ec4:	40011000 	.word	0x40011000
 8007ec8:	58024400 	.word	0x58024400
 8007ecc:	40004400 	.word	0x40004400
 8007ed0:	40004800 	.word	0x40004800
 8007ed4:	40004c00 	.word	0x40004c00
 8007ed8:	40005000 	.word	0x40005000
 8007edc:	2320      	movs	r3, #32
 8007ede:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ee2:	e22c      	b.n	800833e <UART_SetConfig+0x7ae>
 8007ee4:	2340      	movs	r3, #64	@ 0x40
 8007ee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007eea:	e228      	b.n	800833e <UART_SetConfig+0x7ae>
 8007eec:	2380      	movs	r3, #128	@ 0x80
 8007eee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007ef2:	e224      	b.n	800833e <UART_SetConfig+0x7ae>
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4ab1      	ldr	r2, [pc, #708]	@ (80081c0 <UART_SetConfig+0x630>)
 8007efa:	4293      	cmp	r3, r2
 8007efc:	d176      	bne.n	8007fec <UART_SetConfig+0x45c>
 8007efe:	4bb1      	ldr	r3, [pc, #708]	@ (80081c4 <UART_SetConfig+0x634>)
 8007f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f02:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f06:	2b28      	cmp	r3, #40	@ 0x28
 8007f08:	d86c      	bhi.n	8007fe4 <UART_SetConfig+0x454>
 8007f0a:	a201      	add	r2, pc, #4	@ (adr r2, 8007f10 <UART_SetConfig+0x380>)
 8007f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f10:	08007fb5 	.word	0x08007fb5
 8007f14:	08007fe5 	.word	0x08007fe5
 8007f18:	08007fe5 	.word	0x08007fe5
 8007f1c:	08007fe5 	.word	0x08007fe5
 8007f20:	08007fe5 	.word	0x08007fe5
 8007f24:	08007fe5 	.word	0x08007fe5
 8007f28:	08007fe5 	.word	0x08007fe5
 8007f2c:	08007fe5 	.word	0x08007fe5
 8007f30:	08007fbd 	.word	0x08007fbd
 8007f34:	08007fe5 	.word	0x08007fe5
 8007f38:	08007fe5 	.word	0x08007fe5
 8007f3c:	08007fe5 	.word	0x08007fe5
 8007f40:	08007fe5 	.word	0x08007fe5
 8007f44:	08007fe5 	.word	0x08007fe5
 8007f48:	08007fe5 	.word	0x08007fe5
 8007f4c:	08007fe5 	.word	0x08007fe5
 8007f50:	08007fc5 	.word	0x08007fc5
 8007f54:	08007fe5 	.word	0x08007fe5
 8007f58:	08007fe5 	.word	0x08007fe5
 8007f5c:	08007fe5 	.word	0x08007fe5
 8007f60:	08007fe5 	.word	0x08007fe5
 8007f64:	08007fe5 	.word	0x08007fe5
 8007f68:	08007fe5 	.word	0x08007fe5
 8007f6c:	08007fe5 	.word	0x08007fe5
 8007f70:	08007fcd 	.word	0x08007fcd
 8007f74:	08007fe5 	.word	0x08007fe5
 8007f78:	08007fe5 	.word	0x08007fe5
 8007f7c:	08007fe5 	.word	0x08007fe5
 8007f80:	08007fe5 	.word	0x08007fe5
 8007f84:	08007fe5 	.word	0x08007fe5
 8007f88:	08007fe5 	.word	0x08007fe5
 8007f8c:	08007fe5 	.word	0x08007fe5
 8007f90:	08007fd5 	.word	0x08007fd5
 8007f94:	08007fe5 	.word	0x08007fe5
 8007f98:	08007fe5 	.word	0x08007fe5
 8007f9c:	08007fe5 	.word	0x08007fe5
 8007fa0:	08007fe5 	.word	0x08007fe5
 8007fa4:	08007fe5 	.word	0x08007fe5
 8007fa8:	08007fe5 	.word	0x08007fe5
 8007fac:	08007fe5 	.word	0x08007fe5
 8007fb0:	08007fdd 	.word	0x08007fdd
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fba:	e1c0      	b.n	800833e <UART_SetConfig+0x7ae>
 8007fbc:	2304      	movs	r3, #4
 8007fbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fc2:	e1bc      	b.n	800833e <UART_SetConfig+0x7ae>
 8007fc4:	2308      	movs	r3, #8
 8007fc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fca:	e1b8      	b.n	800833e <UART_SetConfig+0x7ae>
 8007fcc:	2310      	movs	r3, #16
 8007fce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fd2:	e1b4      	b.n	800833e <UART_SetConfig+0x7ae>
 8007fd4:	2320      	movs	r3, #32
 8007fd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fda:	e1b0      	b.n	800833e <UART_SetConfig+0x7ae>
 8007fdc:	2340      	movs	r3, #64	@ 0x40
 8007fde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fe2:	e1ac      	b.n	800833e <UART_SetConfig+0x7ae>
 8007fe4:	2380      	movs	r3, #128	@ 0x80
 8007fe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8007fea:	e1a8      	b.n	800833e <UART_SetConfig+0x7ae>
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a75      	ldr	r2, [pc, #468]	@ (80081c8 <UART_SetConfig+0x638>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d130      	bne.n	8008058 <UART_SetConfig+0x4c8>
 8007ff6:	4b73      	ldr	r3, [pc, #460]	@ (80081c4 <UART_SetConfig+0x634>)
 8007ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ffa:	f003 0307 	and.w	r3, r3, #7
 8007ffe:	2b05      	cmp	r3, #5
 8008000:	d826      	bhi.n	8008050 <UART_SetConfig+0x4c0>
 8008002:	a201      	add	r2, pc, #4	@ (adr r2, 8008008 <UART_SetConfig+0x478>)
 8008004:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008008:	08008021 	.word	0x08008021
 800800c:	08008029 	.word	0x08008029
 8008010:	08008031 	.word	0x08008031
 8008014:	08008039 	.word	0x08008039
 8008018:	08008041 	.word	0x08008041
 800801c:	08008049 	.word	0x08008049
 8008020:	2300      	movs	r3, #0
 8008022:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008026:	e18a      	b.n	800833e <UART_SetConfig+0x7ae>
 8008028:	2304      	movs	r3, #4
 800802a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800802e:	e186      	b.n	800833e <UART_SetConfig+0x7ae>
 8008030:	2308      	movs	r3, #8
 8008032:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008036:	e182      	b.n	800833e <UART_SetConfig+0x7ae>
 8008038:	2310      	movs	r3, #16
 800803a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800803e:	e17e      	b.n	800833e <UART_SetConfig+0x7ae>
 8008040:	2320      	movs	r3, #32
 8008042:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008046:	e17a      	b.n	800833e <UART_SetConfig+0x7ae>
 8008048:	2340      	movs	r3, #64	@ 0x40
 800804a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800804e:	e176      	b.n	800833e <UART_SetConfig+0x7ae>
 8008050:	2380      	movs	r3, #128	@ 0x80
 8008052:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008056:	e172      	b.n	800833e <UART_SetConfig+0x7ae>
 8008058:	697b      	ldr	r3, [r7, #20]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a5b      	ldr	r2, [pc, #364]	@ (80081cc <UART_SetConfig+0x63c>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d130      	bne.n	80080c4 <UART_SetConfig+0x534>
 8008062:	4b58      	ldr	r3, [pc, #352]	@ (80081c4 <UART_SetConfig+0x634>)
 8008064:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008066:	f003 0307 	and.w	r3, r3, #7
 800806a:	2b05      	cmp	r3, #5
 800806c:	d826      	bhi.n	80080bc <UART_SetConfig+0x52c>
 800806e:	a201      	add	r2, pc, #4	@ (adr r2, 8008074 <UART_SetConfig+0x4e4>)
 8008070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008074:	0800808d 	.word	0x0800808d
 8008078:	08008095 	.word	0x08008095
 800807c:	0800809d 	.word	0x0800809d
 8008080:	080080a5 	.word	0x080080a5
 8008084:	080080ad 	.word	0x080080ad
 8008088:	080080b5 	.word	0x080080b5
 800808c:	2300      	movs	r3, #0
 800808e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008092:	e154      	b.n	800833e <UART_SetConfig+0x7ae>
 8008094:	2304      	movs	r3, #4
 8008096:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800809a:	e150      	b.n	800833e <UART_SetConfig+0x7ae>
 800809c:	2308      	movs	r3, #8
 800809e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080a2:	e14c      	b.n	800833e <UART_SetConfig+0x7ae>
 80080a4:	2310      	movs	r3, #16
 80080a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080aa:	e148      	b.n	800833e <UART_SetConfig+0x7ae>
 80080ac:	2320      	movs	r3, #32
 80080ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080b2:	e144      	b.n	800833e <UART_SetConfig+0x7ae>
 80080b4:	2340      	movs	r3, #64	@ 0x40
 80080b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080ba:	e140      	b.n	800833e <UART_SetConfig+0x7ae>
 80080bc:	2380      	movs	r3, #128	@ 0x80
 80080be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80080c2:	e13c      	b.n	800833e <UART_SetConfig+0x7ae>
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a41      	ldr	r2, [pc, #260]	@ (80081d0 <UART_SetConfig+0x640>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	f040 8082 	bne.w	80081d4 <UART_SetConfig+0x644>
 80080d0:	4b3c      	ldr	r3, [pc, #240]	@ (80081c4 <UART_SetConfig+0x634>)
 80080d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80080d8:	2b28      	cmp	r3, #40	@ 0x28
 80080da:	d86d      	bhi.n	80081b8 <UART_SetConfig+0x628>
 80080dc:	a201      	add	r2, pc, #4	@ (adr r2, 80080e4 <UART_SetConfig+0x554>)
 80080de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080e2:	bf00      	nop
 80080e4:	08008189 	.word	0x08008189
 80080e8:	080081b9 	.word	0x080081b9
 80080ec:	080081b9 	.word	0x080081b9
 80080f0:	080081b9 	.word	0x080081b9
 80080f4:	080081b9 	.word	0x080081b9
 80080f8:	080081b9 	.word	0x080081b9
 80080fc:	080081b9 	.word	0x080081b9
 8008100:	080081b9 	.word	0x080081b9
 8008104:	08008191 	.word	0x08008191
 8008108:	080081b9 	.word	0x080081b9
 800810c:	080081b9 	.word	0x080081b9
 8008110:	080081b9 	.word	0x080081b9
 8008114:	080081b9 	.word	0x080081b9
 8008118:	080081b9 	.word	0x080081b9
 800811c:	080081b9 	.word	0x080081b9
 8008120:	080081b9 	.word	0x080081b9
 8008124:	08008199 	.word	0x08008199
 8008128:	080081b9 	.word	0x080081b9
 800812c:	080081b9 	.word	0x080081b9
 8008130:	080081b9 	.word	0x080081b9
 8008134:	080081b9 	.word	0x080081b9
 8008138:	080081b9 	.word	0x080081b9
 800813c:	080081b9 	.word	0x080081b9
 8008140:	080081b9 	.word	0x080081b9
 8008144:	080081a1 	.word	0x080081a1
 8008148:	080081b9 	.word	0x080081b9
 800814c:	080081b9 	.word	0x080081b9
 8008150:	080081b9 	.word	0x080081b9
 8008154:	080081b9 	.word	0x080081b9
 8008158:	080081b9 	.word	0x080081b9
 800815c:	080081b9 	.word	0x080081b9
 8008160:	080081b9 	.word	0x080081b9
 8008164:	080081a9 	.word	0x080081a9
 8008168:	080081b9 	.word	0x080081b9
 800816c:	080081b9 	.word	0x080081b9
 8008170:	080081b9 	.word	0x080081b9
 8008174:	080081b9 	.word	0x080081b9
 8008178:	080081b9 	.word	0x080081b9
 800817c:	080081b9 	.word	0x080081b9
 8008180:	080081b9 	.word	0x080081b9
 8008184:	080081b1 	.word	0x080081b1
 8008188:	2301      	movs	r3, #1
 800818a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800818e:	e0d6      	b.n	800833e <UART_SetConfig+0x7ae>
 8008190:	2304      	movs	r3, #4
 8008192:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008196:	e0d2      	b.n	800833e <UART_SetConfig+0x7ae>
 8008198:	2308      	movs	r3, #8
 800819a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800819e:	e0ce      	b.n	800833e <UART_SetConfig+0x7ae>
 80081a0:	2310      	movs	r3, #16
 80081a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081a6:	e0ca      	b.n	800833e <UART_SetConfig+0x7ae>
 80081a8:	2320      	movs	r3, #32
 80081aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081ae:	e0c6      	b.n	800833e <UART_SetConfig+0x7ae>
 80081b0:	2340      	movs	r3, #64	@ 0x40
 80081b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081b6:	e0c2      	b.n	800833e <UART_SetConfig+0x7ae>
 80081b8:	2380      	movs	r3, #128	@ 0x80
 80081ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80081be:	e0be      	b.n	800833e <UART_SetConfig+0x7ae>
 80081c0:	40011400 	.word	0x40011400
 80081c4:	58024400 	.word	0x58024400
 80081c8:	40007800 	.word	0x40007800
 80081cc:	40007c00 	.word	0x40007c00
 80081d0:	40011800 	.word	0x40011800
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4aad      	ldr	r2, [pc, #692]	@ (8008490 <UART_SetConfig+0x900>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d176      	bne.n	80082cc <UART_SetConfig+0x73c>
 80081de:	4bad      	ldr	r3, [pc, #692]	@ (8008494 <UART_SetConfig+0x904>)
 80081e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80081e6:	2b28      	cmp	r3, #40	@ 0x28
 80081e8:	d86c      	bhi.n	80082c4 <UART_SetConfig+0x734>
 80081ea:	a201      	add	r2, pc, #4	@ (adr r2, 80081f0 <UART_SetConfig+0x660>)
 80081ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081f0:	08008295 	.word	0x08008295
 80081f4:	080082c5 	.word	0x080082c5
 80081f8:	080082c5 	.word	0x080082c5
 80081fc:	080082c5 	.word	0x080082c5
 8008200:	080082c5 	.word	0x080082c5
 8008204:	080082c5 	.word	0x080082c5
 8008208:	080082c5 	.word	0x080082c5
 800820c:	080082c5 	.word	0x080082c5
 8008210:	0800829d 	.word	0x0800829d
 8008214:	080082c5 	.word	0x080082c5
 8008218:	080082c5 	.word	0x080082c5
 800821c:	080082c5 	.word	0x080082c5
 8008220:	080082c5 	.word	0x080082c5
 8008224:	080082c5 	.word	0x080082c5
 8008228:	080082c5 	.word	0x080082c5
 800822c:	080082c5 	.word	0x080082c5
 8008230:	080082a5 	.word	0x080082a5
 8008234:	080082c5 	.word	0x080082c5
 8008238:	080082c5 	.word	0x080082c5
 800823c:	080082c5 	.word	0x080082c5
 8008240:	080082c5 	.word	0x080082c5
 8008244:	080082c5 	.word	0x080082c5
 8008248:	080082c5 	.word	0x080082c5
 800824c:	080082c5 	.word	0x080082c5
 8008250:	080082ad 	.word	0x080082ad
 8008254:	080082c5 	.word	0x080082c5
 8008258:	080082c5 	.word	0x080082c5
 800825c:	080082c5 	.word	0x080082c5
 8008260:	080082c5 	.word	0x080082c5
 8008264:	080082c5 	.word	0x080082c5
 8008268:	080082c5 	.word	0x080082c5
 800826c:	080082c5 	.word	0x080082c5
 8008270:	080082b5 	.word	0x080082b5
 8008274:	080082c5 	.word	0x080082c5
 8008278:	080082c5 	.word	0x080082c5
 800827c:	080082c5 	.word	0x080082c5
 8008280:	080082c5 	.word	0x080082c5
 8008284:	080082c5 	.word	0x080082c5
 8008288:	080082c5 	.word	0x080082c5
 800828c:	080082c5 	.word	0x080082c5
 8008290:	080082bd 	.word	0x080082bd
 8008294:	2301      	movs	r3, #1
 8008296:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800829a:	e050      	b.n	800833e <UART_SetConfig+0x7ae>
 800829c:	2304      	movs	r3, #4
 800829e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082a2:	e04c      	b.n	800833e <UART_SetConfig+0x7ae>
 80082a4:	2308      	movs	r3, #8
 80082a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082aa:	e048      	b.n	800833e <UART_SetConfig+0x7ae>
 80082ac:	2310      	movs	r3, #16
 80082ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082b2:	e044      	b.n	800833e <UART_SetConfig+0x7ae>
 80082b4:	2320      	movs	r3, #32
 80082b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ba:	e040      	b.n	800833e <UART_SetConfig+0x7ae>
 80082bc:	2340      	movs	r3, #64	@ 0x40
 80082be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082c2:	e03c      	b.n	800833e <UART_SetConfig+0x7ae>
 80082c4:	2380      	movs	r3, #128	@ 0x80
 80082c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80082ca:	e038      	b.n	800833e <UART_SetConfig+0x7ae>
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a71      	ldr	r2, [pc, #452]	@ (8008498 <UART_SetConfig+0x908>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d130      	bne.n	8008338 <UART_SetConfig+0x7a8>
 80082d6:	4b6f      	ldr	r3, [pc, #444]	@ (8008494 <UART_SetConfig+0x904>)
 80082d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80082da:	f003 0307 	and.w	r3, r3, #7
 80082de:	2b05      	cmp	r3, #5
 80082e0:	d826      	bhi.n	8008330 <UART_SetConfig+0x7a0>
 80082e2:	a201      	add	r2, pc, #4	@ (adr r2, 80082e8 <UART_SetConfig+0x758>)
 80082e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082e8:	08008301 	.word	0x08008301
 80082ec:	08008309 	.word	0x08008309
 80082f0:	08008311 	.word	0x08008311
 80082f4:	08008319 	.word	0x08008319
 80082f8:	08008321 	.word	0x08008321
 80082fc:	08008329 	.word	0x08008329
 8008300:	2302      	movs	r3, #2
 8008302:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008306:	e01a      	b.n	800833e <UART_SetConfig+0x7ae>
 8008308:	2304      	movs	r3, #4
 800830a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800830e:	e016      	b.n	800833e <UART_SetConfig+0x7ae>
 8008310:	2308      	movs	r3, #8
 8008312:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008316:	e012      	b.n	800833e <UART_SetConfig+0x7ae>
 8008318:	2310      	movs	r3, #16
 800831a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800831e:	e00e      	b.n	800833e <UART_SetConfig+0x7ae>
 8008320:	2320      	movs	r3, #32
 8008322:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008326:	e00a      	b.n	800833e <UART_SetConfig+0x7ae>
 8008328:	2340      	movs	r3, #64	@ 0x40
 800832a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800832e:	e006      	b.n	800833e <UART_SetConfig+0x7ae>
 8008330:	2380      	movs	r3, #128	@ 0x80
 8008332:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008336:	e002      	b.n	800833e <UART_SetConfig+0x7ae>
 8008338:	2380      	movs	r3, #128	@ 0x80
 800833a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800833e:	697b      	ldr	r3, [r7, #20]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a55      	ldr	r2, [pc, #340]	@ (8008498 <UART_SetConfig+0x908>)
 8008344:	4293      	cmp	r3, r2
 8008346:	f040 80f8 	bne.w	800853a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800834a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800834e:	2b20      	cmp	r3, #32
 8008350:	dc46      	bgt.n	80083e0 <UART_SetConfig+0x850>
 8008352:	2b02      	cmp	r3, #2
 8008354:	db75      	blt.n	8008442 <UART_SetConfig+0x8b2>
 8008356:	3b02      	subs	r3, #2
 8008358:	2b1e      	cmp	r3, #30
 800835a:	d872      	bhi.n	8008442 <UART_SetConfig+0x8b2>
 800835c:	a201      	add	r2, pc, #4	@ (adr r2, 8008364 <UART_SetConfig+0x7d4>)
 800835e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008362:	bf00      	nop
 8008364:	080083e7 	.word	0x080083e7
 8008368:	08008443 	.word	0x08008443
 800836c:	080083ef 	.word	0x080083ef
 8008370:	08008443 	.word	0x08008443
 8008374:	08008443 	.word	0x08008443
 8008378:	08008443 	.word	0x08008443
 800837c:	080083ff 	.word	0x080083ff
 8008380:	08008443 	.word	0x08008443
 8008384:	08008443 	.word	0x08008443
 8008388:	08008443 	.word	0x08008443
 800838c:	08008443 	.word	0x08008443
 8008390:	08008443 	.word	0x08008443
 8008394:	08008443 	.word	0x08008443
 8008398:	08008443 	.word	0x08008443
 800839c:	0800840f 	.word	0x0800840f
 80083a0:	08008443 	.word	0x08008443
 80083a4:	08008443 	.word	0x08008443
 80083a8:	08008443 	.word	0x08008443
 80083ac:	08008443 	.word	0x08008443
 80083b0:	08008443 	.word	0x08008443
 80083b4:	08008443 	.word	0x08008443
 80083b8:	08008443 	.word	0x08008443
 80083bc:	08008443 	.word	0x08008443
 80083c0:	08008443 	.word	0x08008443
 80083c4:	08008443 	.word	0x08008443
 80083c8:	08008443 	.word	0x08008443
 80083cc:	08008443 	.word	0x08008443
 80083d0:	08008443 	.word	0x08008443
 80083d4:	08008443 	.word	0x08008443
 80083d8:	08008443 	.word	0x08008443
 80083dc:	08008435 	.word	0x08008435
 80083e0:	2b40      	cmp	r3, #64	@ 0x40
 80083e2:	d02a      	beq.n	800843a <UART_SetConfig+0x8aa>
 80083e4:	e02d      	b.n	8008442 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80083e6:	f7fe fa13 	bl	8006810 <HAL_RCCEx_GetD3PCLK1Freq>
 80083ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80083ec:	e02f      	b.n	800844e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80083ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80083f2:	4618      	mov	r0, r3
 80083f4:	f7fe fa22 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80083f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80083fc:	e027      	b.n	800844e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80083fe:	f107 0318 	add.w	r3, r7, #24
 8008402:	4618      	mov	r0, r3
 8008404:	f7fe fb6e 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008408:	69fb      	ldr	r3, [r7, #28]
 800840a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800840c:	e01f      	b.n	800844e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800840e:	4b21      	ldr	r3, [pc, #132]	@ (8008494 <UART_SetConfig+0x904>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f003 0320 	and.w	r3, r3, #32
 8008416:	2b00      	cmp	r3, #0
 8008418:	d009      	beq.n	800842e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800841a:	4b1e      	ldr	r3, [pc, #120]	@ (8008494 <UART_SetConfig+0x904>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	08db      	lsrs	r3, r3, #3
 8008420:	f003 0303 	and.w	r3, r3, #3
 8008424:	4a1d      	ldr	r2, [pc, #116]	@ (800849c <UART_SetConfig+0x90c>)
 8008426:	fa22 f303 	lsr.w	r3, r2, r3
 800842a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800842c:	e00f      	b.n	800844e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800842e:	4b1b      	ldr	r3, [pc, #108]	@ (800849c <UART_SetConfig+0x90c>)
 8008430:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008432:	e00c      	b.n	800844e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008434:	4b1a      	ldr	r3, [pc, #104]	@ (80084a0 <UART_SetConfig+0x910>)
 8008436:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008438:	e009      	b.n	800844e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800843a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800843e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008440:	e005      	b.n	800844e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008442:	2300      	movs	r3, #0
 8008444:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800844c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800844e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008450:	2b00      	cmp	r3, #0
 8008452:	f000 81ee 	beq.w	8008832 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845a:	4a12      	ldr	r2, [pc, #72]	@ (80084a4 <UART_SetConfig+0x914>)
 800845c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008460:	461a      	mov	r2, r3
 8008462:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008464:	fbb3 f3f2 	udiv	r3, r3, r2
 8008468:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	685a      	ldr	r2, [r3, #4]
 800846e:	4613      	mov	r3, r2
 8008470:	005b      	lsls	r3, r3, #1
 8008472:	4413      	add	r3, r2
 8008474:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008476:	429a      	cmp	r2, r3
 8008478:	d305      	bcc.n	8008486 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	685b      	ldr	r3, [r3, #4]
 800847e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008480:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008482:	429a      	cmp	r2, r3
 8008484:	d910      	bls.n	80084a8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8008486:	2301      	movs	r3, #1
 8008488:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800848c:	e1d1      	b.n	8008832 <UART_SetConfig+0xca2>
 800848e:	bf00      	nop
 8008490:	40011c00 	.word	0x40011c00
 8008494:	58024400 	.word	0x58024400
 8008498:	58000c00 	.word	0x58000c00
 800849c:	03d09000 	.word	0x03d09000
 80084a0:	003d0900 	.word	0x003d0900
 80084a4:	0800a108 	.word	0x0800a108
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80084a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084aa:	2200      	movs	r2, #0
 80084ac:	60bb      	str	r3, [r7, #8]
 80084ae:	60fa      	str	r2, [r7, #12]
 80084b0:	697b      	ldr	r3, [r7, #20]
 80084b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084b4:	4ac0      	ldr	r2, [pc, #768]	@ (80087b8 <UART_SetConfig+0xc28>)
 80084b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	2200      	movs	r2, #0
 80084be:	603b      	str	r3, [r7, #0]
 80084c0:	607a      	str	r2, [r7, #4]
 80084c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80084c6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80084ca:	f7f7 ff1f 	bl	800030c <__aeabi_uldivmod>
 80084ce:	4602      	mov	r2, r0
 80084d0:	460b      	mov	r3, r1
 80084d2:	4610      	mov	r0, r2
 80084d4:	4619      	mov	r1, r3
 80084d6:	f04f 0200 	mov.w	r2, #0
 80084da:	f04f 0300 	mov.w	r3, #0
 80084de:	020b      	lsls	r3, r1, #8
 80084e0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80084e4:	0202      	lsls	r2, r0, #8
 80084e6:	6979      	ldr	r1, [r7, #20]
 80084e8:	6849      	ldr	r1, [r1, #4]
 80084ea:	0849      	lsrs	r1, r1, #1
 80084ec:	2000      	movs	r0, #0
 80084ee:	460c      	mov	r4, r1
 80084f0:	4605      	mov	r5, r0
 80084f2:	eb12 0804 	adds.w	r8, r2, r4
 80084f6:	eb43 0905 	adc.w	r9, r3, r5
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	685b      	ldr	r3, [r3, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	469a      	mov	sl, r3
 8008502:	4693      	mov	fp, r2
 8008504:	4652      	mov	r2, sl
 8008506:	465b      	mov	r3, fp
 8008508:	4640      	mov	r0, r8
 800850a:	4649      	mov	r1, r9
 800850c:	f7f7 fefe 	bl	800030c <__aeabi_uldivmod>
 8008510:	4602      	mov	r2, r0
 8008512:	460b      	mov	r3, r1
 8008514:	4613      	mov	r3, r2
 8008516:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008518:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800851a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800851e:	d308      	bcc.n	8008532 <UART_SetConfig+0x9a2>
 8008520:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008522:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008526:	d204      	bcs.n	8008532 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800852e:	60da      	str	r2, [r3, #12]
 8008530:	e17f      	b.n	8008832 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 8008532:	2301      	movs	r3, #1
 8008534:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008538:	e17b      	b.n	8008832 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	69db      	ldr	r3, [r3, #28]
 800853e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008542:	f040 80bd 	bne.w	80086c0 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 8008546:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800854a:	2b20      	cmp	r3, #32
 800854c:	dc48      	bgt.n	80085e0 <UART_SetConfig+0xa50>
 800854e:	2b00      	cmp	r3, #0
 8008550:	db7b      	blt.n	800864a <UART_SetConfig+0xaba>
 8008552:	2b20      	cmp	r3, #32
 8008554:	d879      	bhi.n	800864a <UART_SetConfig+0xaba>
 8008556:	a201      	add	r2, pc, #4	@ (adr r2, 800855c <UART_SetConfig+0x9cc>)
 8008558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855c:	080085e7 	.word	0x080085e7
 8008560:	080085ef 	.word	0x080085ef
 8008564:	0800864b 	.word	0x0800864b
 8008568:	0800864b 	.word	0x0800864b
 800856c:	080085f7 	.word	0x080085f7
 8008570:	0800864b 	.word	0x0800864b
 8008574:	0800864b 	.word	0x0800864b
 8008578:	0800864b 	.word	0x0800864b
 800857c:	08008607 	.word	0x08008607
 8008580:	0800864b 	.word	0x0800864b
 8008584:	0800864b 	.word	0x0800864b
 8008588:	0800864b 	.word	0x0800864b
 800858c:	0800864b 	.word	0x0800864b
 8008590:	0800864b 	.word	0x0800864b
 8008594:	0800864b 	.word	0x0800864b
 8008598:	0800864b 	.word	0x0800864b
 800859c:	08008617 	.word	0x08008617
 80085a0:	0800864b 	.word	0x0800864b
 80085a4:	0800864b 	.word	0x0800864b
 80085a8:	0800864b 	.word	0x0800864b
 80085ac:	0800864b 	.word	0x0800864b
 80085b0:	0800864b 	.word	0x0800864b
 80085b4:	0800864b 	.word	0x0800864b
 80085b8:	0800864b 	.word	0x0800864b
 80085bc:	0800864b 	.word	0x0800864b
 80085c0:	0800864b 	.word	0x0800864b
 80085c4:	0800864b 	.word	0x0800864b
 80085c8:	0800864b 	.word	0x0800864b
 80085cc:	0800864b 	.word	0x0800864b
 80085d0:	0800864b 	.word	0x0800864b
 80085d4:	0800864b 	.word	0x0800864b
 80085d8:	0800864b 	.word	0x0800864b
 80085dc:	0800863d 	.word	0x0800863d
 80085e0:	2b40      	cmp	r3, #64	@ 0x40
 80085e2:	d02e      	beq.n	8008642 <UART_SetConfig+0xab2>
 80085e4:	e031      	b.n	800864a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085e6:	f7fc fa75 	bl	8004ad4 <HAL_RCC_GetPCLK1Freq>
 80085ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80085ec:	e033      	b.n	8008656 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085ee:	f7fc fa87 	bl	8004b00 <HAL_RCC_GetPCLK2Freq>
 80085f2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80085f4:	e02f      	b.n	8008656 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80085f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80085fa:	4618      	mov	r0, r3
 80085fc:	f7fe f91e 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008602:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008604:	e027      	b.n	8008656 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008606:	f107 0318 	add.w	r3, r7, #24
 800860a:	4618      	mov	r0, r3
 800860c:	f7fe fa6a 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008610:	69fb      	ldr	r3, [r7, #28]
 8008612:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008614:	e01f      	b.n	8008656 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008616:	4b69      	ldr	r3, [pc, #420]	@ (80087bc <UART_SetConfig+0xc2c>)
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	f003 0320 	and.w	r3, r3, #32
 800861e:	2b00      	cmp	r3, #0
 8008620:	d009      	beq.n	8008636 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008622:	4b66      	ldr	r3, [pc, #408]	@ (80087bc <UART_SetConfig+0xc2c>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	08db      	lsrs	r3, r3, #3
 8008628:	f003 0303 	and.w	r3, r3, #3
 800862c:	4a64      	ldr	r2, [pc, #400]	@ (80087c0 <UART_SetConfig+0xc30>)
 800862e:	fa22 f303 	lsr.w	r3, r2, r3
 8008632:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008634:	e00f      	b.n	8008656 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 8008636:	4b62      	ldr	r3, [pc, #392]	@ (80087c0 <UART_SetConfig+0xc30>)
 8008638:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800863a:	e00c      	b.n	8008656 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800863c:	4b61      	ldr	r3, [pc, #388]	@ (80087c4 <UART_SetConfig+0xc34>)
 800863e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008640:	e009      	b.n	8008656 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008642:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008646:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008648:	e005      	b.n	8008656 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800864a:	2300      	movs	r3, #0
 800864c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800864e:	2301      	movs	r3, #1
 8008650:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008654:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008656:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008658:	2b00      	cmp	r3, #0
 800865a:	f000 80ea 	beq.w	8008832 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800865e:	697b      	ldr	r3, [r7, #20]
 8008660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008662:	4a55      	ldr	r2, [pc, #340]	@ (80087b8 <UART_SetConfig+0xc28>)
 8008664:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008668:	461a      	mov	r2, r3
 800866a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800866c:	fbb3 f3f2 	udiv	r3, r3, r2
 8008670:	005a      	lsls	r2, r3, #1
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	685b      	ldr	r3, [r3, #4]
 8008676:	085b      	lsrs	r3, r3, #1
 8008678:	441a      	add	r2, r3
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008682:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008686:	2b0f      	cmp	r3, #15
 8008688:	d916      	bls.n	80086b8 <UART_SetConfig+0xb28>
 800868a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008690:	d212      	bcs.n	80086b8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008694:	b29b      	uxth	r3, r3
 8008696:	f023 030f 	bic.w	r3, r3, #15
 800869a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800869c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869e:	085b      	lsrs	r3, r3, #1
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	f003 0307 	and.w	r3, r3, #7
 80086a6:	b29a      	uxth	r2, r3
 80086a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80086aa:	4313      	orrs	r3, r2
 80086ac:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80086b4:	60da      	str	r2, [r3, #12]
 80086b6:	e0bc      	b.n	8008832 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80086be:	e0b8      	b.n	8008832 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80086c0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80086c4:	2b20      	cmp	r3, #32
 80086c6:	dc4b      	bgt.n	8008760 <UART_SetConfig+0xbd0>
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	f2c0 8087 	blt.w	80087dc <UART_SetConfig+0xc4c>
 80086ce:	2b20      	cmp	r3, #32
 80086d0:	f200 8084 	bhi.w	80087dc <UART_SetConfig+0xc4c>
 80086d4:	a201      	add	r2, pc, #4	@ (adr r2, 80086dc <UART_SetConfig+0xb4c>)
 80086d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086da:	bf00      	nop
 80086dc:	08008767 	.word	0x08008767
 80086e0:	0800876f 	.word	0x0800876f
 80086e4:	080087dd 	.word	0x080087dd
 80086e8:	080087dd 	.word	0x080087dd
 80086ec:	08008777 	.word	0x08008777
 80086f0:	080087dd 	.word	0x080087dd
 80086f4:	080087dd 	.word	0x080087dd
 80086f8:	080087dd 	.word	0x080087dd
 80086fc:	08008787 	.word	0x08008787
 8008700:	080087dd 	.word	0x080087dd
 8008704:	080087dd 	.word	0x080087dd
 8008708:	080087dd 	.word	0x080087dd
 800870c:	080087dd 	.word	0x080087dd
 8008710:	080087dd 	.word	0x080087dd
 8008714:	080087dd 	.word	0x080087dd
 8008718:	080087dd 	.word	0x080087dd
 800871c:	08008797 	.word	0x08008797
 8008720:	080087dd 	.word	0x080087dd
 8008724:	080087dd 	.word	0x080087dd
 8008728:	080087dd 	.word	0x080087dd
 800872c:	080087dd 	.word	0x080087dd
 8008730:	080087dd 	.word	0x080087dd
 8008734:	080087dd 	.word	0x080087dd
 8008738:	080087dd 	.word	0x080087dd
 800873c:	080087dd 	.word	0x080087dd
 8008740:	080087dd 	.word	0x080087dd
 8008744:	080087dd 	.word	0x080087dd
 8008748:	080087dd 	.word	0x080087dd
 800874c:	080087dd 	.word	0x080087dd
 8008750:	080087dd 	.word	0x080087dd
 8008754:	080087dd 	.word	0x080087dd
 8008758:	080087dd 	.word	0x080087dd
 800875c:	080087cf 	.word	0x080087cf
 8008760:	2b40      	cmp	r3, #64	@ 0x40
 8008762:	d037      	beq.n	80087d4 <UART_SetConfig+0xc44>
 8008764:	e03a      	b.n	80087dc <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008766:	f7fc f9b5 	bl	8004ad4 <HAL_RCC_GetPCLK1Freq>
 800876a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800876c:	e03c      	b.n	80087e8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800876e:	f7fc f9c7 	bl	8004b00 <HAL_RCC_GetPCLK2Freq>
 8008772:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008774:	e038      	b.n	80087e8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008776:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800877a:	4618      	mov	r0, r3
 800877c:	f7fe f85e 	bl	800683c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008780:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008782:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008784:	e030      	b.n	80087e8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008786:	f107 0318 	add.w	r3, r7, #24
 800878a:	4618      	mov	r0, r3
 800878c:	f7fe f9aa 	bl	8006ae4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008790:	69fb      	ldr	r3, [r7, #28]
 8008792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008794:	e028      	b.n	80087e8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008796:	4b09      	ldr	r3, [pc, #36]	@ (80087bc <UART_SetConfig+0xc2c>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f003 0320 	and.w	r3, r3, #32
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d012      	beq.n	80087c8 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80087a2:	4b06      	ldr	r3, [pc, #24]	@ (80087bc <UART_SetConfig+0xc2c>)
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	08db      	lsrs	r3, r3, #3
 80087a8:	f003 0303 	and.w	r3, r3, #3
 80087ac:	4a04      	ldr	r2, [pc, #16]	@ (80087c0 <UART_SetConfig+0xc30>)
 80087ae:	fa22 f303 	lsr.w	r3, r2, r3
 80087b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80087b4:	e018      	b.n	80087e8 <UART_SetConfig+0xc58>
 80087b6:	bf00      	nop
 80087b8:	0800a108 	.word	0x0800a108
 80087bc:	58024400 	.word	0x58024400
 80087c0:	03d09000 	.word	0x03d09000
 80087c4:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 80087c8:	4b24      	ldr	r3, [pc, #144]	@ (800885c <UART_SetConfig+0xccc>)
 80087ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087cc:	e00c      	b.n	80087e8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80087ce:	4b24      	ldr	r3, [pc, #144]	@ (8008860 <UART_SetConfig+0xcd0>)
 80087d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087d2:	e009      	b.n	80087e8 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80087d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80087d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80087da:	e005      	b.n	80087e8 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 80087dc:	2300      	movs	r3, #0
 80087de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80087e0:	2301      	movs	r3, #1
 80087e2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80087e6:	bf00      	nop
    }

    if (pclk != 0U)
 80087e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d021      	beq.n	8008832 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087f2:	4a1c      	ldr	r2, [pc, #112]	@ (8008864 <UART_SetConfig+0xcd4>)
 80087f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80087f8:	461a      	mov	r2, r3
 80087fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80087fc:	fbb3 f2f2 	udiv	r2, r3, r2
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	085b      	lsrs	r3, r3, #1
 8008806:	441a      	add	r2, r3
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	685b      	ldr	r3, [r3, #4]
 800880c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008810:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008814:	2b0f      	cmp	r3, #15
 8008816:	d909      	bls.n	800882c <UART_SetConfig+0xc9c>
 8008818:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800881a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800881e:	d205      	bcs.n	800882c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008822:	b29a      	uxth	r2, r3
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	60da      	str	r2, [r3, #12]
 800882a:	e002      	b.n	8008832 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800882c:	2301      	movs	r3, #1
 800882e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	2201      	movs	r2, #1
 8008836:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	2201      	movs	r2, #1
 800883e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	2200      	movs	r2, #0
 8008846:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	2200      	movs	r2, #0
 800884c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800884e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8008852:	4618      	mov	r0, r3
 8008854:	3748      	adds	r7, #72	@ 0x48
 8008856:	46bd      	mov	sp, r7
 8008858:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800885c:	03d09000 	.word	0x03d09000
 8008860:	003d0900 	.word	0x003d0900
 8008864:	0800a108 	.word	0x0800a108

08008868 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008868:	b480      	push	{r7}
 800886a:	b083      	sub	sp, #12
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008874:	f003 0308 	and.w	r3, r3, #8
 8008878:	2b00      	cmp	r3, #0
 800887a:	d00a      	beq.n	8008892 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	430a      	orrs	r2, r1
 8008890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008896:	f003 0301 	and.w	r3, r3, #1
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00a      	beq.n	80088b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	430a      	orrs	r2, r1
 80088b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b8:	f003 0302 	and.w	r3, r3, #2
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d00a      	beq.n	80088d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	685b      	ldr	r3, [r3, #4]
 80088c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	430a      	orrs	r2, r1
 80088d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088da:	f003 0304 	and.w	r3, r3, #4
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d00a      	beq.n	80088f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	430a      	orrs	r2, r1
 80088f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088fc:	f003 0310 	and.w	r3, r3, #16
 8008900:	2b00      	cmp	r3, #0
 8008902:	d00a      	beq.n	800891a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	430a      	orrs	r2, r1
 8008918:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800891e:	f003 0320 	and.w	r3, r3, #32
 8008922:	2b00      	cmp	r3, #0
 8008924:	d00a      	beq.n	800893c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	430a      	orrs	r2, r1
 800893a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008944:	2b00      	cmp	r3, #0
 8008946:	d01a      	beq.n	800897e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	685b      	ldr	r3, [r3, #4]
 800894e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	430a      	orrs	r2, r1
 800895c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008962:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008966:	d10a      	bne.n	800897e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	430a      	orrs	r2, r1
 800897c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008982:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008986:	2b00      	cmp	r3, #0
 8008988:	d00a      	beq.n	80089a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	685b      	ldr	r3, [r3, #4]
 8008990:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	430a      	orrs	r2, r1
 800899e:	605a      	str	r2, [r3, #4]
  }
}
 80089a0:	bf00      	nop
 80089a2:	370c      	adds	r7, #12
 80089a4:	46bd      	mov	sp, r7
 80089a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089aa:	4770      	bx	lr

080089ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b098      	sub	sp, #96	@ 0x60
 80089b0:	af02      	add	r7, sp, #8
 80089b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2200      	movs	r2, #0
 80089b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80089bc:	f7f9 fa76 	bl	8001eac <HAL_GetTick>
 80089c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f003 0308 	and.w	r3, r3, #8
 80089cc:	2b08      	cmp	r3, #8
 80089ce:	d12f      	bne.n	8008a30 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80089d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80089d4:	9300      	str	r3, [sp, #0]
 80089d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80089d8:	2200      	movs	r2, #0
 80089da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 f88e 	bl	8008b00 <UART_WaitOnFlagUntilTimeout>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d022      	beq.n	8008a30 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f2:	e853 3f00 	ldrex	r3, [r3]
 80089f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80089f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80089fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	461a      	mov	r2, r3
 8008a06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a08:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a0a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008a0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008a10:	e841 2300 	strex	r3, r2, [r1]
 8008a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d1e6      	bne.n	80089ea <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2220      	movs	r2, #32
 8008a20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2200      	movs	r2, #0
 8008a28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e063      	b.n	8008af8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 0304 	and.w	r3, r3, #4
 8008a3a:	2b04      	cmp	r3, #4
 8008a3c:	d149      	bne.n	8008ad2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a3e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008a42:	9300      	str	r3, [sp, #0]
 8008a44:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a46:	2200      	movs	r2, #0
 8008a48:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f000 f857 	bl	8008b00 <UART_WaitOnFlagUntilTimeout>
 8008a52:	4603      	mov	r3, r0
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d03c      	beq.n	8008ad2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a60:	e853 3f00 	ldrex	r3, [r3]
 8008a64:	623b      	str	r3, [r7, #32]
   return(result);
 8008a66:	6a3b      	ldr	r3, [r7, #32]
 8008a68:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a6c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	461a      	mov	r2, r3
 8008a74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a76:	633b      	str	r3, [r7, #48]	@ 0x30
 8008a78:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008a7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a7e:	e841 2300 	strex	r3, r2, [r1]
 8008a82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d1e6      	bne.n	8008a58 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	3308      	adds	r3, #8
 8008a90:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	e853 3f00 	ldrex	r3, [r3]
 8008a98:	60fb      	str	r3, [r7, #12]
   return(result);
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f023 0301 	bic.w	r3, r3, #1
 8008aa0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	3308      	adds	r3, #8
 8008aa8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008aaa:	61fa      	str	r2, [r7, #28]
 8008aac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008aae:	69b9      	ldr	r1, [r7, #24]
 8008ab0:	69fa      	ldr	r2, [r7, #28]
 8008ab2:	e841 2300 	strex	r3, r2, [r1]
 8008ab6:	617b      	str	r3, [r7, #20]
   return(result);
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d1e5      	bne.n	8008a8a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008ace:	2303      	movs	r3, #3
 8008ad0:	e012      	b.n	8008af8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	2220      	movs	r2, #32
 8008ad6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	2220      	movs	r2, #32
 8008ade:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2200      	movs	r2, #0
 8008af2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3758      	adds	r7, #88	@ 0x58
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}

08008b00 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b084      	sub	sp, #16
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	603b      	str	r3, [r7, #0]
 8008b0c:	4613      	mov	r3, r2
 8008b0e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b10:	e04f      	b.n	8008bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008b12:	69bb      	ldr	r3, [r7, #24]
 8008b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b18:	d04b      	beq.n	8008bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008b1a:	f7f9 f9c7 	bl	8001eac <HAL_GetTick>
 8008b1e:	4602      	mov	r2, r0
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	1ad3      	subs	r3, r2, r3
 8008b24:	69ba      	ldr	r2, [r7, #24]
 8008b26:	429a      	cmp	r2, r3
 8008b28:	d302      	bcc.n	8008b30 <UART_WaitOnFlagUntilTimeout+0x30>
 8008b2a:	69bb      	ldr	r3, [r7, #24]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d101      	bne.n	8008b34 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008b30:	2303      	movs	r3, #3
 8008b32:	e04e      	b.n	8008bd2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f003 0304 	and.w	r3, r3, #4
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d037      	beq.n	8008bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	2b80      	cmp	r3, #128	@ 0x80
 8008b46:	d034      	beq.n	8008bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	2b40      	cmp	r3, #64	@ 0x40
 8008b4c:	d031      	beq.n	8008bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	69db      	ldr	r3, [r3, #28]
 8008b54:	f003 0308 	and.w	r3, r3, #8
 8008b58:	2b08      	cmp	r3, #8
 8008b5a:	d110      	bne.n	8008b7e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2208      	movs	r2, #8
 8008b62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b64:	68f8      	ldr	r0, [r7, #12]
 8008b66:	f000 f839 	bl	8008bdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	2208      	movs	r2, #8
 8008b6e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e029      	b.n	8008bd2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	69db      	ldr	r3, [r3, #28]
 8008b84:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008b88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008b8c:	d111      	bne.n	8008bb2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008b96:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008b98:	68f8      	ldr	r0, [r7, #12]
 8008b9a:	f000 f81f 	bl	8008bdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	2220      	movs	r2, #32
 8008ba2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008bae:	2303      	movs	r3, #3
 8008bb0:	e00f      	b.n	8008bd2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	69da      	ldr	r2, [r3, #28]
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	4013      	ands	r3, r2
 8008bbc:	68ba      	ldr	r2, [r7, #8]
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	bf0c      	ite	eq
 8008bc2:	2301      	moveq	r3, #1
 8008bc4:	2300      	movne	r3, #0
 8008bc6:	b2db      	uxtb	r3, r3
 8008bc8:	461a      	mov	r2, r3
 8008bca:	79fb      	ldrb	r3, [r7, #7]
 8008bcc:	429a      	cmp	r2, r3
 8008bce:	d0a0      	beq.n	8008b12 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008bd0:	2300      	movs	r3, #0
}
 8008bd2:	4618      	mov	r0, r3
 8008bd4:	3710      	adds	r7, #16
 8008bd6:	46bd      	mov	sp, r7
 8008bd8:	bd80      	pop	{r7, pc}
	...

08008bdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b095      	sub	sp, #84	@ 0x54
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008bec:	e853 3f00 	ldrex	r3, [r3]
 8008bf0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bf4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008bf8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	461a      	mov	r2, r3
 8008c00:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008c02:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c04:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c06:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c08:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c0a:	e841 2300 	strex	r3, r2, [r1]
 8008c0e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d1e6      	bne.n	8008be4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	3308      	adds	r3, #8
 8008c1c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c1e:	6a3b      	ldr	r3, [r7, #32]
 8008c20:	e853 3f00 	ldrex	r3, [r3]
 8008c24:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c26:	69fa      	ldr	r2, [r7, #28]
 8008c28:	4b1e      	ldr	r3, [pc, #120]	@ (8008ca4 <UART_EndRxTransfer+0xc8>)
 8008c2a:	4013      	ands	r3, r2
 8008c2c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	3308      	adds	r3, #8
 8008c34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c38:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c3e:	e841 2300 	strex	r3, r2, [r1]
 8008c42:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d1e5      	bne.n	8008c16 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008c4e:	2b01      	cmp	r3, #1
 8008c50:	d118      	bne.n	8008c84 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	e853 3f00 	ldrex	r3, [r3]
 8008c5e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	f023 0310 	bic.w	r3, r3, #16
 8008c66:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	461a      	mov	r2, r3
 8008c6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008c70:	61bb      	str	r3, [r7, #24]
 8008c72:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c74:	6979      	ldr	r1, [r7, #20]
 8008c76:	69ba      	ldr	r2, [r7, #24]
 8008c78:	e841 2300 	strex	r3, r2, [r1]
 8008c7c:	613b      	str	r3, [r7, #16]
   return(result);
 8008c7e:	693b      	ldr	r3, [r7, #16]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d1e6      	bne.n	8008c52 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2220      	movs	r2, #32
 8008c88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2200      	movs	r2, #0
 8008c90:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	2200      	movs	r2, #0
 8008c96:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008c98:	bf00      	nop
 8008c9a:	3754      	adds	r7, #84	@ 0x54
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr
 8008ca4:	effffffe 	.word	0xeffffffe

08008ca8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008ca8:	b480      	push	{r7}
 8008caa:	b085      	sub	sp, #20
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d101      	bne.n	8008cbe <HAL_UARTEx_DisableFifoMode+0x16>
 8008cba:	2302      	movs	r3, #2
 8008cbc:	e027      	b.n	8008d0e <HAL_UARTEx_DisableFifoMode+0x66>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	2224      	movs	r2, #36	@ 0x24
 8008cca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	681a      	ldr	r2, [r3, #0]
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f022 0201 	bic.w	r2, r2, #1
 8008ce4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008cec:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	68fa      	ldr	r2, [r7, #12]
 8008cfa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2220      	movs	r2, #32
 8008d00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2200      	movs	r2, #0
 8008d08:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d0c:	2300      	movs	r3, #0
}
 8008d0e:	4618      	mov	r0, r3
 8008d10:	3714      	adds	r7, #20
 8008d12:	46bd      	mov	sp, r7
 8008d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d18:	4770      	bx	lr

08008d1a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d1a:	b580      	push	{r7, lr}
 8008d1c:	b084      	sub	sp, #16
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
 8008d22:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d101      	bne.n	8008d32 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008d2e:	2302      	movs	r3, #2
 8008d30:	e02d      	b.n	8008d8e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2201      	movs	r2, #1
 8008d36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2224      	movs	r2, #36	@ 0x24
 8008d3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681a      	ldr	r2, [r3, #0]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f022 0201 	bic.w	r2, r2, #1
 8008d58:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	689b      	ldr	r3, [r3, #8]
 8008d60:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	683a      	ldr	r2, [r7, #0]
 8008d6a:	430a      	orrs	r2, r1
 8008d6c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 f850 	bl	8008e14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	68fa      	ldr	r2, [r7, #12]
 8008d7a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	2220      	movs	r2, #32
 8008d80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2200      	movs	r2, #0
 8008d88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d8c:	2300      	movs	r3, #0
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3710      	adds	r7, #16
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}

08008d96 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008d96:	b580      	push	{r7, lr}
 8008d98:	b084      	sub	sp, #16
 8008d9a:	af00      	add	r7, sp, #0
 8008d9c:	6078      	str	r0, [r7, #4]
 8008d9e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d101      	bne.n	8008dae <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008daa:	2302      	movs	r3, #2
 8008dac:	e02d      	b.n	8008e0a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2201      	movs	r2, #1
 8008db2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2224      	movs	r2, #36	@ 0x24
 8008dba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	681a      	ldr	r2, [r3, #0]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f022 0201 	bic.w	r2, r2, #1
 8008dd4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	689b      	ldr	r3, [r3, #8]
 8008ddc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	683a      	ldr	r2, [r7, #0]
 8008de6:	430a      	orrs	r2, r1
 8008de8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008dea:	6878      	ldr	r0, [r7, #4]
 8008dec:	f000 f812 	bl	8008e14 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	68fa      	ldr	r2, [r7, #12]
 8008df6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2220      	movs	r2, #32
 8008dfc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2200      	movs	r2, #0
 8008e04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008e08:	2300      	movs	r3, #0
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3710      	adds	r7, #16
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}
	...

08008e14 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008e14:	b480      	push	{r7}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d108      	bne.n	8008e36 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008e34:	e031      	b.n	8008e9a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008e36:	2310      	movs	r3, #16
 8008e38:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008e3a:	2310      	movs	r3, #16
 8008e3c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	689b      	ldr	r3, [r3, #8]
 8008e44:	0e5b      	lsrs	r3, r3, #25
 8008e46:	b2db      	uxtb	r3, r3
 8008e48:	f003 0307 	and.w	r3, r3, #7
 8008e4c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	0f5b      	lsrs	r3, r3, #29
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	f003 0307 	and.w	r3, r3, #7
 8008e5c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e5e:	7bbb      	ldrb	r3, [r7, #14]
 8008e60:	7b3a      	ldrb	r2, [r7, #12]
 8008e62:	4911      	ldr	r1, [pc, #68]	@ (8008ea8 <UARTEx_SetNbDataToProcess+0x94>)
 8008e64:	5c8a      	ldrb	r2, [r1, r2]
 8008e66:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008e6a:	7b3a      	ldrb	r2, [r7, #12]
 8008e6c:	490f      	ldr	r1, [pc, #60]	@ (8008eac <UARTEx_SetNbDataToProcess+0x98>)
 8008e6e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008e70:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e74:	b29a      	uxth	r2, r3
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e7c:	7bfb      	ldrb	r3, [r7, #15]
 8008e7e:	7b7a      	ldrb	r2, [r7, #13]
 8008e80:	4909      	ldr	r1, [pc, #36]	@ (8008ea8 <UARTEx_SetNbDataToProcess+0x94>)
 8008e82:	5c8a      	ldrb	r2, [r1, r2]
 8008e84:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008e88:	7b7a      	ldrb	r2, [r7, #13]
 8008e8a:	4908      	ldr	r1, [pc, #32]	@ (8008eac <UARTEx_SetNbDataToProcess+0x98>)
 8008e8c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008e8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8008e92:	b29a      	uxth	r2, r3
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008e9a:	bf00      	nop
 8008e9c:	3714      	adds	r7, #20
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea4:	4770      	bx	lr
 8008ea6:	bf00      	nop
 8008ea8:	0800a120 	.word	0x0800a120
 8008eac:	0800a128 	.word	0x0800a128

08008eb0 <memset>:
 8008eb0:	4402      	add	r2, r0
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	4293      	cmp	r3, r2
 8008eb6:	d100      	bne.n	8008eba <memset+0xa>
 8008eb8:	4770      	bx	lr
 8008eba:	f803 1b01 	strb.w	r1, [r3], #1
 8008ebe:	e7f9      	b.n	8008eb4 <memset+0x4>

08008ec0 <__libc_init_array>:
 8008ec0:	b570      	push	{r4, r5, r6, lr}
 8008ec2:	4d0d      	ldr	r5, [pc, #52]	@ (8008ef8 <__libc_init_array+0x38>)
 8008ec4:	4c0d      	ldr	r4, [pc, #52]	@ (8008efc <__libc_init_array+0x3c>)
 8008ec6:	1b64      	subs	r4, r4, r5
 8008ec8:	10a4      	asrs	r4, r4, #2
 8008eca:	2600      	movs	r6, #0
 8008ecc:	42a6      	cmp	r6, r4
 8008ece:	d109      	bne.n	8008ee4 <__libc_init_array+0x24>
 8008ed0:	4d0b      	ldr	r5, [pc, #44]	@ (8008f00 <__libc_init_array+0x40>)
 8008ed2:	4c0c      	ldr	r4, [pc, #48]	@ (8008f04 <__libc_init_array+0x44>)
 8008ed4:	f000 f818 	bl	8008f08 <_init>
 8008ed8:	1b64      	subs	r4, r4, r5
 8008eda:	10a4      	asrs	r4, r4, #2
 8008edc:	2600      	movs	r6, #0
 8008ede:	42a6      	cmp	r6, r4
 8008ee0:	d105      	bne.n	8008eee <__libc_init_array+0x2e>
 8008ee2:	bd70      	pop	{r4, r5, r6, pc}
 8008ee4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ee8:	4798      	blx	r3
 8008eea:	3601      	adds	r6, #1
 8008eec:	e7ee      	b.n	8008ecc <__libc_init_array+0xc>
 8008eee:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ef2:	4798      	blx	r3
 8008ef4:	3601      	adds	r6, #1
 8008ef6:	e7f2      	b.n	8008ede <__libc_init_array+0x1e>
 8008ef8:	0800a138 	.word	0x0800a138
 8008efc:	0800a138 	.word	0x0800a138
 8008f00:	0800a138 	.word	0x0800a138
 8008f04:	0800a13c 	.word	0x0800a13c

08008f08 <_init>:
 8008f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f0a:	bf00      	nop
 8008f0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f0e:	bc08      	pop	{r3}
 8008f10:	469e      	mov	lr, r3
 8008f12:	4770      	bx	lr

08008f14 <_fini>:
 8008f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f16:	bf00      	nop
 8008f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f1a:	bc08      	pop	{r3}
 8008f1c:	469e      	mov	lr, r3
 8008f1e:	4770      	bx	lr
