uvmf:
  interfaces:
    OR_out:
      clock: clk
      reset: rst
      reset_assertion_level: 'False'
      config_constraints: []
      config_vars: []
      hdl_typedefs: []
      hvl_typedefs: []
      parameters:
      - name: OR_out_WIDTH
        type: int
        value: '8'
      ports:
      - name: y
        dir: input
        width: OR_out_WIDTH
      response_info:
        data: []
        operation: 1'b0
      transaction_constraints: []
      transaction_vars:
      - name: y
        type: bit [OR_out_WIDTH-1:0]
        iscompare: 'True'
        isrand: 'False'
