{
  "design": {
    "design_info": {
      "boundary_crc": "0x7646C21933B2E32",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "shifter2_0": "",
      "axi4stream_vip_master": "",
      "axi4stream_vip_slave": ""
    },
    "ports": {
      "aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "state_0": {
        "direction": "O",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "shifter2_0": {
        "vlnv": "xilinx.com:user:shifter2:1.0",
        "xci_name": "design_1_shifter2_0_0"
      },
      "axi4stream_vip_master": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "xci_name": "design_1_axi4stream_vip_0_0",
        "parameters": {
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        }
      },
      "axi4stream_vip_slave": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "xci_name": "design_1_axi4stream_vip_1_0",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      }
    },
    "interface_nets": {
      "axi4stream_vip_0_M_AXIS": {
        "interface_ports": [
          "axi4stream_vip_master/M_AXIS",
          "shifter2_0/S00_AXIS"
        ]
      },
      "shifter2_0_M00_AXIS": {
        "interface_ports": [
          "axi4stream_vip_slave/S_AXIS",
          "shifter2_0/M00_AXIS"
        ]
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "axi4stream_vip_master/aclk",
          "shifter2_0/s00_axis_aclk",
          "shifter2_0/m00_axis_aclk",
          "axi4stream_vip_slave/aclk"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "aresetn_0",
          "axi4stream_vip_master/aresetn",
          "shifter2_0/m00_axis_aresetn",
          "shifter2_0/s00_axis_aresetn",
          "axi4stream_vip_slave/aresetn"
        ]
      },
      "shifter2_0_state": {
        "ports": [
          "shifter2_0/state",
          "state_0"
        ]
      }
    }
  }
}