//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-21651430
// Driver 375.39
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_21, texmode_independent
.address_size 64

	// .globl	gpu_memset

.entry gpu_memset(
	.param .u64 .ptr .global .align 16 gpu_memset_param_0,
	.param .u32 gpu_memset_param_1,
	.param .u32 gpu_memset_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<4>;


	ld.param.u64 	%rd1, [gpu_memset_param_0];
	ld.param.u32 	%r2, [gpu_memset_param_1];
	ld.param.u32 	%r3, [gpu_memset_param_2];
	mov.b32	%r4, %envreg3;
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mad.lo.s32 	%r7, %r5, %r6, %r4;
	mov.u32 	%r8, %tid.x;
	add.s32 	%r1, %r7, %r8;
	setp.ge.u32	%p1, %r1, %r3;
	@%p1 bra 	BB0_2;

	mul.wide.u32 	%rd2, %r1, 16;
	add.s64 	%rd3, %rd1, %rd2;
	st.global.v4.u32 	[%rd3], {%r2, %r2, %r2, %r2};

BB0_2:
	ret;
}

	// .globl	m00900_m04
.entry m00900_m04(
	.param .u64 .ptr .global .align 4 m00900_m04_param_0,
	.param .u64 .ptr .global .align 4 m00900_m04_param_1,
	.param .u64 .ptr .global .align 4 m00900_m04_param_2,
	.param .u64 .ptr .global .align 16 m00900_m04_param_3,
	.param .u64 .ptr .global .align 1 m00900_m04_param_4,
	.param .u64 .ptr .global .align 1 m00900_m04_param_5,
	.param .u64 .ptr .global .align 4 m00900_m04_param_6,
	.param .u64 .ptr .global .align 4 m00900_m04_param_7,
	.param .u64 .ptr .global .align 4 m00900_m04_param_8,
	.param .u64 .ptr .global .align 4 m00900_m04_param_9,
	.param .u64 .ptr .global .align 4 m00900_m04_param_10,
	.param .u64 .ptr .global .align 4 m00900_m04_param_11,
	.param .u64 .ptr .global .align 4 m00900_m04_param_12,
	.param .u64 .ptr .global .align 4 m00900_m04_param_13,
	.param .u64 .ptr .global .align 4 m00900_m04_param_14,
	.param .u64 .ptr .global .align 4 m00900_m04_param_15,
	.param .u64 .ptr .global .align 4 m00900_m04_param_16,
	.param .u64 .ptr .global .align 4 m00900_m04_param_17,
	.param .u64 .ptr .global .align 1 m00900_m04_param_18,
	.param .u64 .ptr .global .align 4 m00900_m04_param_19,
	.param .u64 .ptr .global .align 4 m00900_m04_param_20,
	.param .u64 .ptr .global .align 4 m00900_m04_param_21,
	.param .u64 .ptr .global .align 4 m00900_m04_param_22,
	.param .u64 .ptr .global .align 4 m00900_m04_param_23,
	.param .u32 m00900_m04_param_24,
	.param .u32 m00900_m04_param_25,
	.param .u32 m00900_m04_param_26,
	.param .u32 m00900_m04_param_27,
	.param .u32 m00900_m04_param_28,
	.param .u32 m00900_m04_param_29,
	.param .u32 m00900_m04_param_30,
	.param .u32 m00900_m04_param_31,
	.param .u32 m00900_m04_param_32,
	.param .u32 m00900_m04_param_33,
	.param .u32 m00900_m04_param_34
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<1536>;
	.reg .b64 	%rd<120>;


	ld.param.u64 	%rd8, [m00900_m04_param_0];
	ld.param.u64 	%rd10, [m00900_m04_param_6];
	ld.param.u64 	%rd11, [m00900_m04_param_7];
	ld.param.u64 	%rd12, [m00900_m04_param_8];
	ld.param.u64 	%rd13, [m00900_m04_param_9];
	ld.param.u64 	%rd14, [m00900_m04_param_10];
	ld.param.u64 	%rd15, [m00900_m04_param_11];
	ld.param.u64 	%rd16, [m00900_m04_param_12];
	ld.param.u64 	%rd17, [m00900_m04_param_13];
	ld.param.u64 	%rd18, [m00900_m04_param_14];
	ld.param.u64 	%rd19, [m00900_m04_param_15];
	ld.param.u64 	%rd20, [m00900_m04_param_16];
	ld.param.u64 	%rd21, [m00900_m04_param_19];
	ld.param.u32 	%r153, [m00900_m04_param_24];
	ld.param.u32 	%r154, [m00900_m04_param_25];
	ld.param.u32 	%r155, [m00900_m04_param_26];
	ld.param.u32 	%r156, [m00900_m04_param_27];
	ld.param.u32 	%r157, [m00900_m04_param_30];
	ld.param.u32 	%r158, [m00900_m04_param_31];
	ld.param.u32 	%r159, [m00900_m04_param_32];
	ld.param.u32 	%r160, [m00900_m04_param_34];
	mov.b32	%r161, %envreg3;
	mov.u32 	%r162, %ctaid.x;
	mov.u32 	%r163, %ntid.x;
	mad.lo.s32 	%r164, %r162, %r163, %r161;
	mov.u32 	%r165, %tid.x;
	add.s32 	%r1, %r164, %r165;
	setp.ge.u32	%p1, %r1, %r160;
	@%p1 bra 	BB1_103;

	setp.eq.s32	%p2, %r157, 0;
	@%p2 bra 	BB1_103;

	mul.wide.u32 	%rd22, %r1, 80;
	add.s64 	%rd23, %rd8, %rd22;
	ld.global.u32 	%r5, [%rd23];
	ld.global.u32 	%r167, [%rd23+4];
	ld.global.u32 	%r168, [%rd23+8];
	ld.global.u32 	%r169, [%rd23+12];
	ld.global.u32 	%r21, [%rd23+56];
	and.b32  	%r54, %r154, 31;
	and.b32  	%r55, %r155, 31;
	mov.u32 	%r1492, 0;

BB1_3:
	add.s32 	%r1491, %r169, 1859775393;
	add.s32 	%r1490, %r167, 1859775393;
	add.s32 	%r1489, %r168, 1859775393;
	add.s32 	%r1488, %r169, 1518500249;
	add.s32 	%r1487, %r168, 1518500249;
	add.s32 	%r1486, %r167, 1518500249;
	add.s32 	%r1485, %r169, -271733879;
	add.s32 	%r1484, %r168, -1732584194;
	add.s32 	%r1483, %r167, 271733878;
	add.s32 	%r1482, %r21, 1859775393;
	add.s32 	%r1481, %r21, 1518500249;
	ld.param.u64 	%rd119, [m00900_m04_param_3];
	shr.u32 	%r170, %r1492, 2;
	mul.wide.u32 	%rd24, %r170, 16;
	add.s64 	%rd25, %rd119, %rd24;
	ld.global.v4.u32 	{%r171, %r172, %r173, %r174}, [%rd25];
	or.b32  	%r179, %r5, %r174;
	or.b32  	%r180, %r5, %r173;
	or.b32  	%r181, %r5, %r172;
	or.b32  	%r182, %r5, %r171;
	add.s32 	%r183, %r182, -1;
	add.s32 	%r184, %r181, -1;
	add.s32 	%r185, %r180, -1;
	add.s32 	%r186, %r179, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r186, 3;
	shr.b32 	%rhs, %r186, 29;
	add.u32 	%r187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r185, 3;
	shr.b32 	%rhs, %r185, 29;
	add.u32 	%r188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r184, 3;
	shr.b32 	%rhs, %r184, 29;
	add.u32 	%r189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r183, 3;
	shr.b32 	%rhs, %r183, 29;
	add.u32 	%r190, %lhs, %rhs;
	}
	and.b32  	%r191, %r190, 2004318071;
	and.b32  	%r192, %r189, 2004318071;
	and.b32  	%r193, %r188, 2004318071;
	and.b32  	%r194, %r187, 2004318071;
	xor.b32  	%r195, %r194, -1732584194;
	xor.b32  	%r196, %r193, -1732584194;
	xor.b32  	%r197, %r192, -1732584194;
	xor.b32  	%r198, %r191, -1732584194;
	add.s32 	%r199, %r1483, %r198;
	add.s32 	%r200, %r1483, %r197;
	add.s32 	%r201, %r1483, %r196;
	add.s32 	%r202, %r1483, %r195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r202, 7;
	shr.b32 	%rhs, %r202, 25;
	add.u32 	%r203, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r201, 7;
	shr.b32 	%rhs, %r201, 25;
	add.u32 	%r204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r200, 7;
	shr.b32 	%rhs, %r200, 25;
	add.u32 	%r205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r199, 7;
	shr.b32 	%rhs, %r199, 25;
	add.u32 	%r206, %lhs, %rhs;
	}
	xor.b32  	%r207, %r187, -271733879;
	xor.b32  	%r208, %r188, -271733879;
	xor.b32  	%r209, %r189, -271733879;
	xor.b32  	%r210, %r190, -271733879;
	and.b32  	%r211, %r210, %r206;
	and.b32  	%r212, %r209, %r205;
	and.b32  	%r213, %r208, %r204;
	and.b32  	%r214, %r207, %r203;
	xor.b32  	%r215, %r214, -271733879;
	xor.b32  	%r216, %r213, -271733879;
	xor.b32  	%r217, %r212, -271733879;
	xor.b32  	%r218, %r211, -271733879;
	add.s32 	%r219, %r1484, %r218;
	add.s32 	%r220, %r1484, %r217;
	add.s32 	%r221, %r1484, %r216;
	add.s32 	%r222, %r1484, %r215;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 11;
	shr.b32 	%rhs, %r222, 21;
	add.u32 	%r223, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r221, 11;
	shr.b32 	%rhs, %r221, 21;
	add.u32 	%r224, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r220, 11;
	shr.b32 	%rhs, %r220, 21;
	add.u32 	%r225, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r219, 11;
	shr.b32 	%rhs, %r219, 21;
	add.u32 	%r226, %lhs, %rhs;
	}
	xor.b32  	%r227, %r187, %r203;
	xor.b32  	%r228, %r188, %r204;
	xor.b32  	%r229, %r189, %r205;
	xor.b32  	%r230, %r190, %r206;
	and.b32  	%r231, %r230, %r226;
	and.b32  	%r232, %r229, %r225;
	and.b32  	%r233, %r228, %r224;
	and.b32  	%r234, %r227, %r223;
	xor.b32  	%r235, %r234, %r187;
	xor.b32  	%r236, %r233, %r188;
	xor.b32  	%r237, %r232, %r189;
	xor.b32  	%r238, %r231, %r190;
	add.s32 	%r239, %r1485, %r238;
	add.s32 	%r240, %r1485, %r237;
	add.s32 	%r241, %r1485, %r236;
	add.s32 	%r242, %r1485, %r235;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r242, 19;
	shr.b32 	%rhs, %r242, 13;
	add.u32 	%r243, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r241, 19;
	shr.b32 	%rhs, %r241, 13;
	add.u32 	%r244, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r240, 19;
	shr.b32 	%rhs, %r240, 13;
	add.u32 	%r245, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r239, 19;
	shr.b32 	%rhs, %r239, 13;
	add.u32 	%r246, %lhs, %rhs;
	}
	xor.b32  	%r247, %r203, %r223;
	xor.b32  	%r248, %r204, %r224;
	xor.b32  	%r249, %r205, %r225;
	xor.b32  	%r250, %r206, %r226;
	and.b32  	%r251, %r250, %r246;
	and.b32  	%r252, %r249, %r245;
	and.b32  	%r253, %r248, %r244;
	and.b32  	%r254, %r247, %r243;
	xor.b32  	%r255, %r254, %r203;
	xor.b32  	%r256, %r253, %r204;
	xor.b32  	%r257, %r252, %r205;
	xor.b32  	%r258, %r251, %r206;
	add.s32 	%r259, %r190, %r258;
	add.s32 	%r260, %r189, %r257;
	add.s32 	%r261, %r188, %r256;
	add.s32 	%r262, %r187, %r255;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r262, 3;
	shr.b32 	%rhs, %r262, 29;
	add.u32 	%r263, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r261, 3;
	shr.b32 	%rhs, %r261, 29;
	add.u32 	%r264, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r260, 3;
	shr.b32 	%rhs, %r260, 29;
	add.u32 	%r265, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r259, 3;
	shr.b32 	%rhs, %r259, 29;
	add.u32 	%r266, %lhs, %rhs;
	}
	xor.b32  	%r267, %r223, %r243;
	xor.b32  	%r268, %r224, %r244;
	xor.b32  	%r269, %r225, %r245;
	xor.b32  	%r270, %r226, %r246;
	and.b32  	%r271, %r270, %r266;
	and.b32  	%r272, %r269, %r265;
	and.b32  	%r273, %r268, %r264;
	and.b32  	%r274, %r267, %r263;
	xor.b32  	%r275, %r274, %r223;
	xor.b32  	%r276, %r273, %r224;
	xor.b32  	%r277, %r272, %r225;
	xor.b32  	%r278, %r271, %r226;
	add.s32 	%r279, %r206, %r278;
	add.s32 	%r280, %r205, %r277;
	add.s32 	%r281, %r204, %r276;
	add.s32 	%r282, %r203, %r275;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r282, 7;
	shr.b32 	%rhs, %r282, 25;
	add.u32 	%r283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r281, 7;
	shr.b32 	%rhs, %r281, 25;
	add.u32 	%r284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 7;
	shr.b32 	%rhs, %r280, 25;
	add.u32 	%r285, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 7;
	shr.b32 	%rhs, %r279, 25;
	add.u32 	%r286, %lhs, %rhs;
	}
	xor.b32  	%r287, %r243, %r263;
	xor.b32  	%r288, %r244, %r264;
	xor.b32  	%r289, %r245, %r265;
	xor.b32  	%r290, %r246, %r266;
	and.b32  	%r291, %r290, %r286;
	and.b32  	%r292, %r289, %r285;
	and.b32  	%r293, %r288, %r284;
	and.b32  	%r294, %r287, %r283;
	xor.b32  	%r295, %r294, %r243;
	xor.b32  	%r296, %r293, %r244;
	xor.b32  	%r297, %r292, %r245;
	xor.b32  	%r298, %r291, %r246;
	add.s32 	%r299, %r226, %r298;
	add.s32 	%r300, %r225, %r297;
	add.s32 	%r301, %r224, %r296;
	add.s32 	%r302, %r223, %r295;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r302, 11;
	shr.b32 	%rhs, %r302, 21;
	add.u32 	%r303, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r301, 11;
	shr.b32 	%rhs, %r301, 21;
	add.u32 	%r304, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 11;
	shr.b32 	%rhs, %r300, 21;
	add.u32 	%r305, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r299, 11;
	shr.b32 	%rhs, %r299, 21;
	add.u32 	%r306, %lhs, %rhs;
	}
	xor.b32  	%r307, %r263, %r283;
	xor.b32  	%r308, %r264, %r284;
	xor.b32  	%r309, %r265, %r285;
	xor.b32  	%r310, %r266, %r286;
	and.b32  	%r311, %r310, %r306;
	and.b32  	%r312, %r309, %r305;
	and.b32  	%r313, %r308, %r304;
	and.b32  	%r314, %r307, %r303;
	xor.b32  	%r315, %r314, %r263;
	xor.b32  	%r316, %r313, %r264;
	xor.b32  	%r317, %r312, %r265;
	xor.b32  	%r318, %r311, %r266;
	add.s32 	%r319, %r246, %r318;
	add.s32 	%r320, %r245, %r317;
	add.s32 	%r321, %r244, %r316;
	add.s32 	%r322, %r243, %r315;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r322, 19;
	shr.b32 	%rhs, %r322, 13;
	add.u32 	%r323, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r321, 19;
	shr.b32 	%rhs, %r321, 13;
	add.u32 	%r324, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r320, 19;
	shr.b32 	%rhs, %r320, 13;
	add.u32 	%r325, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 19;
	shr.b32 	%rhs, %r319, 13;
	add.u32 	%r326, %lhs, %rhs;
	}
	xor.b32  	%r327, %r283, %r303;
	xor.b32  	%r328, %r284, %r304;
	xor.b32  	%r329, %r285, %r305;
	xor.b32  	%r330, %r286, %r306;
	and.b32  	%r331, %r330, %r326;
	and.b32  	%r332, %r329, %r325;
	and.b32  	%r333, %r328, %r324;
	and.b32  	%r334, %r327, %r323;
	xor.b32  	%r335, %r334, %r283;
	xor.b32  	%r336, %r333, %r284;
	xor.b32  	%r337, %r332, %r285;
	xor.b32  	%r338, %r331, %r286;
	add.s32 	%r339, %r266, %r338;
	add.s32 	%r340, %r265, %r337;
	add.s32 	%r341, %r264, %r336;
	add.s32 	%r342, %r263, %r335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r342, 3;
	shr.b32 	%rhs, %r342, 29;
	add.u32 	%r343, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r341, 3;
	shr.b32 	%rhs, %r341, 29;
	add.u32 	%r344, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r340, 3;
	shr.b32 	%rhs, %r340, 29;
	add.u32 	%r345, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r339, 3;
	shr.b32 	%rhs, %r339, 29;
	add.u32 	%r346, %lhs, %rhs;
	}
	xor.b32  	%r347, %r303, %r323;
	xor.b32  	%r348, %r304, %r324;
	xor.b32  	%r349, %r305, %r325;
	xor.b32  	%r350, %r306, %r326;
	and.b32  	%r351, %r350, %r346;
	and.b32  	%r352, %r349, %r345;
	and.b32  	%r353, %r348, %r344;
	and.b32  	%r354, %r347, %r343;
	xor.b32  	%r355, %r354, %r303;
	xor.b32  	%r356, %r353, %r304;
	xor.b32  	%r357, %r352, %r305;
	xor.b32  	%r358, %r351, %r306;
	add.s32 	%r359, %r286, %r358;
	add.s32 	%r360, %r285, %r357;
	add.s32 	%r361, %r284, %r356;
	add.s32 	%r362, %r283, %r355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 7;
	shr.b32 	%rhs, %r362, 25;
	add.u32 	%r363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 7;
	shr.b32 	%rhs, %r361, 25;
	add.u32 	%r364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 7;
	shr.b32 	%rhs, %r360, 25;
	add.u32 	%r365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 7;
	shr.b32 	%rhs, %r359, 25;
	add.u32 	%r366, %lhs, %rhs;
	}
	xor.b32  	%r367, %r323, %r343;
	xor.b32  	%r368, %r324, %r344;
	xor.b32  	%r369, %r325, %r345;
	xor.b32  	%r370, %r326, %r346;
	and.b32  	%r371, %r370, %r366;
	and.b32  	%r372, %r369, %r365;
	and.b32  	%r373, %r368, %r364;
	and.b32  	%r374, %r367, %r363;
	xor.b32  	%r375, %r374, %r323;
	xor.b32  	%r376, %r373, %r324;
	xor.b32  	%r377, %r372, %r325;
	xor.b32  	%r378, %r371, %r326;
	add.s32 	%r379, %r306, %r378;
	add.s32 	%r380, %r305, %r377;
	add.s32 	%r381, %r304, %r376;
	add.s32 	%r382, %r303, %r375;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r382, 11;
	shr.b32 	%rhs, %r382, 21;
	add.u32 	%r383, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r381, 11;
	shr.b32 	%rhs, %r381, 21;
	add.u32 	%r384, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r380, 11;
	shr.b32 	%rhs, %r380, 21;
	add.u32 	%r385, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r379, 11;
	shr.b32 	%rhs, %r379, 21;
	add.u32 	%r386, %lhs, %rhs;
	}
	xor.b32  	%r387, %r343, %r363;
	xor.b32  	%r388, %r344, %r364;
	xor.b32  	%r389, %r345, %r365;
	xor.b32  	%r390, %r346, %r366;
	and.b32  	%r391, %r390, %r386;
	and.b32  	%r392, %r389, %r385;
	and.b32  	%r393, %r388, %r384;
	and.b32  	%r394, %r387, %r383;
	xor.b32  	%r395, %r394, %r343;
	xor.b32  	%r396, %r393, %r344;
	xor.b32  	%r397, %r392, %r345;
	xor.b32  	%r398, %r391, %r346;
	add.s32 	%r399, %r326, %r398;
	add.s32 	%r400, %r325, %r397;
	add.s32 	%r401, %r324, %r396;
	add.s32 	%r402, %r323, %r395;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r402, 19;
	shr.b32 	%rhs, %r402, 13;
	add.u32 	%r403, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r401, 19;
	shr.b32 	%rhs, %r401, 13;
	add.u32 	%r404, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r400, 19;
	shr.b32 	%rhs, %r400, 13;
	add.u32 	%r405, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r399, 19;
	shr.b32 	%rhs, %r399, 13;
	add.u32 	%r406, %lhs, %rhs;
	}
	xor.b32  	%r407, %r363, %r383;
	xor.b32  	%r408, %r364, %r384;
	xor.b32  	%r409, %r365, %r385;
	xor.b32  	%r410, %r366, %r386;
	and.b32  	%r411, %r410, %r406;
	and.b32  	%r412, %r409, %r405;
	and.b32  	%r413, %r408, %r404;
	and.b32  	%r414, %r407, %r403;
	xor.b32  	%r415, %r414, %r363;
	xor.b32  	%r416, %r413, %r364;
	xor.b32  	%r417, %r412, %r365;
	xor.b32  	%r418, %r411, %r366;
	add.s32 	%r419, %r346, %r418;
	add.s32 	%r420, %r345, %r417;
	add.s32 	%r421, %r344, %r416;
	add.s32 	%r422, %r343, %r415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 3;
	shr.b32 	%rhs, %r422, 29;
	add.u32 	%r423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 3;
	shr.b32 	%rhs, %r421, 29;
	add.u32 	%r424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 3;
	shr.b32 	%rhs, %r420, 29;
	add.u32 	%r425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r419, 3;
	shr.b32 	%rhs, %r419, 29;
	add.u32 	%r426, %lhs, %rhs;
	}
	xor.b32  	%r427, %r383, %r403;
	xor.b32  	%r428, %r384, %r404;
	xor.b32  	%r429, %r385, %r405;
	xor.b32  	%r430, %r386, %r406;
	and.b32  	%r431, %r430, %r426;
	and.b32  	%r432, %r429, %r425;
	and.b32  	%r433, %r428, %r424;
	and.b32  	%r434, %r427, %r423;
	xor.b32  	%r435, %r434, %r383;
	xor.b32  	%r436, %r433, %r384;
	xor.b32  	%r437, %r432, %r385;
	xor.b32  	%r438, %r431, %r386;
	add.s32 	%r439, %r366, %r438;
	add.s32 	%r440, %r365, %r437;
	add.s32 	%r441, %r364, %r436;
	add.s32 	%r442, %r363, %r435;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 7;
	shr.b32 	%rhs, %r442, 25;
	add.u32 	%r443, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 7;
	shr.b32 	%rhs, %r441, 25;
	add.u32 	%r444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 7;
	shr.b32 	%rhs, %r440, 25;
	add.u32 	%r445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r439, 7;
	shr.b32 	%rhs, %r439, 25;
	add.u32 	%r446, %lhs, %rhs;
	}
	add.s32 	%r447, %r383, %r21;
	add.s32 	%r448, %r384, %r21;
	add.s32 	%r449, %r385, %r21;
	add.s32 	%r450, %r386, %r21;
	xor.b32  	%r451, %r403, %r423;
	xor.b32  	%r452, %r404, %r424;
	xor.b32  	%r453, %r405, %r425;
	xor.b32  	%r454, %r406, %r426;
	and.b32  	%r455, %r454, %r446;
	and.b32  	%r456, %r453, %r445;
	and.b32  	%r457, %r452, %r444;
	and.b32  	%r458, %r451, %r443;
	xor.b32  	%r459, %r458, %r403;
	xor.b32  	%r460, %r457, %r404;
	xor.b32  	%r461, %r456, %r405;
	xor.b32  	%r462, %r455, %r406;
	add.s32 	%r463, %r450, %r462;
	add.s32 	%r464, %r449, %r461;
	add.s32 	%r465, %r448, %r460;
	add.s32 	%r466, %r447, %r459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 11;
	shr.b32 	%rhs, %r466, 21;
	add.u32 	%r467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 11;
	shr.b32 	%rhs, %r465, 21;
	add.u32 	%r468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 11;
	shr.b32 	%rhs, %r464, 21;
	add.u32 	%r469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 11;
	shr.b32 	%rhs, %r463, 21;
	add.u32 	%r470, %lhs, %rhs;
	}
	xor.b32  	%r471, %r423, %r443;
	xor.b32  	%r472, %r424, %r444;
	xor.b32  	%r473, %r425, %r445;
	xor.b32  	%r474, %r426, %r446;
	and.b32  	%r475, %r474, %r470;
	and.b32  	%r476, %r473, %r469;
	and.b32  	%r477, %r472, %r468;
	and.b32  	%r478, %r471, %r467;
	xor.b32  	%r479, %r478, %r423;
	xor.b32  	%r480, %r477, %r424;
	xor.b32  	%r481, %r476, %r425;
	xor.b32  	%r482, %r475, %r426;
	add.s32 	%r483, %r406, %r482;
	add.s32 	%r484, %r405, %r481;
	add.s32 	%r485, %r404, %r480;
	add.s32 	%r486, %r403, %r479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 19;
	shr.b32 	%rhs, %r483, 13;
	add.u32 	%r487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 19;
	shr.b32 	%rhs, %r484, 13;
	add.u32 	%r488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 19;
	shr.b32 	%rhs, %r485, 13;
	add.u32 	%r489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 19;
	shr.b32 	%rhs, %r486, 13;
	add.u32 	%r490, %lhs, %rhs;
	}
	add.s32 	%r491, %r426, %r182;
	add.s32 	%r492, %r425, %r181;
	add.s32 	%r493, %r424, %r180;
	add.s32 	%r494, %r423, %r179;
	xor.b32  	%r495, %r490, %r443;
	xor.b32  	%r496, %r490, %r467;
	and.b32  	%r497, %r496, %r495;
	xor.b32  	%r498, %r497, %r490;
	add.s32 	%r499, %r494, %r498;
	xor.b32  	%r500, %r489, %r444;
	xor.b32  	%r501, %r489, %r468;
	and.b32  	%r502, %r501, %r500;
	xor.b32  	%r503, %r502, %r489;
	add.s32 	%r504, %r493, %r503;
	xor.b32  	%r505, %r488, %r445;
	xor.b32  	%r506, %r488, %r469;
	and.b32  	%r507, %r506, %r505;
	xor.b32  	%r508, %r507, %r488;
	add.s32 	%r509, %r492, %r508;
	xor.b32  	%r510, %r487, %r446;
	xor.b32  	%r511, %r487, %r470;
	and.b32  	%r512, %r511, %r510;
	xor.b32  	%r513, %r512, %r487;
	add.s32 	%r514, %r491, %r513;
	add.s32 	%r515, %r514, 1518500249;
	add.s32 	%r516, %r509, 1518500249;
	add.s32 	%r517, %r504, 1518500249;
	add.s32 	%r518, %r499, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 3;
	shr.b32 	%rhs, %r515, 29;
	add.u32 	%r519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 3;
	shr.b32 	%rhs, %r516, 29;
	add.u32 	%r520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 3;
	shr.b32 	%rhs, %r517, 29;
	add.u32 	%r521, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 3;
	shr.b32 	%rhs, %r518, 29;
	add.u32 	%r522, %lhs, %rhs;
	}
	xor.b32  	%r523, %r522, %r467;
	xor.b32  	%r524, %r522, %r490;
	and.b32  	%r525, %r524, %r523;
	xor.b32  	%r526, %r525, %r522;
	add.s32 	%r527, %r443, %r526;
	xor.b32  	%r528, %r521, %r468;
	xor.b32  	%r529, %r521, %r489;
	and.b32  	%r530, %r529, %r528;
	xor.b32  	%r531, %r530, %r521;
	add.s32 	%r532, %r444, %r531;
	xor.b32  	%r533, %r520, %r469;
	xor.b32  	%r534, %r520, %r488;
	and.b32  	%r535, %r534, %r533;
	xor.b32  	%r536, %r535, %r520;
	add.s32 	%r537, %r445, %r536;
	xor.b32  	%r538, %r519, %r470;
	xor.b32  	%r539, %r519, %r487;
	and.b32  	%r540, %r539, %r538;
	xor.b32  	%r541, %r540, %r519;
	add.s32 	%r542, %r446, %r541;
	add.s32 	%r543, %r542, 1518500249;
	add.s32 	%r544, %r537, 1518500249;
	add.s32 	%r545, %r532, 1518500249;
	add.s32 	%r546, %r527, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 5;
	shr.b32 	%rhs, %r543, 27;
	add.u32 	%r547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 5;
	shr.b32 	%rhs, %r544, 27;
	add.u32 	%r548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 5;
	shr.b32 	%rhs, %r545, 27;
	add.u32 	%r549, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r546, 5;
	shr.b32 	%rhs, %r546, 27;
	add.u32 	%r550, %lhs, %rhs;
	}
	xor.b32  	%r551, %r550, %r490;
	xor.b32  	%r552, %r550, %r522;
	and.b32  	%r553, %r552, %r551;
	xor.b32  	%r554, %r553, %r550;
	add.s32 	%r555, %r467, %r554;
	xor.b32  	%r556, %r549, %r489;
	xor.b32  	%r557, %r549, %r521;
	and.b32  	%r558, %r557, %r556;
	xor.b32  	%r559, %r558, %r549;
	add.s32 	%r560, %r468, %r559;
	xor.b32  	%r561, %r548, %r488;
	xor.b32  	%r562, %r548, %r520;
	and.b32  	%r563, %r562, %r561;
	xor.b32  	%r564, %r563, %r548;
	add.s32 	%r565, %r469, %r564;
	xor.b32  	%r566, %r547, %r487;
	xor.b32  	%r567, %r547, %r519;
	and.b32  	%r568, %r567, %r566;
	xor.b32  	%r569, %r568, %r547;
	add.s32 	%r570, %r470, %r569;
	add.s32 	%r571, %r570, 1518500249;
	add.s32 	%r572, %r565, 1518500249;
	add.s32 	%r573, %r560, 1518500249;
	add.s32 	%r574, %r555, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r571, 9;
	shr.b32 	%rhs, %r571, 23;
	add.u32 	%r575, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r572, 9;
	shr.b32 	%rhs, %r572, 23;
	add.u32 	%r576, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r573, 9;
	shr.b32 	%rhs, %r573, 23;
	add.u32 	%r577, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r574, 9;
	shr.b32 	%rhs, %r574, 23;
	add.u32 	%r578, %lhs, %rhs;
	}
	xor.b32  	%r579, %r578, %r522;
	xor.b32  	%r580, %r578, %r550;
	and.b32  	%r581, %r580, %r579;
	xor.b32  	%r582, %r581, %r578;
	add.s32 	%r583, %r490, %r582;
	xor.b32  	%r584, %r577, %r521;
	xor.b32  	%r585, %r577, %r549;
	and.b32  	%r586, %r585, %r584;
	xor.b32  	%r587, %r586, %r577;
	add.s32 	%r588, %r489, %r587;
	xor.b32  	%r589, %r576, %r520;
	xor.b32  	%r590, %r576, %r548;
	and.b32  	%r591, %r590, %r589;
	xor.b32  	%r592, %r591, %r576;
	add.s32 	%r593, %r488, %r592;
	xor.b32  	%r594, %r575, %r519;
	xor.b32  	%r595, %r575, %r547;
	and.b32  	%r596, %r595, %r594;
	xor.b32  	%r597, %r596, %r575;
	add.s32 	%r598, %r487, %r597;
	add.s32 	%r599, %r598, 1518500249;
	add.s32 	%r600, %r593, 1518500249;
	add.s32 	%r601, %r588, 1518500249;
	add.s32 	%r602, %r583, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r599, 13;
	shr.b32 	%rhs, %r599, 19;
	add.u32 	%r603, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 13;
	shr.b32 	%rhs, %r600, 19;
	add.u32 	%r604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 13;
	shr.b32 	%rhs, %r601, 19;
	add.u32 	%r605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 13;
	shr.b32 	%rhs, %r602, 19;
	add.u32 	%r606, %lhs, %rhs;
	}
	add.s32 	%r607, %r522, %r1486;
	add.s32 	%r608, %r521, %r1486;
	add.s32 	%r609, %r520, %r1486;
	add.s32 	%r610, %r519, %r1486;
	xor.b32  	%r611, %r606, %r550;
	xor.b32  	%r612, %r605, %r549;
	xor.b32  	%r613, %r604, %r548;
	xor.b32  	%r614, %r603, %r547;
	xor.b32  	%r615, %r606, %r578;
	xor.b32  	%r616, %r605, %r577;
	xor.b32  	%r617, %r604, %r576;
	xor.b32  	%r618, %r603, %r575;
	and.b32  	%r619, %r618, %r614;
	and.b32  	%r620, %r617, %r613;
	and.b32  	%r621, %r616, %r612;
	and.b32  	%r622, %r615, %r611;
	xor.b32  	%r623, %r622, %r606;
	xor.b32  	%r624, %r621, %r605;
	xor.b32  	%r625, %r620, %r604;
	xor.b32  	%r626, %r619, %r603;
	add.s32 	%r627, %r610, %r626;
	add.s32 	%r628, %r609, %r625;
	add.s32 	%r629, %r608, %r624;
	add.s32 	%r630, %r607, %r623;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 3;
	shr.b32 	%rhs, %r627, 29;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r628, 3;
	shr.b32 	%rhs, %r628, 29;
	add.u32 	%r632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r629, 3;
	shr.b32 	%rhs, %r629, 29;
	add.u32 	%r633, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r630, 3;
	shr.b32 	%rhs, %r630, 29;
	add.u32 	%r634, %lhs, %rhs;
	}
	xor.b32  	%r635, %r634, %r578;
	xor.b32  	%r636, %r634, %r606;
	and.b32  	%r637, %r636, %r635;
	xor.b32  	%r638, %r637, %r634;
	add.s32 	%r639, %r550, %r638;
	xor.b32  	%r640, %r633, %r577;
	xor.b32  	%r641, %r633, %r605;
	and.b32  	%r642, %r641, %r640;
	xor.b32  	%r643, %r642, %r633;
	add.s32 	%r644, %r549, %r643;
	xor.b32  	%r645, %r632, %r576;
	xor.b32  	%r646, %r632, %r604;
	and.b32  	%r647, %r646, %r645;
	xor.b32  	%r648, %r647, %r632;
	add.s32 	%r649, %r548, %r648;
	xor.b32  	%r650, %r631, %r575;
	xor.b32  	%r651, %r631, %r603;
	and.b32  	%r652, %r651, %r650;
	xor.b32  	%r653, %r652, %r631;
	add.s32 	%r654, %r547, %r653;
	add.s32 	%r655, %r654, 1518500249;
	add.s32 	%r656, %r649, 1518500249;
	add.s32 	%r657, %r644, 1518500249;
	add.s32 	%r658, %r639, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r655, 5;
	shr.b32 	%rhs, %r655, 27;
	add.u32 	%r659, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r656, 5;
	shr.b32 	%rhs, %r656, 27;
	add.u32 	%r660, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r657, 5;
	shr.b32 	%rhs, %r657, 27;
	add.u32 	%r661, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r658, 5;
	shr.b32 	%rhs, %r658, 27;
	add.u32 	%r662, %lhs, %rhs;
	}
	xor.b32  	%r663, %r662, %r606;
	xor.b32  	%r664, %r662, %r634;
	and.b32  	%r665, %r664, %r663;
	xor.b32  	%r666, %r665, %r662;
	add.s32 	%r667, %r578, %r666;
	xor.b32  	%r668, %r661, %r605;
	xor.b32  	%r669, %r661, %r633;
	and.b32  	%r670, %r669, %r668;
	xor.b32  	%r671, %r670, %r661;
	add.s32 	%r672, %r577, %r671;
	xor.b32  	%r673, %r660, %r604;
	xor.b32  	%r674, %r660, %r632;
	and.b32  	%r675, %r674, %r673;
	xor.b32  	%r676, %r675, %r660;
	add.s32 	%r677, %r576, %r676;
	xor.b32  	%r678, %r659, %r603;
	xor.b32  	%r679, %r659, %r631;
	and.b32  	%r680, %r679, %r678;
	xor.b32  	%r681, %r680, %r659;
	add.s32 	%r682, %r575, %r681;
	add.s32 	%r683, %r682, 1518500249;
	add.s32 	%r684, %r677, 1518500249;
	add.s32 	%r685, %r672, 1518500249;
	add.s32 	%r686, %r667, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r683, 9;
	shr.b32 	%rhs, %r683, 23;
	add.u32 	%r687, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r684, 9;
	shr.b32 	%rhs, %r684, 23;
	add.u32 	%r688, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r685, 9;
	shr.b32 	%rhs, %r685, 23;
	add.u32 	%r689, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r686, 9;
	shr.b32 	%rhs, %r686, 23;
	add.u32 	%r690, %lhs, %rhs;
	}
	xor.b32  	%r691, %r690, %r634;
	xor.b32  	%r692, %r690, %r662;
	and.b32  	%r693, %r692, %r691;
	xor.b32  	%r694, %r693, %r690;
	add.s32 	%r695, %r606, %r694;
	xor.b32  	%r696, %r689, %r633;
	xor.b32  	%r697, %r689, %r661;
	and.b32  	%r698, %r697, %r696;
	xor.b32  	%r699, %r698, %r689;
	add.s32 	%r700, %r605, %r699;
	xor.b32  	%r701, %r688, %r632;
	xor.b32  	%r702, %r688, %r660;
	and.b32  	%r703, %r702, %r701;
	xor.b32  	%r704, %r703, %r688;
	add.s32 	%r705, %r604, %r704;
	xor.b32  	%r706, %r687, %r631;
	xor.b32  	%r707, %r687, %r659;
	and.b32  	%r708, %r707, %r706;
	xor.b32  	%r709, %r708, %r687;
	add.s32 	%r710, %r603, %r709;
	add.s32 	%r711, %r710, 1518500249;
	add.s32 	%r712, %r705, 1518500249;
	add.s32 	%r713, %r700, 1518500249;
	add.s32 	%r714, %r695, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r711, 13;
	shr.b32 	%rhs, %r711, 19;
	add.u32 	%r715, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r712, 13;
	shr.b32 	%rhs, %r712, 19;
	add.u32 	%r716, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r713, 13;
	shr.b32 	%rhs, %r713, 19;
	add.u32 	%r717, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r714, 13;
	shr.b32 	%rhs, %r714, 19;
	add.u32 	%r718, %lhs, %rhs;
	}
	add.s32 	%r719, %r634, %r1487;
	add.s32 	%r720, %r633, %r1487;
	add.s32 	%r721, %r632, %r1487;
	add.s32 	%r722, %r631, %r1487;
	xor.b32  	%r723, %r718, %r662;
	xor.b32  	%r724, %r717, %r661;
	xor.b32  	%r725, %r716, %r660;
	xor.b32  	%r726, %r715, %r659;
	xor.b32  	%r727, %r718, %r690;
	xor.b32  	%r728, %r717, %r689;
	xor.b32  	%r729, %r716, %r688;
	xor.b32  	%r730, %r715, %r687;
	and.b32  	%r731, %r730, %r726;
	and.b32  	%r732, %r729, %r725;
	and.b32  	%r733, %r728, %r724;
	and.b32  	%r734, %r727, %r723;
	xor.b32  	%r735, %r734, %r718;
	xor.b32  	%r736, %r733, %r717;
	xor.b32  	%r737, %r732, %r716;
	xor.b32  	%r738, %r731, %r715;
	add.s32 	%r739, %r722, %r738;
	add.s32 	%r740, %r721, %r737;
	add.s32 	%r741, %r720, %r736;
	add.s32 	%r742, %r719, %r735;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r739, 3;
	shr.b32 	%rhs, %r739, 29;
	add.u32 	%r743, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r740, 3;
	shr.b32 	%rhs, %r740, 29;
	add.u32 	%r744, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r741, 3;
	shr.b32 	%rhs, %r741, 29;
	add.u32 	%r745, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r742, 3;
	shr.b32 	%rhs, %r742, 29;
	add.u32 	%r746, %lhs, %rhs;
	}
	xor.b32  	%r747, %r746, %r690;
	xor.b32  	%r748, %r746, %r718;
	and.b32  	%r749, %r748, %r747;
	xor.b32  	%r750, %r749, %r746;
	add.s32 	%r751, %r662, %r750;
	xor.b32  	%r752, %r745, %r689;
	xor.b32  	%r753, %r745, %r717;
	and.b32  	%r754, %r753, %r752;
	xor.b32  	%r755, %r754, %r745;
	add.s32 	%r756, %r661, %r755;
	xor.b32  	%r757, %r744, %r688;
	xor.b32  	%r758, %r744, %r716;
	and.b32  	%r759, %r758, %r757;
	xor.b32  	%r760, %r759, %r744;
	add.s32 	%r761, %r660, %r760;
	xor.b32  	%r762, %r743, %r687;
	xor.b32  	%r763, %r743, %r715;
	and.b32  	%r764, %r763, %r762;
	xor.b32  	%r765, %r764, %r743;
	add.s32 	%r766, %r659, %r765;
	add.s32 	%r767, %r766, 1518500249;
	add.s32 	%r768, %r761, 1518500249;
	add.s32 	%r769, %r756, 1518500249;
	add.s32 	%r770, %r751, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r767, 5;
	shr.b32 	%rhs, %r767, 27;
	add.u32 	%r771, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 5;
	shr.b32 	%rhs, %r768, 27;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r769, 5;
	shr.b32 	%rhs, %r769, 27;
	add.u32 	%r773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 5;
	shr.b32 	%rhs, %r770, 27;
	add.u32 	%r774, %lhs, %rhs;
	}
	xor.b32  	%r775, %r774, %r718;
	xor.b32  	%r776, %r774, %r746;
	and.b32  	%r777, %r776, %r775;
	xor.b32  	%r778, %r777, %r774;
	add.s32 	%r779, %r690, %r778;
	xor.b32  	%r780, %r773, %r717;
	xor.b32  	%r781, %r773, %r745;
	and.b32  	%r782, %r781, %r780;
	xor.b32  	%r783, %r782, %r773;
	add.s32 	%r784, %r689, %r783;
	xor.b32  	%r785, %r772, %r716;
	xor.b32  	%r786, %r772, %r744;
	and.b32  	%r787, %r786, %r785;
	xor.b32  	%r788, %r787, %r772;
	add.s32 	%r789, %r688, %r788;
	xor.b32  	%r790, %r771, %r715;
	xor.b32  	%r791, %r771, %r743;
	and.b32  	%r792, %r791, %r790;
	xor.b32  	%r793, %r792, %r771;
	add.s32 	%r794, %r687, %r793;
	add.s32 	%r795, %r794, 1518500249;
	add.s32 	%r796, %r789, 1518500249;
	add.s32 	%r797, %r784, 1518500249;
	add.s32 	%r798, %r779, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r795, 9;
	shr.b32 	%rhs, %r795, 23;
	add.u32 	%r799, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r796, 9;
	shr.b32 	%rhs, %r796, 23;
	add.u32 	%r800, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r797, 9;
	shr.b32 	%rhs, %r797, 23;
	add.u32 	%r801, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r798, 9;
	shr.b32 	%rhs, %r798, 23;
	add.u32 	%r802, %lhs, %rhs;
	}
	add.s32 	%r803, %r718, %r1481;
	add.s32 	%r804, %r717, %r1481;
	add.s32 	%r805, %r716, %r1481;
	add.s32 	%r806, %r715, %r1481;
	xor.b32  	%r807, %r802, %r746;
	xor.b32  	%r808, %r801, %r745;
	xor.b32  	%r809, %r800, %r744;
	xor.b32  	%r810, %r799, %r743;
	xor.b32  	%r811, %r802, %r774;
	xor.b32  	%r812, %r801, %r773;
	xor.b32  	%r813, %r800, %r772;
	xor.b32  	%r814, %r799, %r771;
	and.b32  	%r815, %r814, %r810;
	and.b32  	%r816, %r813, %r809;
	and.b32  	%r817, %r812, %r808;
	and.b32  	%r818, %r811, %r807;
	xor.b32  	%r819, %r818, %r802;
	xor.b32  	%r820, %r817, %r801;
	xor.b32  	%r821, %r816, %r800;
	xor.b32  	%r822, %r815, %r799;
	add.s32 	%r823, %r806, %r822;
	add.s32 	%r824, %r805, %r821;
	add.s32 	%r825, %r804, %r820;
	add.s32 	%r826, %r803, %r819;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r823, 13;
	shr.b32 	%rhs, %r823, 19;
	add.u32 	%r827, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r824, 13;
	shr.b32 	%rhs, %r824, 19;
	add.u32 	%r828, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r825, 13;
	shr.b32 	%rhs, %r825, 19;
	add.u32 	%r829, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r826, 13;
	shr.b32 	%rhs, %r826, 19;
	add.u32 	%r830, %lhs, %rhs;
	}
	add.s32 	%r831, %r746, %r1488;
	add.s32 	%r832, %r745, %r1488;
	add.s32 	%r833, %r744, %r1488;
	add.s32 	%r834, %r743, %r1488;
	xor.b32  	%r835, %r830, %r774;
	xor.b32  	%r836, %r829, %r773;
	xor.b32  	%r837, %r828, %r772;
	xor.b32  	%r838, %r827, %r771;
	xor.b32  	%r839, %r830, %r802;
	xor.b32  	%r840, %r829, %r801;
	xor.b32  	%r841, %r828, %r800;
	xor.b32  	%r842, %r827, %r799;
	and.b32  	%r843, %r842, %r838;
	and.b32  	%r844, %r841, %r837;
	and.b32  	%r845, %r840, %r836;
	and.b32  	%r846, %r839, %r835;
	xor.b32  	%r847, %r846, %r830;
	xor.b32  	%r848, %r845, %r829;
	xor.b32  	%r849, %r844, %r828;
	xor.b32  	%r850, %r843, %r827;
	add.s32 	%r851, %r834, %r850;
	add.s32 	%r852, %r833, %r849;
	add.s32 	%r853, %r832, %r848;
	add.s32 	%r854, %r831, %r847;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r851, 3;
	shr.b32 	%rhs, %r851, 29;
	add.u32 	%r855, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r852, 3;
	shr.b32 	%rhs, %r852, 29;
	add.u32 	%r856, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r853, 3;
	shr.b32 	%rhs, %r853, 29;
	add.u32 	%r857, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 3;
	shr.b32 	%rhs, %r854, 29;
	add.u32 	%r858, %lhs, %rhs;
	}
	xor.b32  	%r859, %r858, %r802;
	xor.b32  	%r860, %r858, %r830;
	and.b32  	%r861, %r860, %r859;
	xor.b32  	%r862, %r861, %r858;
	add.s32 	%r863, %r774, %r862;
	xor.b32  	%r864, %r857, %r801;
	xor.b32  	%r865, %r857, %r829;
	and.b32  	%r866, %r865, %r864;
	xor.b32  	%r867, %r866, %r857;
	add.s32 	%r868, %r773, %r867;
	xor.b32  	%r869, %r856, %r800;
	xor.b32  	%r870, %r856, %r828;
	and.b32  	%r871, %r870, %r869;
	xor.b32  	%r872, %r871, %r856;
	add.s32 	%r873, %r772, %r872;
	xor.b32  	%r874, %r855, %r799;
	xor.b32  	%r875, %r855, %r827;
	and.b32  	%r876, %r875, %r874;
	xor.b32  	%r877, %r876, %r855;
	add.s32 	%r878, %r771, %r877;
	add.s32 	%r879, %r878, 1518500249;
	add.s32 	%r880, %r873, 1518500249;
	add.s32 	%r881, %r868, 1518500249;
	add.s32 	%r882, %r863, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r879, 5;
	shr.b32 	%rhs, %r879, 27;
	add.u32 	%r883, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 5;
	shr.b32 	%rhs, %r880, 27;
	add.u32 	%r884, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r881, 5;
	shr.b32 	%rhs, %r881, 27;
	add.u32 	%r885, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r882, 5;
	shr.b32 	%rhs, %r882, 27;
	add.u32 	%r886, %lhs, %rhs;
	}
	xor.b32  	%r887, %r886, %r830;
	xor.b32  	%r888, %r886, %r858;
	and.b32  	%r889, %r888, %r887;
	xor.b32  	%r890, %r889, %r886;
	add.s32 	%r891, %r802, %r890;
	xor.b32  	%r892, %r885, %r829;
	xor.b32  	%r893, %r885, %r857;
	and.b32  	%r894, %r893, %r892;
	xor.b32  	%r895, %r894, %r885;
	add.s32 	%r896, %r801, %r895;
	xor.b32  	%r897, %r884, %r828;
	xor.b32  	%r898, %r884, %r856;
	and.b32  	%r899, %r898, %r897;
	xor.b32  	%r900, %r899, %r884;
	add.s32 	%r901, %r800, %r900;
	xor.b32  	%r902, %r883, %r827;
	xor.b32  	%r903, %r883, %r855;
	and.b32  	%r904, %r903, %r902;
	xor.b32  	%r905, %r904, %r883;
	add.s32 	%r906, %r799, %r905;
	add.s32 	%r907, %r906, 1518500249;
	add.s32 	%r908, %r901, 1518500249;
	add.s32 	%r909, %r896, 1518500249;
	add.s32 	%r910, %r891, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 9;
	shr.b32 	%rhs, %r907, 23;
	add.u32 	%r911, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r908, 9;
	shr.b32 	%rhs, %r908, 23;
	add.u32 	%r912, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r909, 9;
	shr.b32 	%rhs, %r909, 23;
	add.u32 	%r913, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r910, 9;
	shr.b32 	%rhs, %r910, 23;
	add.u32 	%r914, %lhs, %rhs;
	}
	xor.b32  	%r915, %r914, %r858;
	xor.b32  	%r916, %r914, %r886;
	and.b32  	%r917, %r916, %r915;
	xor.b32  	%r918, %r917, %r914;
	add.s32 	%r919, %r830, %r918;
	xor.b32  	%r920, %r913, %r857;
	xor.b32  	%r921, %r913, %r885;
	and.b32  	%r922, %r921, %r920;
	xor.b32  	%r923, %r922, %r913;
	add.s32 	%r924, %r829, %r923;
	xor.b32  	%r925, %r912, %r856;
	xor.b32  	%r926, %r912, %r884;
	and.b32  	%r927, %r926, %r925;
	xor.b32  	%r928, %r927, %r912;
	add.s32 	%r929, %r828, %r928;
	xor.b32  	%r930, %r911, %r855;
	xor.b32  	%r931, %r911, %r883;
	and.b32  	%r932, %r931, %r930;
	xor.b32  	%r933, %r932, %r911;
	add.s32 	%r934, %r827, %r933;
	add.s32 	%r935, %r934, 1518500249;
	add.s32 	%r936, %r929, 1518500249;
	add.s32 	%r937, %r924, 1518500249;
	add.s32 	%r938, %r919, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r935, 13;
	shr.b32 	%rhs, %r935, 19;
	add.u32 	%r939, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r936, 13;
	shr.b32 	%rhs, %r936, 19;
	add.u32 	%r940, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r937, 13;
	shr.b32 	%rhs, %r937, 19;
	add.u32 	%r941, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r938, 13;
	shr.b32 	%rhs, %r938, 19;
	add.u32 	%r942, %lhs, %rhs;
	}
	add.s32 	%r943, %r855, %r182;
	add.s32 	%r944, %r856, %r181;
	add.s32 	%r945, %r857, %r180;
	add.s32 	%r946, %r858, %r179;
	xor.b32  	%r947, %r942, %r914;
	xor.b32  	%r948, %r947, %r886;
	add.s32 	%r949, %r946, %r948;
	xor.b32  	%r950, %r941, %r913;
	xor.b32  	%r951, %r950, %r885;
	add.s32 	%r952, %r945, %r951;
	xor.b32  	%r953, %r940, %r912;
	xor.b32  	%r954, %r953, %r884;
	add.s32 	%r955, %r944, %r954;
	xor.b32  	%r956, %r939, %r911;
	xor.b32  	%r957, %r956, %r883;
	add.s32 	%r958, %r943, %r957;
	add.s32 	%r959, %r958, 1859775393;
	add.s32 	%r960, %r955, 1859775393;
	add.s32 	%r961, %r952, 1859775393;
	add.s32 	%r962, %r949, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r959, 3;
	shr.b32 	%rhs, %r959, 29;
	add.u32 	%r963, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r960, 3;
	shr.b32 	%rhs, %r960, 29;
	add.u32 	%r964, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r961, 3;
	shr.b32 	%rhs, %r961, 29;
	add.u32 	%r965, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r962, 3;
	shr.b32 	%rhs, %r962, 29;
	add.u32 	%r966, %lhs, %rhs;
	}
	xor.b32  	%r967, %r966, %r942;
	xor.b32  	%r968, %r967, %r914;
	add.s32 	%r969, %r886, %r968;
	xor.b32  	%r970, %r965, %r941;
	xor.b32  	%r971, %r970, %r913;
	add.s32 	%r972, %r885, %r971;
	xor.b32  	%r973, %r964, %r940;
	xor.b32  	%r974, %r973, %r912;
	add.s32 	%r975, %r884, %r974;
	xor.b32  	%r976, %r963, %r939;
	xor.b32  	%r977, %r976, %r911;
	add.s32 	%r978, %r883, %r977;
	add.s32 	%r979, %r978, 1859775393;
	add.s32 	%r980, %r975, 1859775393;
	add.s32 	%r981, %r972, 1859775393;
	add.s32 	%r982, %r969, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r979, 9;
	shr.b32 	%rhs, %r979, 23;
	add.u32 	%r983, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r980, 9;
	shr.b32 	%rhs, %r980, 23;
	add.u32 	%r984, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r981, 9;
	shr.b32 	%rhs, %r981, 23;
	add.u32 	%r985, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 9;
	shr.b32 	%rhs, %r982, 23;
	add.u32 	%r986, %lhs, %rhs;
	}
	xor.b32  	%r987, %r986, %r966;
	xor.b32  	%r988, %r987, %r942;
	add.s32 	%r989, %r914, %r988;
	xor.b32  	%r990, %r985, %r965;
	xor.b32  	%r991, %r990, %r941;
	add.s32 	%r992, %r913, %r991;
	xor.b32  	%r993, %r984, %r964;
	xor.b32  	%r994, %r993, %r940;
	add.s32 	%r995, %r912, %r994;
	xor.b32  	%r996, %r983, %r963;
	xor.b32  	%r997, %r996, %r939;
	add.s32 	%r998, %r911, %r997;
	add.s32 	%r999, %r998, 1859775393;
	add.s32 	%r1000, %r995, 1859775393;
	add.s32 	%r1001, %r992, 1859775393;
	add.s32 	%r1002, %r989, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 11;
	shr.b32 	%rhs, %r999, 21;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 11;
	shr.b32 	%rhs, %r1000, 21;
	add.u32 	%r1004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 11;
	shr.b32 	%rhs, %r1001, 21;
	add.u32 	%r1005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 11;
	shr.b32 	%rhs, %r1002, 21;
	add.u32 	%r1006, %lhs, %rhs;
	}
	xor.b32  	%r1007, %r1006, %r986;
	xor.b32  	%r1008, %r1007, %r966;
	add.s32 	%r1009, %r942, %r1008;
	xor.b32  	%r1010, %r1005, %r985;
	xor.b32  	%r1011, %r1010, %r965;
	add.s32 	%r1012, %r941, %r1011;
	xor.b32  	%r1013, %r1004, %r984;
	xor.b32  	%r1014, %r1013, %r964;
	add.s32 	%r1015, %r940, %r1014;
	xor.b32  	%r1016, %r1003, %r983;
	xor.b32  	%r1017, %r1016, %r963;
	add.s32 	%r1018, %r939, %r1017;
	add.s32 	%r1019, %r1018, 1859775393;
	add.s32 	%r1020, %r1015, 1859775393;
	add.s32 	%r1021, %r1012, 1859775393;
	add.s32 	%r1022, %r1009, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 15;
	shr.b32 	%rhs, %r1022, 17;
	add.u32 	%r1023, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 15;
	shr.b32 	%rhs, %r1021, 17;
	add.u32 	%r1024, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 15;
	shr.b32 	%rhs, %r1020, 17;
	add.u32 	%r1025, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1019, 15;
	shr.b32 	%rhs, %r1019, 17;
	add.u32 	%r1026, %lhs, %rhs;
	}
	add.s32 	%r1027, %r966, %r1489;
	add.s32 	%r1028, %r965, %r1489;
	add.s32 	%r1029, %r964, %r1489;
	add.s32 	%r1030, %r963, %r1489;
	xor.b32  	%r1031, %r1026, %r1003;
	xor.b32  	%r1032, %r1025, %r1004;
	xor.b32  	%r1033, %r1024, %r1005;
	xor.b32  	%r1034, %r1023, %r1006;
	xor.b32  	%r1035, %r1034, %r986;
	xor.b32  	%r1036, %r1033, %r985;
	xor.b32  	%r1037, %r1032, %r984;
	xor.b32  	%r1038, %r1031, %r983;
	add.s32 	%r1039, %r1030, %r1038;
	add.s32 	%r1040, %r1029, %r1037;
	add.s32 	%r1041, %r1028, %r1036;
	add.s32 	%r1042, %r1027, %r1035;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1039, 3;
	shr.b32 	%rhs, %r1039, 29;
	add.u32 	%r1043, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1040, 3;
	shr.b32 	%rhs, %r1040, 29;
	add.u32 	%r1044, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1041, 3;
	shr.b32 	%rhs, %r1041, 29;
	add.u32 	%r1045, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1042, 3;
	shr.b32 	%rhs, %r1042, 29;
	add.u32 	%r1046, %lhs, %rhs;
	}
	xor.b32  	%r1047, %r1046, %r1023;
	xor.b32  	%r1048, %r1047, %r1006;
	add.s32 	%r1049, %r986, %r1048;
	xor.b32  	%r1050, %r1045, %r1024;
	xor.b32  	%r1051, %r1050, %r1005;
	add.s32 	%r1052, %r985, %r1051;
	xor.b32  	%r1053, %r1044, %r1025;
	xor.b32  	%r1054, %r1053, %r1004;
	add.s32 	%r1055, %r984, %r1054;
	xor.b32  	%r1056, %r1043, %r1026;
	xor.b32  	%r1057, %r1056, %r1003;
	add.s32 	%r1058, %r983, %r1057;
	add.s32 	%r1059, %r1058, 1859775393;
	add.s32 	%r1060, %r1055, 1859775393;
	add.s32 	%r1061, %r1052, 1859775393;
	add.s32 	%r1062, %r1049, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1059, 9;
	shr.b32 	%rhs, %r1059, 23;
	add.u32 	%r1063, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1060, 9;
	shr.b32 	%rhs, %r1060, 23;
	add.u32 	%r1064, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1061, 9;
	shr.b32 	%rhs, %r1061, 23;
	add.u32 	%r1065, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1062, 9;
	shr.b32 	%rhs, %r1062, 23;
	add.u32 	%r1066, %lhs, %rhs;
	}
	xor.b32  	%r1067, %r1066, %r1046;
	xor.b32  	%r1068, %r1067, %r1023;
	add.s32 	%r1069, %r1006, %r1068;
	xor.b32  	%r1070, %r1065, %r1045;
	xor.b32  	%r1071, %r1070, %r1024;
	add.s32 	%r1072, %r1005, %r1071;
	xor.b32  	%r1073, %r1064, %r1044;
	xor.b32  	%r1074, %r1073, %r1025;
	add.s32 	%r1075, %r1004, %r1074;
	xor.b32  	%r1076, %r1063, %r1043;
	xor.b32  	%r1077, %r1076, %r1026;
	add.s32 	%r1078, %r1003, %r1077;
	add.s32 	%r1079, %r1078, 1859775393;
	add.s32 	%r1080, %r1075, 1859775393;
	add.s32 	%r1081, %r1072, 1859775393;
	add.s32 	%r1082, %r1069, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1082, 11;
	shr.b32 	%rhs, %r1082, 21;
	add.u32 	%r1083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 11;
	shr.b32 	%rhs, %r1081, 21;
	add.u32 	%r1084, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1080, 11;
	shr.b32 	%rhs, %r1080, 21;
	add.u32 	%r1085, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1079, 11;
	shr.b32 	%rhs, %r1079, 21;
	add.u32 	%r1086, %lhs, %rhs;
	}
	add.s32 	%r1087, %r1023, %r1482;
	add.s32 	%r1088, %r1024, %r1482;
	add.s32 	%r1089, %r1025, %r1482;
	add.s32 	%r1090, %r1026, %r1482;
	xor.b32  	%r1091, %r1086, %r1063;
	xor.b32  	%r1092, %r1085, %r1064;
	xor.b32  	%r1093, %r1084, %r1065;
	xor.b32  	%r1094, %r1083, %r1066;
	xor.b32  	%r1095, %r1094, %r1046;
	xor.b32  	%r1096, %r1093, %r1045;
	xor.b32  	%r1097, %r1092, %r1044;
	xor.b32  	%r1098, %r1091, %r1043;
	add.s32 	%r1099, %r1090, %r1098;
	add.s32 	%r1100, %r1089, %r1097;
	add.s32 	%r1101, %r1088, %r1096;
	add.s32 	%r1102, %r1087, %r1095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 15;
	shr.b32 	%rhs, %r1102, 17;
	add.u32 	%r1103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1101, 15;
	shr.b32 	%rhs, %r1101, 17;
	add.u32 	%r1104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1100, 15;
	shr.b32 	%rhs, %r1100, 17;
	add.u32 	%r1105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 15;
	shr.b32 	%rhs, %r1099, 17;
	add.u32 	%r1106, %lhs, %rhs;
	}
	add.s32 	%r1107, %r1046, %r1490;
	add.s32 	%r1108, %r1045, %r1490;
	add.s32 	%r1109, %r1044, %r1490;
	add.s32 	%r1110, %r1043, %r1490;
	xor.b32  	%r1111, %r1106, %r1086;
	xor.b32  	%r1112, %r1105, %r1085;
	xor.b32  	%r1113, %r1104, %r1084;
	xor.b32  	%r1114, %r1103, %r1083;
	xor.b32  	%r1115, %r1114, %r1066;
	xor.b32  	%r1116, %r1113, %r1065;
	xor.b32  	%r1117, %r1112, %r1064;
	xor.b32  	%r1118, %r1111, %r1063;
	add.s32 	%r1119, %r1110, %r1118;
	add.s32 	%r1120, %r1109, %r1117;
	add.s32 	%r1121, %r1108, %r1116;
	add.s32 	%r1122, %r1107, %r1115;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1119, 3;
	shr.b32 	%rhs, %r1119, 29;
	add.u32 	%r1123, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 3;
	shr.b32 	%rhs, %r1120, 29;
	add.u32 	%r1124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 3;
	shr.b32 	%rhs, %r1121, 29;
	add.u32 	%r1125, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 3;
	shr.b32 	%rhs, %r1122, 29;
	add.u32 	%r1126, %lhs, %rhs;
	}
	xor.b32  	%r1127, %r1126, %r1103;
	xor.b32  	%r1128, %r1127, %r1083;
	add.s32 	%r1129, %r1066, %r1128;
	xor.b32  	%r1130, %r1125, %r1104;
	xor.b32  	%r1131, %r1130, %r1084;
	add.s32 	%r1132, %r1065, %r1131;
	xor.b32  	%r1133, %r1124, %r1105;
	xor.b32  	%r1134, %r1133, %r1085;
	add.s32 	%r1135, %r1064, %r1134;
	xor.b32  	%r1136, %r1123, %r1106;
	xor.b32  	%r1137, %r1136, %r1086;
	add.s32 	%r1138, %r1063, %r1137;
	add.s32 	%r1139, %r1138, 1859775393;
	add.s32 	%r1140, %r1135, 1859775393;
	add.s32 	%r1141, %r1132, 1859775393;
	add.s32 	%r1142, %r1129, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1139, 9;
	shr.b32 	%rhs, %r1139, 23;
	add.u32 	%r1143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1140, 9;
	shr.b32 	%rhs, %r1140, 23;
	add.u32 	%r1144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1141, 9;
	shr.b32 	%rhs, %r1141, 23;
	add.u32 	%r1145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1142, 9;
	shr.b32 	%rhs, %r1142, 23;
	add.u32 	%r1146, %lhs, %rhs;
	}
	xor.b32  	%r1147, %r1146, %r1126;
	xor.b32  	%r1148, %r1147, %r1103;
	add.s32 	%r1149, %r1083, %r1148;
	xor.b32  	%r1150, %r1145, %r1125;
	xor.b32  	%r1151, %r1150, %r1104;
	add.s32 	%r1152, %r1084, %r1151;
	xor.b32  	%r1153, %r1144, %r1124;
	xor.b32  	%r1154, %r1153, %r1105;
	add.s32 	%r1155, %r1085, %r1154;
	xor.b32  	%r1156, %r1143, %r1123;
	xor.b32  	%r1157, %r1156, %r1106;
	add.s32 	%r1158, %r1086, %r1157;
	add.s32 	%r1159, %r1158, 1859775393;
	add.s32 	%r1160, %r1155, 1859775393;
	add.s32 	%r1161, %r1152, 1859775393;
	add.s32 	%r1162, %r1149, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1159, 11;
	shr.b32 	%rhs, %r1159, 21;
	add.u32 	%r1163, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1160, 11;
	shr.b32 	%rhs, %r1160, 21;
	add.u32 	%r1164, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1161, 11;
	shr.b32 	%rhs, %r1161, 21;
	add.u32 	%r1165, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1162, 11;
	shr.b32 	%rhs, %r1162, 21;
	add.u32 	%r1166, %lhs, %rhs;
	}
	xor.b32  	%r1167, %r1166, %r1146;
	xor.b32  	%r1168, %r1167, %r1126;
	add.s32 	%r1169, %r1103, %r1168;
	xor.b32  	%r1170, %r1165, %r1145;
	xor.b32  	%r1171, %r1170, %r1125;
	add.s32 	%r1172, %r1104, %r1171;
	xor.b32  	%r1173, %r1164, %r1144;
	xor.b32  	%r1174, %r1173, %r1124;
	add.s32 	%r1175, %r1105, %r1174;
	xor.b32  	%r1176, %r1163, %r1143;
	xor.b32  	%r1177, %r1176, %r1123;
	add.s32 	%r1178, %r1106, %r1177;
	add.s32 	%r1179, %r1178, 1859775393;
	add.s32 	%r1180, %r1175, 1859775393;
	add.s32 	%r1181, %r1172, 1859775393;
	add.s32 	%r1182, %r1169, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 15;
	shr.b32 	%rhs, %r1182, 17;
	add.u32 	%r1183, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1181, 15;
	shr.b32 	%rhs, %r1181, 17;
	add.u32 	%r1184, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1180, 15;
	shr.b32 	%rhs, %r1180, 17;
	add.u32 	%r1185, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1179, 15;
	shr.b32 	%rhs, %r1179, 17;
	add.u32 	%r1186, %lhs, %rhs;
	}
	add.s32 	%r1187, %r1126, %r1491;
	add.s32 	%r1188, %r1125, %r1491;
	add.s32 	%r1189, %r1124, %r1491;
	add.s32 	%r1190, %r1123, %r1491;
	xor.b32  	%r1191, %r1186, %r1163;
	xor.b32  	%r1192, %r1185, %r1164;
	xor.b32  	%r1193, %r1184, %r1165;
	xor.b32  	%r1194, %r1183, %r1166;
	xor.b32  	%r1195, %r1194, %r1146;
	xor.b32  	%r1196, %r1193, %r1145;
	xor.b32  	%r1197, %r1192, %r1144;
	xor.b32  	%r1198, %r1191, %r1143;
	add.s32 	%r1199, %r1190, %r1198;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 3;
	shr.b32 	%rhs, %r1199, 29;
	add.u32 	%r57, %lhs, %rhs;
	}
	add.s32 	%r1200, %r1189, %r1197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1200, 3;
	shr.b32 	%rhs, %r1200, 29;
	add.u32 	%r58, %lhs, %rhs;
	}
	add.s32 	%r1201, %r1188, %r1196;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 3;
	shr.b32 	%rhs, %r1201, 29;
	add.u32 	%r59, %lhs, %rhs;
	}
	add.s32 	%r1202, %r1187, %r1195;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 3;
	shr.b32 	%rhs, %r1202, 29;
	add.u32 	%r60, %lhs, %rhs;
	}
	xor.b32  	%r1203, %r60, %r1183;
	xor.b32  	%r1204, %r1203, %r1166;
	add.s32 	%r1205, %r1146, %r1204;
	xor.b32  	%r1206, %r59, %r1184;
	xor.b32  	%r1207, %r1206, %r1165;
	add.s32 	%r1208, %r1145, %r1207;
	xor.b32  	%r1209, %r58, %r1185;
	xor.b32  	%r1210, %r1209, %r1164;
	add.s32 	%r1211, %r1144, %r1210;
	xor.b32  	%r1212, %r57, %r1186;
	xor.b32  	%r1213, %r1212, %r1163;
	add.s32 	%r1214, %r1143, %r1213;
	add.s32 	%r1215, %r1214, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 9;
	shr.b32 	%rhs, %r1215, 23;
	add.u32 	%r61, %lhs, %rhs;
	}
	add.s32 	%r1216, %r1211, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1216, 9;
	shr.b32 	%rhs, %r1216, 23;
	add.u32 	%r62, %lhs, %rhs;
	}
	add.s32 	%r1217, %r1208, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1217, 9;
	shr.b32 	%rhs, %r1217, 23;
	add.u32 	%r63, %lhs, %rhs;
	}
	add.s32 	%r1218, %r1205, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1218, 9;
	shr.b32 	%rhs, %r1218, 23;
	add.u32 	%r64, %lhs, %rhs;
	}
	xor.b32  	%r1219, %r64, %r60;
	xor.b32  	%r1220, %r1219, %r1183;
	add.s32 	%r1221, %r1166, %r1220;
	xor.b32  	%r1222, %r63, %r59;
	xor.b32  	%r1223, %r1222, %r1184;
	add.s32 	%r1224, %r1165, %r1223;
	xor.b32  	%r1225, %r62, %r58;
	xor.b32  	%r1226, %r1225, %r1185;
	add.s32 	%r1227, %r1164, %r1226;
	xor.b32  	%r1228, %r61, %r57;
	xor.b32  	%r1229, %r1228, %r1186;
	add.s32 	%r1230, %r1163, %r1229;
	add.s32 	%r1231, %r1230, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1231, 11;
	shr.b32 	%rhs, %r1231, 21;
	add.u32 	%r65, %lhs, %rhs;
	}
	add.s32 	%r1232, %r1227, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1232, 11;
	shr.b32 	%rhs, %r1232, 21;
	add.u32 	%r66, %lhs, %rhs;
	}
	add.s32 	%r1233, %r1224, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1233, 11;
	shr.b32 	%rhs, %r1233, 21;
	add.u32 	%r67, %lhs, %rhs;
	}
	add.s32 	%r1234, %r1221, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1234, 11;
	shr.b32 	%rhs, %r1234, 21;
	add.u32 	%r68, %lhs, %rhs;
	}
	xor.b32  	%r1235, %r68, %r64;
	xor.b32  	%r1236, %r1235, %r60;
	add.s32 	%r1237, %r1183, %r1236;
	xor.b32  	%r1238, %r67, %r63;
	xor.b32  	%r1239, %r1238, %r59;
	add.s32 	%r1240, %r1184, %r1239;
	xor.b32  	%r1241, %r66, %r62;
	xor.b32  	%r1242, %r1241, %r58;
	add.s32 	%r1243, %r1185, %r1242;
	xor.b32  	%r1244, %r65, %r61;
	xor.b32  	%r1245, %r1244, %r57;
	add.s32 	%r1246, %r1186, %r1245;
	add.s32 	%r1247, %r1246, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1247, 15;
	shr.b32 	%rhs, %r1247, 17;
	add.u32 	%r69, %lhs, %rhs;
	}
	add.s32 	%r1248, %r1243, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1248, 15;
	shr.b32 	%rhs, %r1248, 17;
	add.u32 	%r70, %lhs, %rhs;
	}
	add.s32 	%r1249, %r1240, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1249, 15;
	shr.b32 	%rhs, %r1249, 17;
	add.u32 	%r71, %lhs, %rhs;
	}
	add.s32 	%r1250, %r1237, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1250, 15;
	shr.b32 	%rhs, %r1250, 17;
	add.u32 	%r72, %lhs, %rhs;
	}
	shr.u32 	%r1251, %r57, %r54;
	and.b32  	%r1252, %r1251, %r153;
	mul.wide.u32 	%rd26, %r1252, 4;
	add.s64 	%rd27, %rd10, %rd26;
	and.b32  	%r1253, %r57, 31;
	mov.u32 	%r1254, 1;
	shl.b32 	%r73, %r1254, %r1253;
	ld.global.u32 	%r1255, [%rd27];
	and.b32  	%r1256, %r1255, %r73;
	setp.eq.s32	%p3, %r1256, 0;
	@%p3 bra 	BB1_27;

	shr.u32 	%r1257, %r61, %r54;
	and.b32  	%r1258, %r1257, %r153;
	mul.wide.u32 	%rd28, %r1258, 4;
	add.s64 	%rd29, %rd11, %rd28;
	and.b32  	%r1259, %r61, 31;
	shl.b32 	%r74, %r1254, %r1259;
	ld.global.u32 	%r1261, [%rd29];
	and.b32  	%r1262, %r1261, %r74;
	setp.eq.s32	%p4, %r1262, 0;
	@%p4 bra 	BB1_27;

	shr.u32 	%r1263, %r65, %r54;
	and.b32  	%r1264, %r1263, %r153;
	mul.wide.u32 	%rd30, %r1264, 4;
	add.s64 	%rd31, %rd12, %rd30;
	and.b32  	%r1265, %r65, 31;
	shl.b32 	%r75, %r1254, %r1265;
	ld.global.u32 	%r1267, [%rd31];
	and.b32  	%r1268, %r1267, %r75;
	setp.eq.s32	%p5, %r1268, 0;
	@%p5 bra 	BB1_27;

	shr.u32 	%r1269, %r69, %r54;
	and.b32  	%r1270, %r1269, %r153;
	mul.wide.u32 	%rd32, %r1270, 4;
	add.s64 	%rd33, %rd13, %rd32;
	and.b32  	%r1271, %r69, 31;
	shl.b32 	%r76, %r1254, %r1271;
	ld.global.u32 	%r1273, [%rd33];
	and.b32  	%r1274, %r1273, %r76;
	setp.eq.s32	%p6, %r1274, 0;
	@%p6 bra 	BB1_27;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 3;
	shr.b32 	%rhs, %r1199, 29;
	add.u32 	%r1478, %lhs, %rhs;
	}
	shr.u32 	%r1275, %r1478, %r55;
	and.b32  	%r1276, %r1275, %r153;
	mul.wide.u32 	%rd34, %r1276, 4;
	add.s64 	%rd35, %rd14, %rd34;
	ld.global.u32 	%r1277, [%rd35];
	and.b32  	%r1278, %r1277, %r73;
	setp.eq.s32	%p7, %r1278, 0;
	@%p7 bra 	BB1_27;

	shr.u32 	%r1279, %r61, %r55;
	and.b32  	%r1280, %r1279, %r153;
	mul.wide.u32 	%rd36, %r1280, 4;
	add.s64 	%rd37, %rd15, %rd36;
	ld.global.u32 	%r1281, [%rd37];
	and.b32  	%r1282, %r1281, %r74;
	setp.eq.s32	%p8, %r1282, 0;
	@%p8 bra 	BB1_27;

	shr.u32 	%r1283, %r65, %r55;
	and.b32  	%r1284, %r1283, %r153;
	mul.wide.u32 	%rd38, %r1284, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.u32 	%r1285, [%rd39];
	and.b32  	%r1286, %r1285, %r75;
	setp.eq.s32	%p9, %r1286, 0;
	@%p9 bra 	BB1_27;

	shr.u32 	%r1287, %r69, %r55;
	and.b32  	%r1288, %r1287, %r153;
	mul.wide.u32 	%rd40, %r1288, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.u32 	%r1289, [%rd41];
	and.b32  	%r1290, %r1289, %r76;
	setp.eq.s32	%p10, %r1290, 0;
	@%p10 bra 	BB1_27;

	setp.eq.s32	%p11, %r158, 0;
	mov.u32 	%r1493, 0;
	mov.u32 	%r1291, -1;
	mov.u32 	%r1501, %r1291;
	mov.u32 	%r1526, %r158;
	@%p11 bra 	BB1_22;

BB1_12:
	mov.u32 	%r77, %r1526;
	shr.u32 	%r79, %r77, 1;
	add.s32 	%r80, %r79, %r1493;
	cvt.u64.u32	%rd42, %r80;
	cvt.u64.u32	%rd43, %r159;
	add.s64 	%rd44, %rd42, %rd43;
	shl.b64 	%rd45, %rd44, 4;
	add.s64 	%rd1, %rd19, %rd45;
	ld.global.u32 	%r81, [%rd1+4];
	setp.gt.u32	%p12, %r69, %r81;
	mov.u32 	%r1499, %r1254;
	@%p12 bra 	BB1_20;

	setp.lt.u32	%p13, %r69, %r81;
	mov.u32 	%r1294, -1;
	mov.u32 	%r1499, %r1294;
	@%p13 bra 	BB1_20;

	ld.global.u32 	%r82, [%rd1+8];
	setp.gt.u32	%p14, %r65, %r82;
	mov.u32 	%r1494, %r1254;
	mov.u32 	%r1499, %r1494;
	@%p14 bra 	BB1_20;

	setp.lt.u32	%p15, %r65, %r82;
	mov.u32 	%r1497, %r1294;
	mov.u32 	%r1499, %r1497;
	@%p15 bra 	BB1_20;

	ld.global.u32 	%r83, [%rd1+12];
	setp.gt.u32	%p16, %r61, %r83;
	mov.u32 	%r1495, %r1254;
	mov.u32 	%r1499, %r1495;
	@%p16 bra 	BB1_20;

	setp.lt.u32	%p17, %r61, %r83;
	mov.u32 	%r1498, %r1294;
	mov.u32 	%r1499, %r1498;
	@%p17 bra 	BB1_20;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 3;
	shr.b32 	%rhs, %r1199, 29;
	add.u32 	%r1479, %lhs, %rhs;
	}
	ld.global.u32 	%r84, [%rd1];
	setp.gt.u32	%p18, %r1479, %r84;
	mov.u32 	%r1496, %r1254;
	mov.u32 	%r1499, %r1496;
	@%p18 bra 	BB1_20;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1199, 3;
	shr.b32 	%rhs, %r1199, 29;
	add.u32 	%r1480, %lhs, %rhs;
	}
	setp.lt.u32	%p19, %r1480, %r84;
	selp.b32	%r85, -1, 0, %p19;
	mov.u32 	%r1499, %r85;

BB1_20:
	mov.u32 	%r86, %r1499;
	add.s32 	%r1300, %r79, 1;
	setp.gt.s32	%p20, %r86, 0;
	selp.b32	%r1301, %r1300, 0, %p20;
	add.s32 	%r1493, %r1301, %r1493;
	selp.b32	%r1302, -1, 0, %p20;
	add.s32 	%r1303, %r1302, %r77;
	shr.u32 	%r88, %r1303, 1;
	setp.eq.s32	%p21, %r86, 0;
	mov.u32 	%r1501, %r80;
	@%p21 bra 	BB1_22;

	setp.ne.s32	%p22, %r88, 0;
	mov.u32 	%r1500, %r1291;
	mov.u32 	%r1501, %r1500;
	mov.u32 	%r1526, %r88;
	@%p22 bra 	BB1_12;

BB1_22:
	setp.eq.s32	%p23, %r1501, -1;
	@%p23 bra 	BB1_27;

	add.s32 	%r90, %r1501, %r159;
	mul.wide.u32 	%rd46, %r90, 4;
	add.s64 	%rd47, %rd20, %rd46;
	atom.global.add.u32 	%r1305, [%rd47], 1;
	setp.ne.s32	%p24, %r1305, 0;
	@%p24 bra 	BB1_27;

	atom.global.add.u32 	%r91, [%rd21], 1;
	setp.lt.u32	%p25, %r91, %r158;
	@%p25 bra 	BB1_26;
	bra.uni 	BB1_25;

BB1_26:
	mul.wide.u32 	%rd48, %r91, 20;
	add.s64 	%rd49, %rd18, %rd48;
	st.global.u32 	[%rd49], %r156;
	st.global.u32 	[%rd49+4], %r1501;
	st.global.u32 	[%rd49+8], %r90;
	st.global.u32 	[%rd49+12], %r1;
	st.global.u32 	[%rd49+16], %r1492;
	bra.uni 	BB1_27;

BB1_25:
	atom.global.add.u32 	%r1306, [%rd21], -1;

BB1_27:
	shr.u32 	%r1307, %r58, %r54;
	and.b32  	%r1308, %r1307, %r153;
	mul.wide.u32 	%rd50, %r1308, 4;
	add.s64 	%rd51, %rd10, %rd50;
	and.b32  	%r1309, %r58, 31;
	mov.u32 	%r1310, 1;
	shl.b32 	%r92, %r1310, %r1309;
	ld.global.u32 	%r1311, [%rd51];
	and.b32  	%r1312, %r1311, %r92;
	setp.eq.s32	%p26, %r1312, 0;
	@%p26 bra 	BB1_52;

	shr.u32 	%r1313, %r62, %r54;
	and.b32  	%r1314, %r1313, %r153;
	mul.wide.u32 	%rd52, %r1314, 4;
	add.s64 	%rd53, %rd11, %rd52;
	and.b32  	%r1315, %r62, 31;
	shl.b32 	%r93, %r1310, %r1315;
	ld.global.u32 	%r1317, [%rd53];
	and.b32  	%r1318, %r1317, %r93;
	setp.eq.s32	%p27, %r1318, 0;
	@%p27 bra 	BB1_52;

	shr.u32 	%r1319, %r66, %r54;
	and.b32  	%r1320, %r1319, %r153;
	mul.wide.u32 	%rd54, %r1320, 4;
	add.s64 	%rd55, %rd12, %rd54;
	and.b32  	%r1321, %r66, 31;
	shl.b32 	%r94, %r1310, %r1321;
	ld.global.u32 	%r1323, [%rd55];
	and.b32  	%r1324, %r1323, %r94;
	setp.eq.s32	%p28, %r1324, 0;
	@%p28 bra 	BB1_52;

	shr.u32 	%r1325, %r70, %r54;
	and.b32  	%r1326, %r1325, %r153;
	mul.wide.u32 	%rd56, %r1326, 4;
	add.s64 	%rd57, %rd13, %rd56;
	and.b32  	%r1327, %r70, 31;
	shl.b32 	%r95, %r1310, %r1327;
	ld.global.u32 	%r1329, [%rd57];
	and.b32  	%r1330, %r1329, %r95;
	setp.eq.s32	%p29, %r1330, 0;
	@%p29 bra 	BB1_52;

	shr.u32 	%r1331, %r58, %r55;
	and.b32  	%r1332, %r1331, %r153;
	mul.wide.u32 	%rd58, %r1332, 4;
	add.s64 	%rd59, %rd14, %rd58;
	ld.global.u32 	%r1333, [%rd59];
	and.b32  	%r1334, %r1333, %r92;
	setp.eq.s32	%p30, %r1334, 0;
	@%p30 bra 	BB1_52;

	shr.u32 	%r1335, %r62, %r55;
	and.b32  	%r1336, %r1335, %r153;
	mul.wide.u32 	%rd60, %r1336, 4;
	add.s64 	%rd61, %rd15, %rd60;
	ld.global.u32 	%r1337, [%rd61];
	and.b32  	%r1338, %r1337, %r93;
	setp.eq.s32	%p31, %r1338, 0;
	@%p31 bra 	BB1_52;

	shr.u32 	%r1339, %r66, %r55;
	and.b32  	%r1340, %r1339, %r153;
	mul.wide.u32 	%rd62, %r1340, 4;
	add.s64 	%rd63, %rd16, %rd62;
	ld.global.u32 	%r1341, [%rd63];
	and.b32  	%r1342, %r1341, %r94;
	setp.eq.s32	%p32, %r1342, 0;
	@%p32 bra 	BB1_52;

	shr.u32 	%r1343, %r70, %r55;
	and.b32  	%r1344, %r1343, %r153;
	mul.wide.u32 	%rd64, %r1344, 4;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.u32 	%r1345, [%rd65];
	and.b32  	%r1346, %r1345, %r95;
	setp.eq.s32	%p33, %r1346, 0;
	@%p33 bra 	BB1_52;

	setp.eq.s32	%p34, %r158, 0;
	cvt.u64.u32	%rd2, %r159;
	mov.u32 	%r1502, 0;
	mov.u32 	%r1347, -1;
	mov.u32 	%r1510, %r1347;
	mov.u32 	%r1525, %r158;
	@%p34 bra 	BB1_46;

BB1_36:
	shr.u32 	%r98, %r1525, 1;
	add.s32 	%r99, %r98, %r1502;
	cvt.u64.u32	%rd66, %r99;
	add.s64 	%rd67, %rd66, %rd2;
	shl.b64 	%rd68, %rd67, 4;
	add.s64 	%rd3, %rd19, %rd68;
	ld.global.u32 	%r100, [%rd3+4];
	setp.gt.u32	%p35, %r70, %r100;
	mov.u32 	%r1508, %r1310;
	@%p35 bra 	BB1_44;

	setp.lt.u32	%p36, %r70, %r100;
	mov.u32 	%r1350, -1;
	mov.u32 	%r1508, %r1350;
	@%p36 bra 	BB1_44;

	ld.global.u32 	%r101, [%rd3+8];
	setp.gt.u32	%p37, %r66, %r101;
	mov.u32 	%r1503, %r1310;
	mov.u32 	%r1508, %r1503;
	@%p37 bra 	BB1_44;

	setp.lt.u32	%p38, %r66, %r101;
	mov.u32 	%r1506, %r1350;
	mov.u32 	%r1508, %r1506;
	@%p38 bra 	BB1_44;

	ld.global.u32 	%r102, [%rd3+12];
	setp.gt.u32	%p39, %r62, %r102;
	mov.u32 	%r1504, %r1310;
	mov.u32 	%r1508, %r1504;
	@%p39 bra 	BB1_44;

	setp.lt.u32	%p40, %r62, %r102;
	mov.u32 	%r1507, %r1350;
	mov.u32 	%r1508, %r1507;
	@%p40 bra 	BB1_44;

	ld.global.u32 	%r103, [%rd3];
	setp.gt.u32	%p41, %r58, %r103;
	mov.u32 	%r1505, %r1310;
	mov.u32 	%r1508, %r1505;
	@%p41 bra 	BB1_44;

	setp.lt.u32	%p42, %r58, %r103;
	selp.b32	%r104, -1, 0, %p42;
	mov.u32 	%r1508, %r104;

BB1_44:
	mov.u32 	%r105, %r1508;
	add.s32 	%r1356, %r98, 1;
	setp.gt.s32	%p43, %r105, 0;
	selp.b32	%r1357, %r1356, 0, %p43;
	add.s32 	%r1502, %r1357, %r1502;
	selp.b32	%r1358, -1, 0, %p43;
	add.s32 	%r1359, %r1358, %r1525;
	shr.u32 	%r1525, %r1359, 1;
	setp.eq.s32	%p44, %r105, 0;
	mov.u32 	%r1510, %r99;
	@%p44 bra 	BB1_46;

	setp.ne.s32	%p45, %r1525, 0;
	mov.u32 	%r1509, %r1347;
	mov.u32 	%r1510, %r1509;
	@%p45 bra 	BB1_36;

BB1_46:
	setp.eq.s32	%p46, %r1510, -1;
	@%p46 bra 	BB1_52;

	add.s32 	%r109, %r1510, %r159;
	add.s32 	%r110, %r1492, 1;
	setp.ge.u32	%p47, %r110, %r157;
	@%p47 bra 	BB1_52;

	mul.wide.u32 	%rd69, %r109, 4;
	add.s64 	%rd70, %rd20, %rd69;
	atom.global.add.u32 	%r1361, [%rd70], 1;
	setp.ne.s32	%p48, %r1361, 0;
	@%p48 bra 	BB1_52;

	atom.global.add.u32 	%r111, [%rd21], 1;
	setp.lt.u32	%p49, %r111, %r158;
	@%p49 bra 	BB1_51;
	bra.uni 	BB1_50;

BB1_51:
	mul.wide.u32 	%rd71, %r111, 20;
	add.s64 	%rd72, %rd18, %rd71;
	st.global.u32 	[%rd72], %r156;
	st.global.u32 	[%rd72+4], %r1510;
	st.global.u32 	[%rd72+8], %r109;
	st.global.u32 	[%rd72+12], %r1;
	add.s32 	%r1475, %r1492, 1;
	st.global.u32 	[%rd72+16], %r1475;
	bra.uni 	BB1_52;

BB1_50:
	atom.global.add.u32 	%r1362, [%rd21], -1;

BB1_52:
	shr.u32 	%r1363, %r59, %r54;
	and.b32  	%r1364, %r1363, %r153;
	mul.wide.u32 	%rd73, %r1364, 4;
	add.s64 	%rd74, %rd10, %rd73;
	and.b32  	%r1365, %r59, 31;
	mov.u32 	%r1366, 1;
	shl.b32 	%r112, %r1366, %r1365;
	ld.global.u32 	%r1367, [%rd74];
	and.b32  	%r1368, %r1367, %r112;
	setp.eq.s32	%p50, %r1368, 0;
	@%p50 bra 	BB1_77;

	shr.u32 	%r1369, %r63, %r54;
	and.b32  	%r1370, %r1369, %r153;
	mul.wide.u32 	%rd75, %r1370, 4;
	add.s64 	%rd76, %rd11, %rd75;
	and.b32  	%r1371, %r63, 31;
	shl.b32 	%r113, %r1366, %r1371;
	ld.global.u32 	%r1373, [%rd76];
	and.b32  	%r1374, %r1373, %r113;
	setp.eq.s32	%p51, %r1374, 0;
	@%p51 bra 	BB1_77;

	shr.u32 	%r1375, %r67, %r54;
	and.b32  	%r1376, %r1375, %r153;
	mul.wide.u32 	%rd77, %r1376, 4;
	add.s64 	%rd78, %rd12, %rd77;
	and.b32  	%r1377, %r67, 31;
	shl.b32 	%r114, %r1366, %r1377;
	ld.global.u32 	%r1379, [%rd78];
	and.b32  	%r1380, %r1379, %r114;
	setp.eq.s32	%p52, %r1380, 0;
	@%p52 bra 	BB1_77;

	shr.u32 	%r1381, %r71, %r54;
	and.b32  	%r1382, %r1381, %r153;
	mul.wide.u32 	%rd79, %r1382, 4;
	add.s64 	%rd80, %rd13, %rd79;
	and.b32  	%r1383, %r71, 31;
	shl.b32 	%r115, %r1366, %r1383;
	ld.global.u32 	%r1385, [%rd80];
	and.b32  	%r1386, %r1385, %r115;
	setp.eq.s32	%p53, %r1386, 0;
	@%p53 bra 	BB1_77;

	shr.u32 	%r1387, %r59, %r55;
	and.b32  	%r1388, %r1387, %r153;
	mul.wide.u32 	%rd81, %r1388, 4;
	add.s64 	%rd82, %rd14, %rd81;
	ld.global.u32 	%r1389, [%rd82];
	and.b32  	%r1390, %r1389, %r112;
	setp.eq.s32	%p54, %r1390, 0;
	@%p54 bra 	BB1_77;

	shr.u32 	%r1391, %r63, %r55;
	and.b32  	%r1392, %r1391, %r153;
	mul.wide.u32 	%rd83, %r1392, 4;
	add.s64 	%rd84, %rd15, %rd83;
	ld.global.u32 	%r1393, [%rd84];
	and.b32  	%r1394, %r1393, %r113;
	setp.eq.s32	%p55, %r1394, 0;
	@%p55 bra 	BB1_77;

	shr.u32 	%r1395, %r67, %r55;
	and.b32  	%r1396, %r1395, %r153;
	mul.wide.u32 	%rd85, %r1396, 4;
	add.s64 	%rd86, %rd16, %rd85;
	ld.global.u32 	%r1397, [%rd86];
	and.b32  	%r1398, %r1397, %r114;
	setp.eq.s32	%p56, %r1398, 0;
	@%p56 bra 	BB1_77;

	shr.u32 	%r1399, %r71, %r55;
	and.b32  	%r1400, %r1399, %r153;
	mul.wide.u32 	%rd87, %r1400, 4;
	add.s64 	%rd88, %rd17, %rd87;
	ld.global.u32 	%r1401, [%rd88];
	and.b32  	%r1402, %r1401, %r115;
	setp.eq.s32	%p57, %r1402, 0;
	@%p57 bra 	BB1_77;

	setp.eq.s32	%p58, %r158, 0;
	cvt.u64.u32	%rd4, %r159;
	mov.u32 	%r1511, 0;
	mov.u32 	%r1403, -1;
	mov.u32 	%r1519, %r1403;
	mov.u32 	%r1524, %r158;
	@%p58 bra 	BB1_71;

BB1_61:
	shr.u32 	%r118, %r1524, 1;
	add.s32 	%r119, %r118, %r1511;
	cvt.u64.u32	%rd89, %r119;
	add.s64 	%rd90, %rd89, %rd4;
	shl.b64 	%rd91, %rd90, 4;
	add.s64 	%rd5, %rd19, %rd91;
	ld.global.u32 	%r120, [%rd5+4];
	setp.gt.u32	%p59, %r71, %r120;
	mov.u32 	%r1517, %r1366;
	@%p59 bra 	BB1_69;

	setp.lt.u32	%p60, %r71, %r120;
	mov.u32 	%r1406, -1;
	mov.u32 	%r1517, %r1406;
	@%p60 bra 	BB1_69;

	ld.global.u32 	%r121, [%rd5+8];
	setp.gt.u32	%p61, %r67, %r121;
	mov.u32 	%r1512, %r1366;
	mov.u32 	%r1517, %r1512;
	@%p61 bra 	BB1_69;

	setp.lt.u32	%p62, %r67, %r121;
	mov.u32 	%r1515, %r1406;
	mov.u32 	%r1517, %r1515;
	@%p62 bra 	BB1_69;

	ld.global.u32 	%r122, [%rd5+12];
	setp.gt.u32	%p63, %r63, %r122;
	mov.u32 	%r1513, %r1366;
	mov.u32 	%r1517, %r1513;
	@%p63 bra 	BB1_69;

	setp.lt.u32	%p64, %r63, %r122;
	mov.u32 	%r1516, %r1406;
	mov.u32 	%r1517, %r1516;
	@%p64 bra 	BB1_69;

	ld.global.u32 	%r123, [%rd5];
	setp.gt.u32	%p65, %r59, %r123;
	mov.u32 	%r1514, %r1366;
	mov.u32 	%r1517, %r1514;
	@%p65 bra 	BB1_69;

	setp.lt.u32	%p66, %r59, %r123;
	selp.b32	%r124, -1, 0, %p66;
	mov.u32 	%r1517, %r124;

BB1_69:
	mov.u32 	%r125, %r1517;
	add.s32 	%r1412, %r118, 1;
	setp.gt.s32	%p67, %r125, 0;
	selp.b32	%r1413, %r1412, 0, %p67;
	add.s32 	%r1511, %r1413, %r1511;
	selp.b32	%r1414, -1, 0, %p67;
	add.s32 	%r1415, %r1414, %r1524;
	shr.u32 	%r1524, %r1415, 1;
	setp.eq.s32	%p68, %r125, 0;
	mov.u32 	%r1519, %r119;
	@%p68 bra 	BB1_71;

	setp.ne.s32	%p69, %r1524, 0;
	mov.u32 	%r1518, %r1403;
	mov.u32 	%r1519, %r1518;
	@%p69 bra 	BB1_61;

BB1_71:
	setp.eq.s32	%p70, %r1519, -1;
	@%p70 bra 	BB1_77;

	add.s32 	%r129, %r1519, %r159;
	add.s32 	%r130, %r1492, 2;
	setp.ge.u32	%p71, %r130, %r157;
	@%p71 bra 	BB1_77;

	mul.wide.u32 	%rd92, %r129, 4;
	add.s64 	%rd93, %rd20, %rd92;
	atom.global.add.u32 	%r1417, [%rd93], 1;
	setp.ne.s32	%p72, %r1417, 0;
	@%p72 bra 	BB1_77;

	atom.global.add.u32 	%r131, [%rd21], 1;
	setp.lt.u32	%p73, %r131, %r158;
	@%p73 bra 	BB1_76;
	bra.uni 	BB1_75;

BB1_76:
	mul.wide.u32 	%rd94, %r131, 20;
	add.s64 	%rd95, %rd18, %rd94;
	st.global.u32 	[%rd95], %r156;
	st.global.u32 	[%rd95+4], %r1519;
	st.global.u32 	[%rd95+8], %r129;
	st.global.u32 	[%rd95+12], %r1;
	add.s32 	%r1476, %r1492, 2;
	st.global.u32 	[%rd95+16], %r1476;
	bra.uni 	BB1_77;

BB1_75:
	atom.global.add.u32 	%r1418, [%rd21], -1;

BB1_77:
	shr.u32 	%r1419, %r60, %r54;
	and.b32  	%r1420, %r1419, %r153;
	mul.wide.u32 	%rd96, %r1420, 4;
	add.s64 	%rd97, %rd10, %rd96;
	and.b32  	%r1421, %r60, 31;
	mov.u32 	%r1422, 1;
	shl.b32 	%r132, %r1422, %r1421;
	ld.global.u32 	%r1423, [%rd97];
	and.b32  	%r1424, %r1423, %r132;
	setp.eq.s32	%p74, %r1424, 0;
	@%p74 bra 	BB1_102;

	shr.u32 	%r1425, %r64, %r54;
	and.b32  	%r1426, %r1425, %r153;
	mul.wide.u32 	%rd98, %r1426, 4;
	add.s64 	%rd99, %rd11, %rd98;
	and.b32  	%r1427, %r64, 31;
	shl.b32 	%r133, %r1422, %r1427;
	ld.global.u32 	%r1429, [%rd99];
	and.b32  	%r1430, %r1429, %r133;
	setp.eq.s32	%p75, %r1430, 0;
	@%p75 bra 	BB1_102;

	shr.u32 	%r1431, %r68, %r54;
	and.b32  	%r1432, %r1431, %r153;
	mul.wide.u32 	%rd100, %r1432, 4;
	add.s64 	%rd101, %rd12, %rd100;
	and.b32  	%r1433, %r68, 31;
	shl.b32 	%r134, %r1422, %r1433;
	ld.global.u32 	%r1435, [%rd101];
	and.b32  	%r1436, %r1435, %r134;
	setp.eq.s32	%p76, %r1436, 0;
	@%p76 bra 	BB1_102;

	shr.u32 	%r1437, %r72, %r54;
	and.b32  	%r1438, %r1437, %r153;
	mul.wide.u32 	%rd102, %r1438, 4;
	add.s64 	%rd103, %rd13, %rd102;
	and.b32  	%r1439, %r72, 31;
	shl.b32 	%r135, %r1422, %r1439;
	ld.global.u32 	%r1441, [%rd103];
	and.b32  	%r1442, %r1441, %r135;
	setp.eq.s32	%p77, %r1442, 0;
	@%p77 bra 	BB1_102;

	shr.u32 	%r1443, %r60, %r55;
	and.b32  	%r1444, %r1443, %r153;
	mul.wide.u32 	%rd104, %r1444, 4;
	add.s64 	%rd105, %rd14, %rd104;
	ld.global.u32 	%r1445, [%rd105];
	and.b32  	%r1446, %r1445, %r132;
	setp.eq.s32	%p78, %r1446, 0;
	@%p78 bra 	BB1_102;

	shr.u32 	%r1447, %r64, %r55;
	and.b32  	%r1448, %r1447, %r153;
	mul.wide.u32 	%rd106, %r1448, 4;
	add.s64 	%rd107, %rd15, %rd106;
	ld.global.u32 	%r1449, [%rd107];
	and.b32  	%r1450, %r1449, %r133;
	setp.eq.s32	%p79, %r1450, 0;
	@%p79 bra 	BB1_102;

	shr.u32 	%r1451, %r68, %r55;
	and.b32  	%r1452, %r1451, %r153;
	mul.wide.u32 	%rd108, %r1452, 4;
	add.s64 	%rd109, %rd16, %rd108;
	ld.global.u32 	%r1453, [%rd109];
	and.b32  	%r1454, %r1453, %r134;
	setp.eq.s32	%p80, %r1454, 0;
	@%p80 bra 	BB1_102;

	shr.u32 	%r1455, %r72, %r55;
	and.b32  	%r1456, %r1455, %r153;
	mul.wide.u32 	%rd110, %r1456, 4;
	add.s64 	%rd111, %rd17, %rd110;
	ld.global.u32 	%r1457, [%rd111];
	and.b32  	%r1458, %r1457, %r135;
	setp.eq.s32	%p81, %r1458, 0;
	@%p81 bra 	BB1_102;

	setp.eq.s32	%p82, %r158, 0;
	cvt.u64.u32	%rd6, %r159;
	mov.u32 	%r1527, 0;
	mov.u32 	%r1459, -1;
	mov.u32 	%r1523, %r158;
	mov.u32 	%r1535, %r1459;
	@%p82 bra 	BB1_96;

BB1_86:
	shr.u32 	%r138, %r1523, 1;
	add.s32 	%r139, %r138, %r1527;
	cvt.u64.u32	%rd112, %r139;
	add.s64 	%rd113, %rd112, %rd6;
	shl.b64 	%rd114, %rd113, 4;
	add.s64 	%rd7, %rd19, %rd114;
	ld.global.u32 	%r140, [%rd7+4];
	setp.gt.u32	%p83, %r72, %r140;
	mov.u32 	%r1533, %r1422;
	@%p83 bra 	BB1_94;

	setp.lt.u32	%p84, %r72, %r140;
	mov.u32 	%r1462, -1;
	mov.u32 	%r1533, %r1462;
	@%p84 bra 	BB1_94;

	ld.global.u32 	%r141, [%rd7+8];
	setp.gt.u32	%p85, %r68, %r141;
	mov.u32 	%r1528, %r1422;
	mov.u32 	%r1533, %r1528;
	@%p85 bra 	BB1_94;

	setp.lt.u32	%p86, %r68, %r141;
	mov.u32 	%r1531, %r1462;
	mov.u32 	%r1533, %r1531;
	@%p86 bra 	BB1_94;

	ld.global.u32 	%r142, [%rd7+12];
	setp.gt.u32	%p87, %r64, %r142;
	mov.u32 	%r1529, %r1422;
	mov.u32 	%r1533, %r1529;
	@%p87 bra 	BB1_94;

	setp.lt.u32	%p88, %r64, %r142;
	mov.u32 	%r1532, %r1462;
	mov.u32 	%r1533, %r1532;
	@%p88 bra 	BB1_94;

	ld.global.u32 	%r143, [%rd7];
	setp.gt.u32	%p89, %r60, %r143;
	mov.u32 	%r1530, %r1422;
	mov.u32 	%r1533, %r1530;
	@%p89 bra 	BB1_94;

	setp.lt.u32	%p90, %r60, %r143;
	selp.b32	%r144, -1, 0, %p90;
	mov.u32 	%r1533, %r144;

BB1_94:
	mov.u32 	%r145, %r1533;
	add.s32 	%r1468, %r138, 1;
	setp.gt.s32	%p91, %r145, 0;
	selp.b32	%r1469, %r1468, 0, %p91;
	add.s32 	%r1527, %r1469, %r1527;
	selp.b32	%r1470, -1, 0, %p91;
	add.s32 	%r1471, %r1470, %r1523;
	shr.u32 	%r1523, %r1471, 1;
	setp.eq.s32	%p92, %r145, 0;
	mov.u32 	%r1535, %r139;
	@%p92 bra 	BB1_96;

	setp.ne.s32	%p93, %r1523, 0;
	mov.u32 	%r1534, %r1459;
	mov.u32 	%r1535, %r1534;
	@%p93 bra 	BB1_86;

BB1_96:
	setp.eq.s32	%p94, %r1535, -1;
	@%p94 bra 	BB1_102;

	add.s32 	%r149, %r1535, %r159;
	add.s32 	%r150, %r1492, 3;
	setp.ge.u32	%p95, %r150, %r157;
	@%p95 bra 	BB1_102;

	mul.wide.u32 	%rd115, %r149, 4;
	add.s64 	%rd116, %rd20, %rd115;
	atom.global.add.u32 	%r1473, [%rd116], 1;
	setp.ne.s32	%p96, %r1473, 0;
	@%p96 bra 	BB1_102;

	atom.global.add.u32 	%r151, [%rd21], 1;
	setp.lt.u32	%p97, %r151, %r158;
	@%p97 bra 	BB1_101;
	bra.uni 	BB1_100;

BB1_101:
	mul.wide.u32 	%rd117, %r151, 20;
	add.s64 	%rd118, %rd18, %rd117;
	st.global.u32 	[%rd118], %r156;
	st.global.u32 	[%rd118+4], %r1535;
	st.global.u32 	[%rd118+8], %r149;
	st.global.u32 	[%rd118+12], %r1;
	add.s32 	%r1477, %r1492, 3;
	st.global.u32 	[%rd118+16], %r1477;
	bra.uni 	BB1_102;

BB1_100:
	atom.global.add.u32 	%r1474, [%rd21], -1;

BB1_102:
	add.s32 	%r1492, %r1492, 4;
	setp.lt.u32	%p98, %r1492, %r157;
	@%p98 bra 	BB1_3;

BB1_103:
	ret;
}

	// .globl	m00900_m08
.entry m00900_m08(
	.param .u64 .ptr .global .align 4 m00900_m08_param_0,
	.param .u64 .ptr .global .align 4 m00900_m08_param_1,
	.param .u64 .ptr .global .align 4 m00900_m08_param_2,
	.param .u64 .ptr .global .align 16 m00900_m08_param_3,
	.param .u64 .ptr .global .align 1 m00900_m08_param_4,
	.param .u64 .ptr .global .align 1 m00900_m08_param_5,
	.param .u64 .ptr .global .align 4 m00900_m08_param_6,
	.param .u64 .ptr .global .align 4 m00900_m08_param_7,
	.param .u64 .ptr .global .align 4 m00900_m08_param_8,
	.param .u64 .ptr .global .align 4 m00900_m08_param_9,
	.param .u64 .ptr .global .align 4 m00900_m08_param_10,
	.param .u64 .ptr .global .align 4 m00900_m08_param_11,
	.param .u64 .ptr .global .align 4 m00900_m08_param_12,
	.param .u64 .ptr .global .align 4 m00900_m08_param_13,
	.param .u64 .ptr .global .align 4 m00900_m08_param_14,
	.param .u64 .ptr .global .align 4 m00900_m08_param_15,
	.param .u64 .ptr .global .align 4 m00900_m08_param_16,
	.param .u64 .ptr .global .align 4 m00900_m08_param_17,
	.param .u64 .ptr .global .align 1 m00900_m08_param_18,
	.param .u64 .ptr .global .align 4 m00900_m08_param_19,
	.param .u64 .ptr .global .align 4 m00900_m08_param_20,
	.param .u64 .ptr .global .align 4 m00900_m08_param_21,
	.param .u64 .ptr .global .align 4 m00900_m08_param_22,
	.param .u64 .ptr .global .align 4 m00900_m08_param_23,
	.param .u32 m00900_m08_param_24,
	.param .u32 m00900_m08_param_25,
	.param .u32 m00900_m08_param_26,
	.param .u32 m00900_m08_param_27,
	.param .u32 m00900_m08_param_28,
	.param .u32 m00900_m08_param_29,
	.param .u32 m00900_m08_param_30,
	.param .u32 m00900_m08_param_31,
	.param .u32 m00900_m08_param_32,
	.param .u32 m00900_m08_param_33,
	.param .u32 m00900_m08_param_34
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<1608>;
	.reg .b64 	%rd<120>;


	ld.param.u64 	%rd8, [m00900_m08_param_0];
	ld.param.u64 	%rd10, [m00900_m08_param_6];
	ld.param.u64 	%rd11, [m00900_m08_param_7];
	ld.param.u64 	%rd12, [m00900_m08_param_8];
	ld.param.u64 	%rd13, [m00900_m08_param_9];
	ld.param.u64 	%rd14, [m00900_m08_param_10];
	ld.param.u64 	%rd15, [m00900_m08_param_11];
	ld.param.u64 	%rd16, [m00900_m08_param_12];
	ld.param.u64 	%rd17, [m00900_m08_param_13];
	ld.param.u64 	%rd18, [m00900_m08_param_14];
	ld.param.u64 	%rd19, [m00900_m08_param_15];
	ld.param.u64 	%rd20, [m00900_m08_param_16];
	ld.param.u64 	%rd21, [m00900_m08_param_19];
	ld.param.u32 	%r201, [m00900_m08_param_24];
	ld.param.u32 	%r202, [m00900_m08_param_25];
	ld.param.u32 	%r203, [m00900_m08_param_26];
	ld.param.u32 	%r204, [m00900_m08_param_27];
	ld.param.u32 	%r205, [m00900_m08_param_30];
	ld.param.u32 	%r206, [m00900_m08_param_31];
	ld.param.u32 	%r207, [m00900_m08_param_32];
	ld.param.u32 	%r208, [m00900_m08_param_34];
	mov.b32	%r209, %envreg3;
	mov.u32 	%r210, %ctaid.x;
	mov.u32 	%r211, %ntid.x;
	mad.lo.s32 	%r212, %r210, %r211, %r209;
	mov.u32 	%r213, %tid.x;
	add.s32 	%r1, %r212, %r213;
	setp.ge.u32	%p1, %r1, %r208;
	@%p1 bra 	BB2_103;

	setp.eq.s32	%p2, %r205, 0;
	@%p2 bra 	BB2_103;

	mul.wide.u32 	%rd22, %r1, 80;
	add.s64 	%rd23, %rd8, %rd22;
	ld.global.u32 	%r5, [%rd23];
	ld.global.u32 	%r215, [%rd23+4];
	ld.global.u32 	%r216, [%rd23+8];
	ld.global.u32 	%r217, [%rd23+12];
	ld.global.u32 	%r21, [%rd23+16];
	ld.global.u32 	%r25, [%rd23+20];
	ld.global.u32 	%r29, [%rd23+24];
	ld.global.u32 	%r33, [%rd23+28];
	ld.global.u32 	%r37, [%rd23+56];
	and.b32  	%r102, %r202, 31;
	and.b32  	%r103, %r203, 31;
	mov.u32 	%r1564, 0;

BB2_3:
	add.s32 	%r1563, %r217, 1859775393;
	add.s32 	%r1562, %r215, 1859775393;
	add.s32 	%r1561, %r216, 1859775393;
	add.s32 	%r1560, %r217, 1518500249;
	add.s32 	%r1559, %r216, 1518500249;
	add.s32 	%r1558, %r215, 1518500249;
	add.s32 	%r1557, %r217, -271733879;
	add.s32 	%r1556, %r216, -1732584194;
	add.s32 	%r1555, %r215, 271733878;
	add.s32 	%r1554, %r33, 1859775393;
	add.s32 	%r1553, %r25, 1859775393;
	add.s32 	%r1552, %r37, 1859775393;
	add.s32 	%r1551, %r29, 1859775393;
	add.s32 	%r1550, %r21, 1859775393;
	add.s32 	%r1549, %r33, 1518500249;
	add.s32 	%r1548, %r37, 1518500249;
	add.s32 	%r1547, %r29, 1518500249;
	add.s32 	%r1546, %r25, 1518500249;
	add.s32 	%r1545, %r21, 1518500249;
	ld.param.u64 	%rd119, [m00900_m08_param_3];
	shr.u32 	%r218, %r1564, 2;
	mul.wide.u32 	%rd24, %r218, 16;
	add.s64 	%rd25, %rd119, %rd24;
	ld.global.v4.u32 	{%r219, %r220, %r221, %r222}, [%rd25];
	or.b32  	%r227, %r5, %r222;
	or.b32  	%r228, %r5, %r221;
	or.b32  	%r229, %r5, %r220;
	or.b32  	%r230, %r5, %r219;
	add.s32 	%r231, %r230, -1;
	add.s32 	%r232, %r229, -1;
	add.s32 	%r233, %r228, -1;
	add.s32 	%r234, %r227, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r234, 3;
	shr.b32 	%rhs, %r234, 29;
	add.u32 	%r235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r233, 3;
	shr.b32 	%rhs, %r233, 29;
	add.u32 	%r236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r232, 3;
	shr.b32 	%rhs, %r232, 29;
	add.u32 	%r237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r231, 3;
	shr.b32 	%rhs, %r231, 29;
	add.u32 	%r238, %lhs, %rhs;
	}
	and.b32  	%r239, %r238, 2004318071;
	and.b32  	%r240, %r237, 2004318071;
	and.b32  	%r241, %r236, 2004318071;
	and.b32  	%r242, %r235, 2004318071;
	xor.b32  	%r243, %r242, -1732584194;
	xor.b32  	%r244, %r241, -1732584194;
	xor.b32  	%r245, %r240, -1732584194;
	xor.b32  	%r246, %r239, -1732584194;
	add.s32 	%r247, %r1555, %r246;
	add.s32 	%r248, %r1555, %r245;
	add.s32 	%r249, %r1555, %r244;
	add.s32 	%r250, %r1555, %r243;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 7;
	shr.b32 	%rhs, %r250, 25;
	add.u32 	%r251, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r249, 7;
	shr.b32 	%rhs, %r249, 25;
	add.u32 	%r252, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r248, 7;
	shr.b32 	%rhs, %r248, 25;
	add.u32 	%r253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r247, 7;
	shr.b32 	%rhs, %r247, 25;
	add.u32 	%r254, %lhs, %rhs;
	}
	xor.b32  	%r255, %r235, -271733879;
	xor.b32  	%r256, %r236, -271733879;
	xor.b32  	%r257, %r237, -271733879;
	xor.b32  	%r258, %r238, -271733879;
	and.b32  	%r259, %r258, %r254;
	and.b32  	%r260, %r257, %r253;
	and.b32  	%r261, %r256, %r252;
	and.b32  	%r262, %r255, %r251;
	xor.b32  	%r263, %r262, -271733879;
	xor.b32  	%r264, %r261, -271733879;
	xor.b32  	%r265, %r260, -271733879;
	xor.b32  	%r266, %r259, -271733879;
	add.s32 	%r267, %r1556, %r266;
	add.s32 	%r268, %r1556, %r265;
	add.s32 	%r269, %r1556, %r264;
	add.s32 	%r270, %r1556, %r263;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r270, 11;
	shr.b32 	%rhs, %r270, 21;
	add.u32 	%r271, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r269, 11;
	shr.b32 	%rhs, %r269, 21;
	add.u32 	%r272, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 11;
	shr.b32 	%rhs, %r268, 21;
	add.u32 	%r273, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r267, 11;
	shr.b32 	%rhs, %r267, 21;
	add.u32 	%r274, %lhs, %rhs;
	}
	xor.b32  	%r275, %r235, %r251;
	xor.b32  	%r276, %r236, %r252;
	xor.b32  	%r277, %r237, %r253;
	xor.b32  	%r278, %r238, %r254;
	and.b32  	%r279, %r278, %r274;
	and.b32  	%r280, %r277, %r273;
	and.b32  	%r281, %r276, %r272;
	and.b32  	%r282, %r275, %r271;
	xor.b32  	%r283, %r282, %r235;
	xor.b32  	%r284, %r281, %r236;
	xor.b32  	%r285, %r280, %r237;
	xor.b32  	%r286, %r279, %r238;
	add.s32 	%r287, %r1557, %r286;
	add.s32 	%r288, %r1557, %r285;
	add.s32 	%r289, %r1557, %r284;
	add.s32 	%r290, %r1557, %r283;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r290, 19;
	shr.b32 	%rhs, %r290, 13;
	add.u32 	%r291, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r289, 19;
	shr.b32 	%rhs, %r289, 13;
	add.u32 	%r292, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 19;
	shr.b32 	%rhs, %r288, 13;
	add.u32 	%r293, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r287, 19;
	shr.b32 	%rhs, %r287, 13;
	add.u32 	%r294, %lhs, %rhs;
	}
	add.s32 	%r295, %r235, %r21;
	add.s32 	%r296, %r236, %r21;
	add.s32 	%r297, %r237, %r21;
	add.s32 	%r298, %r238, %r21;
	xor.b32  	%r299, %r251, %r271;
	xor.b32  	%r300, %r252, %r272;
	xor.b32  	%r301, %r253, %r273;
	xor.b32  	%r302, %r254, %r274;
	and.b32  	%r303, %r302, %r294;
	and.b32  	%r304, %r301, %r293;
	and.b32  	%r305, %r300, %r292;
	and.b32  	%r306, %r299, %r291;
	xor.b32  	%r307, %r306, %r251;
	xor.b32  	%r308, %r305, %r252;
	xor.b32  	%r309, %r304, %r253;
	xor.b32  	%r310, %r303, %r254;
	add.s32 	%r311, %r298, %r310;
	add.s32 	%r312, %r297, %r309;
	add.s32 	%r313, %r296, %r308;
	add.s32 	%r314, %r295, %r307;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 3;
	shr.b32 	%rhs, %r314, 29;
	add.u32 	%r315, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 3;
	shr.b32 	%rhs, %r313, 29;
	add.u32 	%r316, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r312, 3;
	shr.b32 	%rhs, %r312, 29;
	add.u32 	%r317, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r311, 3;
	shr.b32 	%rhs, %r311, 29;
	add.u32 	%r318, %lhs, %rhs;
	}
	add.s32 	%r319, %r251, %r25;
	add.s32 	%r320, %r252, %r25;
	add.s32 	%r321, %r253, %r25;
	add.s32 	%r322, %r254, %r25;
	xor.b32  	%r323, %r271, %r291;
	xor.b32  	%r324, %r272, %r292;
	xor.b32  	%r325, %r273, %r293;
	xor.b32  	%r326, %r274, %r294;
	and.b32  	%r327, %r326, %r318;
	and.b32  	%r328, %r325, %r317;
	and.b32  	%r329, %r324, %r316;
	and.b32  	%r330, %r323, %r315;
	xor.b32  	%r331, %r330, %r271;
	xor.b32  	%r332, %r329, %r272;
	xor.b32  	%r333, %r328, %r273;
	xor.b32  	%r334, %r327, %r274;
	add.s32 	%r335, %r322, %r334;
	add.s32 	%r336, %r321, %r333;
	add.s32 	%r337, %r320, %r332;
	add.s32 	%r338, %r319, %r331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 7;
	shr.b32 	%rhs, %r338, 25;
	add.u32 	%r339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 7;
	shr.b32 	%rhs, %r337, 25;
	add.u32 	%r340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r336, 7;
	shr.b32 	%rhs, %r336, 25;
	add.u32 	%r341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 7;
	shr.b32 	%rhs, %r335, 25;
	add.u32 	%r342, %lhs, %rhs;
	}
	add.s32 	%r343, %r271, %r29;
	add.s32 	%r344, %r272, %r29;
	add.s32 	%r345, %r273, %r29;
	add.s32 	%r346, %r274, %r29;
	xor.b32  	%r347, %r291, %r315;
	xor.b32  	%r348, %r292, %r316;
	xor.b32  	%r349, %r293, %r317;
	xor.b32  	%r350, %r294, %r318;
	and.b32  	%r351, %r350, %r342;
	and.b32  	%r352, %r349, %r341;
	and.b32  	%r353, %r348, %r340;
	and.b32  	%r354, %r347, %r339;
	xor.b32  	%r355, %r354, %r291;
	xor.b32  	%r356, %r353, %r292;
	xor.b32  	%r357, %r352, %r293;
	xor.b32  	%r358, %r351, %r294;
	add.s32 	%r359, %r346, %r358;
	add.s32 	%r360, %r345, %r357;
	add.s32 	%r361, %r344, %r356;
	add.s32 	%r362, %r343, %r355;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r362, 11;
	shr.b32 	%rhs, %r362, 21;
	add.u32 	%r363, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r361, 11;
	shr.b32 	%rhs, %r361, 21;
	add.u32 	%r364, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r360, 11;
	shr.b32 	%rhs, %r360, 21;
	add.u32 	%r365, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r359, 11;
	shr.b32 	%rhs, %r359, 21;
	add.u32 	%r366, %lhs, %rhs;
	}
	add.s32 	%r367, %r291, %r33;
	add.s32 	%r368, %r292, %r33;
	add.s32 	%r369, %r293, %r33;
	add.s32 	%r370, %r294, %r33;
	xor.b32  	%r371, %r315, %r339;
	xor.b32  	%r372, %r316, %r340;
	xor.b32  	%r373, %r317, %r341;
	xor.b32  	%r374, %r318, %r342;
	and.b32  	%r375, %r374, %r366;
	and.b32  	%r376, %r373, %r365;
	and.b32  	%r377, %r372, %r364;
	and.b32  	%r378, %r371, %r363;
	xor.b32  	%r379, %r378, %r315;
	xor.b32  	%r380, %r377, %r316;
	xor.b32  	%r381, %r376, %r317;
	xor.b32  	%r382, %r375, %r318;
	add.s32 	%r383, %r370, %r382;
	add.s32 	%r384, %r369, %r381;
	add.s32 	%r385, %r368, %r380;
	add.s32 	%r386, %r367, %r379;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 19;
	shr.b32 	%rhs, %r386, 13;
	add.u32 	%r387, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r385, 19;
	shr.b32 	%rhs, %r385, 13;
	add.u32 	%r388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r384, 19;
	shr.b32 	%rhs, %r384, 13;
	add.u32 	%r389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r383, 19;
	shr.b32 	%rhs, %r383, 13;
	add.u32 	%r390, %lhs, %rhs;
	}
	xor.b32  	%r391, %r339, %r363;
	xor.b32  	%r392, %r340, %r364;
	xor.b32  	%r393, %r341, %r365;
	xor.b32  	%r394, %r342, %r366;
	and.b32  	%r395, %r394, %r390;
	and.b32  	%r396, %r393, %r389;
	and.b32  	%r397, %r392, %r388;
	and.b32  	%r398, %r391, %r387;
	xor.b32  	%r399, %r398, %r339;
	xor.b32  	%r400, %r397, %r340;
	xor.b32  	%r401, %r396, %r341;
	xor.b32  	%r402, %r395, %r342;
	add.s32 	%r403, %r318, %r402;
	add.s32 	%r404, %r317, %r401;
	add.s32 	%r405, %r316, %r400;
	add.s32 	%r406, %r315, %r399;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r406, 3;
	shr.b32 	%rhs, %r406, 29;
	add.u32 	%r407, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r405, 3;
	shr.b32 	%rhs, %r405, 29;
	add.u32 	%r408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r404, 3;
	shr.b32 	%rhs, %r404, 29;
	add.u32 	%r409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r403, 3;
	shr.b32 	%rhs, %r403, 29;
	add.u32 	%r410, %lhs, %rhs;
	}
	xor.b32  	%r411, %r363, %r387;
	xor.b32  	%r412, %r364, %r388;
	xor.b32  	%r413, %r365, %r389;
	xor.b32  	%r414, %r366, %r390;
	and.b32  	%r415, %r414, %r410;
	and.b32  	%r416, %r413, %r409;
	and.b32  	%r417, %r412, %r408;
	and.b32  	%r418, %r411, %r407;
	xor.b32  	%r419, %r418, %r363;
	xor.b32  	%r420, %r417, %r364;
	xor.b32  	%r421, %r416, %r365;
	xor.b32  	%r422, %r415, %r366;
	add.s32 	%r423, %r342, %r422;
	add.s32 	%r424, %r341, %r421;
	add.s32 	%r425, %r340, %r420;
	add.s32 	%r426, %r339, %r419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 7;
	shr.b32 	%rhs, %r426, 25;
	add.u32 	%r427, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 7;
	shr.b32 	%rhs, %r425, 25;
	add.u32 	%r428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 7;
	shr.b32 	%rhs, %r424, 25;
	add.u32 	%r429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r423, 7;
	shr.b32 	%rhs, %r423, 25;
	add.u32 	%r430, %lhs, %rhs;
	}
	xor.b32  	%r431, %r387, %r407;
	xor.b32  	%r432, %r388, %r408;
	xor.b32  	%r433, %r389, %r409;
	xor.b32  	%r434, %r390, %r410;
	and.b32  	%r435, %r434, %r430;
	and.b32  	%r436, %r433, %r429;
	and.b32  	%r437, %r432, %r428;
	and.b32  	%r438, %r431, %r427;
	xor.b32  	%r439, %r438, %r387;
	xor.b32  	%r440, %r437, %r388;
	xor.b32  	%r441, %r436, %r389;
	xor.b32  	%r442, %r435, %r390;
	add.s32 	%r443, %r366, %r442;
	add.s32 	%r444, %r365, %r441;
	add.s32 	%r445, %r364, %r440;
	add.s32 	%r446, %r363, %r439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r446, 11;
	shr.b32 	%rhs, %r446, 21;
	add.u32 	%r447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r445, 11;
	shr.b32 	%rhs, %r445, 21;
	add.u32 	%r448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r444, 11;
	shr.b32 	%rhs, %r444, 21;
	add.u32 	%r449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r443, 11;
	shr.b32 	%rhs, %r443, 21;
	add.u32 	%r450, %lhs, %rhs;
	}
	xor.b32  	%r451, %r407, %r427;
	xor.b32  	%r452, %r408, %r428;
	xor.b32  	%r453, %r409, %r429;
	xor.b32  	%r454, %r410, %r430;
	and.b32  	%r455, %r454, %r450;
	and.b32  	%r456, %r453, %r449;
	and.b32  	%r457, %r452, %r448;
	and.b32  	%r458, %r451, %r447;
	xor.b32  	%r459, %r458, %r407;
	xor.b32  	%r460, %r457, %r408;
	xor.b32  	%r461, %r456, %r409;
	xor.b32  	%r462, %r455, %r410;
	add.s32 	%r463, %r390, %r462;
	add.s32 	%r464, %r389, %r461;
	add.s32 	%r465, %r388, %r460;
	add.s32 	%r466, %r387, %r459;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r466, 19;
	shr.b32 	%rhs, %r466, 13;
	add.u32 	%r467, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r465, 19;
	shr.b32 	%rhs, %r465, 13;
	add.u32 	%r468, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r464, 19;
	shr.b32 	%rhs, %r464, 13;
	add.u32 	%r469, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 19;
	shr.b32 	%rhs, %r463, 13;
	add.u32 	%r470, %lhs, %rhs;
	}
	xor.b32  	%r471, %r427, %r447;
	xor.b32  	%r472, %r428, %r448;
	xor.b32  	%r473, %r429, %r449;
	xor.b32  	%r474, %r430, %r450;
	and.b32  	%r475, %r474, %r470;
	and.b32  	%r476, %r473, %r469;
	and.b32  	%r477, %r472, %r468;
	and.b32  	%r478, %r471, %r467;
	xor.b32  	%r479, %r478, %r427;
	xor.b32  	%r480, %r477, %r428;
	xor.b32  	%r481, %r476, %r429;
	xor.b32  	%r482, %r475, %r430;
	add.s32 	%r483, %r410, %r482;
	add.s32 	%r484, %r409, %r481;
	add.s32 	%r485, %r408, %r480;
	add.s32 	%r486, %r407, %r479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r486, 3;
	shr.b32 	%rhs, %r486, 29;
	add.u32 	%r487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 3;
	shr.b32 	%rhs, %r485, 29;
	add.u32 	%r488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 3;
	shr.b32 	%rhs, %r484, 29;
	add.u32 	%r489, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 3;
	shr.b32 	%rhs, %r483, 29;
	add.u32 	%r490, %lhs, %rhs;
	}
	xor.b32  	%r491, %r447, %r467;
	xor.b32  	%r492, %r448, %r468;
	xor.b32  	%r493, %r449, %r469;
	xor.b32  	%r494, %r450, %r470;
	and.b32  	%r495, %r494, %r490;
	and.b32  	%r496, %r493, %r489;
	and.b32  	%r497, %r492, %r488;
	and.b32  	%r498, %r491, %r487;
	xor.b32  	%r499, %r498, %r447;
	xor.b32  	%r500, %r497, %r448;
	xor.b32  	%r501, %r496, %r449;
	xor.b32  	%r502, %r495, %r450;
	add.s32 	%r503, %r430, %r502;
	add.s32 	%r504, %r429, %r501;
	add.s32 	%r505, %r428, %r500;
	add.s32 	%r506, %r427, %r499;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 7;
	shr.b32 	%rhs, %r506, 25;
	add.u32 	%r507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 7;
	shr.b32 	%rhs, %r505, 25;
	add.u32 	%r508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 7;
	shr.b32 	%rhs, %r504, 25;
	add.u32 	%r509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 7;
	shr.b32 	%rhs, %r503, 25;
	add.u32 	%r510, %lhs, %rhs;
	}
	add.s32 	%r511, %r447, %r37;
	add.s32 	%r512, %r448, %r37;
	add.s32 	%r513, %r449, %r37;
	add.s32 	%r514, %r450, %r37;
	xor.b32  	%r515, %r467, %r487;
	xor.b32  	%r516, %r468, %r488;
	xor.b32  	%r517, %r469, %r489;
	xor.b32  	%r518, %r470, %r490;
	and.b32  	%r519, %r518, %r510;
	and.b32  	%r520, %r517, %r509;
	and.b32  	%r521, %r516, %r508;
	and.b32  	%r522, %r515, %r507;
	xor.b32  	%r523, %r522, %r467;
	xor.b32  	%r524, %r521, %r468;
	xor.b32  	%r525, %r520, %r469;
	xor.b32  	%r526, %r519, %r470;
	add.s32 	%r527, %r514, %r526;
	add.s32 	%r528, %r513, %r525;
	add.s32 	%r529, %r512, %r524;
	add.s32 	%r530, %r511, %r523;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r530, 11;
	shr.b32 	%rhs, %r530, 21;
	add.u32 	%r531, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 11;
	shr.b32 	%rhs, %r529, 21;
	add.u32 	%r532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r528, 11;
	shr.b32 	%rhs, %r528, 21;
	add.u32 	%r533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r527, 11;
	shr.b32 	%rhs, %r527, 21;
	add.u32 	%r534, %lhs, %rhs;
	}
	xor.b32  	%r535, %r487, %r507;
	xor.b32  	%r536, %r488, %r508;
	xor.b32  	%r537, %r489, %r509;
	xor.b32  	%r538, %r490, %r510;
	and.b32  	%r539, %r538, %r534;
	and.b32  	%r540, %r537, %r533;
	and.b32  	%r541, %r536, %r532;
	and.b32  	%r542, %r535, %r531;
	xor.b32  	%r543, %r542, %r487;
	xor.b32  	%r544, %r541, %r488;
	xor.b32  	%r545, %r540, %r489;
	xor.b32  	%r546, %r539, %r490;
	add.s32 	%r547, %r470, %r546;
	add.s32 	%r548, %r469, %r545;
	add.s32 	%r549, %r468, %r544;
	add.s32 	%r550, %r467, %r543;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r547, 19;
	shr.b32 	%rhs, %r547, 13;
	add.u32 	%r551, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r548, 19;
	shr.b32 	%rhs, %r548, 13;
	add.u32 	%r552, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r549, 19;
	shr.b32 	%rhs, %r549, 13;
	add.u32 	%r553, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r550, 19;
	shr.b32 	%rhs, %r550, 13;
	add.u32 	%r554, %lhs, %rhs;
	}
	add.s32 	%r555, %r490, %r230;
	add.s32 	%r556, %r489, %r229;
	add.s32 	%r557, %r488, %r228;
	add.s32 	%r558, %r487, %r227;
	xor.b32  	%r559, %r554, %r507;
	xor.b32  	%r560, %r554, %r531;
	and.b32  	%r561, %r560, %r559;
	xor.b32  	%r562, %r561, %r554;
	add.s32 	%r563, %r558, %r562;
	xor.b32  	%r564, %r553, %r508;
	xor.b32  	%r565, %r553, %r532;
	and.b32  	%r566, %r565, %r564;
	xor.b32  	%r567, %r566, %r553;
	add.s32 	%r568, %r557, %r567;
	xor.b32  	%r569, %r552, %r509;
	xor.b32  	%r570, %r552, %r533;
	and.b32  	%r571, %r570, %r569;
	xor.b32  	%r572, %r571, %r552;
	add.s32 	%r573, %r556, %r572;
	xor.b32  	%r574, %r551, %r510;
	xor.b32  	%r575, %r551, %r534;
	and.b32  	%r576, %r575, %r574;
	xor.b32  	%r577, %r576, %r551;
	add.s32 	%r578, %r555, %r577;
	add.s32 	%r579, %r578, 1518500249;
	add.s32 	%r580, %r573, 1518500249;
	add.s32 	%r581, %r568, 1518500249;
	add.s32 	%r582, %r563, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 3;
	shr.b32 	%rhs, %r579, 29;
	add.u32 	%r583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r580, 3;
	shr.b32 	%rhs, %r580, 29;
	add.u32 	%r584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 3;
	shr.b32 	%rhs, %r581, 29;
	add.u32 	%r585, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r582, 3;
	shr.b32 	%rhs, %r582, 29;
	add.u32 	%r586, %lhs, %rhs;
	}
	add.s32 	%r587, %r507, %r1545;
	add.s32 	%r588, %r508, %r1545;
	add.s32 	%r589, %r509, %r1545;
	add.s32 	%r590, %r510, %r1545;
	xor.b32  	%r591, %r586, %r531;
	xor.b32  	%r592, %r585, %r532;
	xor.b32  	%r593, %r584, %r533;
	xor.b32  	%r594, %r583, %r534;
	xor.b32  	%r595, %r586, %r554;
	xor.b32  	%r596, %r585, %r553;
	xor.b32  	%r597, %r584, %r552;
	xor.b32  	%r598, %r583, %r551;
	and.b32  	%r599, %r598, %r594;
	and.b32  	%r600, %r597, %r593;
	and.b32  	%r601, %r596, %r592;
	and.b32  	%r602, %r595, %r591;
	xor.b32  	%r603, %r602, %r586;
	xor.b32  	%r604, %r601, %r585;
	xor.b32  	%r605, %r600, %r584;
	xor.b32  	%r606, %r599, %r583;
	add.s32 	%r607, %r590, %r606;
	add.s32 	%r608, %r589, %r605;
	add.s32 	%r609, %r588, %r604;
	add.s32 	%r610, %r587, %r603;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r607, 5;
	shr.b32 	%rhs, %r607, 27;
	add.u32 	%r611, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r608, 5;
	shr.b32 	%rhs, %r608, 27;
	add.u32 	%r612, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r609, 5;
	shr.b32 	%rhs, %r609, 27;
	add.u32 	%r613, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 5;
	shr.b32 	%rhs, %r610, 27;
	add.u32 	%r614, %lhs, %rhs;
	}
	xor.b32  	%r615, %r614, %r554;
	xor.b32  	%r616, %r614, %r586;
	and.b32  	%r617, %r616, %r615;
	xor.b32  	%r618, %r617, %r614;
	add.s32 	%r619, %r531, %r618;
	xor.b32  	%r620, %r613, %r553;
	xor.b32  	%r621, %r613, %r585;
	and.b32  	%r622, %r621, %r620;
	xor.b32  	%r623, %r622, %r613;
	add.s32 	%r624, %r532, %r623;
	xor.b32  	%r625, %r612, %r552;
	xor.b32  	%r626, %r612, %r584;
	and.b32  	%r627, %r626, %r625;
	xor.b32  	%r628, %r627, %r612;
	add.s32 	%r629, %r533, %r628;
	xor.b32  	%r630, %r611, %r551;
	xor.b32  	%r631, %r611, %r583;
	and.b32  	%r632, %r631, %r630;
	xor.b32  	%r633, %r632, %r611;
	add.s32 	%r634, %r534, %r633;
	add.s32 	%r635, %r634, 1518500249;
	add.s32 	%r636, %r629, 1518500249;
	add.s32 	%r637, %r624, 1518500249;
	add.s32 	%r638, %r619, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 9;
	shr.b32 	%rhs, %r635, 23;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 9;
	shr.b32 	%rhs, %r636, 23;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 9;
	shr.b32 	%rhs, %r637, 23;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 9;
	shr.b32 	%rhs, %r638, 23;
	add.u32 	%r642, %lhs, %rhs;
	}
	xor.b32  	%r643, %r642, %r586;
	xor.b32  	%r644, %r642, %r614;
	and.b32  	%r645, %r644, %r643;
	xor.b32  	%r646, %r645, %r642;
	add.s32 	%r647, %r554, %r646;
	xor.b32  	%r648, %r641, %r585;
	xor.b32  	%r649, %r641, %r613;
	and.b32  	%r650, %r649, %r648;
	xor.b32  	%r651, %r650, %r641;
	add.s32 	%r652, %r553, %r651;
	xor.b32  	%r653, %r640, %r584;
	xor.b32  	%r654, %r640, %r612;
	and.b32  	%r655, %r654, %r653;
	xor.b32  	%r656, %r655, %r640;
	add.s32 	%r657, %r552, %r656;
	xor.b32  	%r658, %r639, %r583;
	xor.b32  	%r659, %r639, %r611;
	and.b32  	%r660, %r659, %r658;
	xor.b32  	%r661, %r660, %r639;
	add.s32 	%r662, %r551, %r661;
	add.s32 	%r663, %r662, 1518500249;
	add.s32 	%r664, %r657, 1518500249;
	add.s32 	%r665, %r652, 1518500249;
	add.s32 	%r666, %r647, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r663, 13;
	shr.b32 	%rhs, %r663, 19;
	add.u32 	%r667, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r664, 13;
	shr.b32 	%rhs, %r664, 19;
	add.u32 	%r668, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r665, 13;
	shr.b32 	%rhs, %r665, 19;
	add.u32 	%r669, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 13;
	shr.b32 	%rhs, %r666, 19;
	add.u32 	%r670, %lhs, %rhs;
	}
	add.s32 	%r671, %r586, %r1558;
	add.s32 	%r672, %r585, %r1558;
	add.s32 	%r673, %r584, %r1558;
	add.s32 	%r674, %r583, %r1558;
	xor.b32  	%r675, %r670, %r614;
	xor.b32  	%r676, %r669, %r613;
	xor.b32  	%r677, %r668, %r612;
	xor.b32  	%r678, %r667, %r611;
	xor.b32  	%r679, %r670, %r642;
	xor.b32  	%r680, %r669, %r641;
	xor.b32  	%r681, %r668, %r640;
	xor.b32  	%r682, %r667, %r639;
	and.b32  	%r683, %r682, %r678;
	and.b32  	%r684, %r681, %r677;
	and.b32  	%r685, %r680, %r676;
	and.b32  	%r686, %r679, %r675;
	xor.b32  	%r687, %r686, %r670;
	xor.b32  	%r688, %r685, %r669;
	xor.b32  	%r689, %r684, %r668;
	xor.b32  	%r690, %r683, %r667;
	add.s32 	%r691, %r674, %r690;
	add.s32 	%r692, %r673, %r689;
	add.s32 	%r693, %r672, %r688;
	add.s32 	%r694, %r671, %r687;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 3;
	shr.b32 	%rhs, %r691, 29;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 3;
	shr.b32 	%rhs, %r692, 29;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 3;
	shr.b32 	%rhs, %r693, 29;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 3;
	shr.b32 	%rhs, %r694, 29;
	add.u32 	%r698, %lhs, %rhs;
	}
	add.s32 	%r699, %r614, %r1546;
	add.s32 	%r700, %r613, %r1546;
	add.s32 	%r701, %r612, %r1546;
	add.s32 	%r702, %r611, %r1546;
	xor.b32  	%r703, %r698, %r642;
	xor.b32  	%r704, %r697, %r641;
	xor.b32  	%r705, %r696, %r640;
	xor.b32  	%r706, %r695, %r639;
	xor.b32  	%r707, %r698, %r670;
	xor.b32  	%r708, %r697, %r669;
	xor.b32  	%r709, %r696, %r668;
	xor.b32  	%r710, %r695, %r667;
	and.b32  	%r711, %r710, %r706;
	and.b32  	%r712, %r709, %r705;
	and.b32  	%r713, %r708, %r704;
	and.b32  	%r714, %r707, %r703;
	xor.b32  	%r715, %r714, %r698;
	xor.b32  	%r716, %r713, %r697;
	xor.b32  	%r717, %r712, %r696;
	xor.b32  	%r718, %r711, %r695;
	add.s32 	%r719, %r702, %r718;
	add.s32 	%r720, %r701, %r717;
	add.s32 	%r721, %r700, %r716;
	add.s32 	%r722, %r699, %r715;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 5;
	shr.b32 	%rhs, %r719, 27;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 5;
	shr.b32 	%rhs, %r720, 27;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 5;
	shr.b32 	%rhs, %r721, 27;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 5;
	shr.b32 	%rhs, %r722, 27;
	add.u32 	%r726, %lhs, %rhs;
	}
	xor.b32  	%r727, %r726, %r670;
	xor.b32  	%r728, %r726, %r698;
	and.b32  	%r729, %r728, %r727;
	xor.b32  	%r730, %r729, %r726;
	add.s32 	%r731, %r642, %r730;
	xor.b32  	%r732, %r725, %r669;
	xor.b32  	%r733, %r725, %r697;
	and.b32  	%r734, %r733, %r732;
	xor.b32  	%r735, %r734, %r725;
	add.s32 	%r736, %r641, %r735;
	xor.b32  	%r737, %r724, %r668;
	xor.b32  	%r738, %r724, %r696;
	and.b32  	%r739, %r738, %r737;
	xor.b32  	%r740, %r739, %r724;
	add.s32 	%r741, %r640, %r740;
	xor.b32  	%r742, %r723, %r667;
	xor.b32  	%r743, %r723, %r695;
	and.b32  	%r744, %r743, %r742;
	xor.b32  	%r745, %r744, %r723;
	add.s32 	%r746, %r639, %r745;
	add.s32 	%r747, %r746, 1518500249;
	add.s32 	%r748, %r741, 1518500249;
	add.s32 	%r749, %r736, 1518500249;
	add.s32 	%r750, %r731, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 9;
	shr.b32 	%rhs, %r747, 23;
	add.u32 	%r751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 9;
	shr.b32 	%rhs, %r748, 23;
	add.u32 	%r752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 9;
	shr.b32 	%rhs, %r749, 23;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 9;
	shr.b32 	%rhs, %r750, 23;
	add.u32 	%r754, %lhs, %rhs;
	}
	xor.b32  	%r755, %r754, %r698;
	xor.b32  	%r756, %r754, %r726;
	and.b32  	%r757, %r756, %r755;
	xor.b32  	%r758, %r757, %r754;
	add.s32 	%r759, %r670, %r758;
	xor.b32  	%r760, %r753, %r697;
	xor.b32  	%r761, %r753, %r725;
	and.b32  	%r762, %r761, %r760;
	xor.b32  	%r763, %r762, %r753;
	add.s32 	%r764, %r669, %r763;
	xor.b32  	%r765, %r752, %r696;
	xor.b32  	%r766, %r752, %r724;
	and.b32  	%r767, %r766, %r765;
	xor.b32  	%r768, %r767, %r752;
	add.s32 	%r769, %r668, %r768;
	xor.b32  	%r770, %r751, %r695;
	xor.b32  	%r771, %r751, %r723;
	and.b32  	%r772, %r771, %r770;
	xor.b32  	%r773, %r772, %r751;
	add.s32 	%r774, %r667, %r773;
	add.s32 	%r775, %r774, 1518500249;
	add.s32 	%r776, %r769, 1518500249;
	add.s32 	%r777, %r764, 1518500249;
	add.s32 	%r778, %r759, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 13;
	shr.b32 	%rhs, %r775, 19;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 13;
	shr.b32 	%rhs, %r776, 19;
	add.u32 	%r780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 13;
	shr.b32 	%rhs, %r777, 19;
	add.u32 	%r781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 13;
	shr.b32 	%rhs, %r778, 19;
	add.u32 	%r782, %lhs, %rhs;
	}
	add.s32 	%r783, %r698, %r1559;
	add.s32 	%r784, %r697, %r1559;
	add.s32 	%r785, %r696, %r1559;
	add.s32 	%r786, %r695, %r1559;
	xor.b32  	%r787, %r782, %r726;
	xor.b32  	%r788, %r781, %r725;
	xor.b32  	%r789, %r780, %r724;
	xor.b32  	%r790, %r779, %r723;
	xor.b32  	%r791, %r782, %r754;
	xor.b32  	%r792, %r781, %r753;
	xor.b32  	%r793, %r780, %r752;
	xor.b32  	%r794, %r779, %r751;
	and.b32  	%r795, %r794, %r790;
	and.b32  	%r796, %r793, %r789;
	and.b32  	%r797, %r792, %r788;
	and.b32  	%r798, %r791, %r787;
	xor.b32  	%r799, %r798, %r782;
	xor.b32  	%r800, %r797, %r781;
	xor.b32  	%r801, %r796, %r780;
	xor.b32  	%r802, %r795, %r779;
	add.s32 	%r803, %r786, %r802;
	add.s32 	%r804, %r785, %r801;
	add.s32 	%r805, %r784, %r800;
	add.s32 	%r806, %r783, %r799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 3;
	shr.b32 	%rhs, %r803, 29;
	add.u32 	%r807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 3;
	shr.b32 	%rhs, %r804, 29;
	add.u32 	%r808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 3;
	shr.b32 	%rhs, %r805, 29;
	add.u32 	%r809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 3;
	shr.b32 	%rhs, %r806, 29;
	add.u32 	%r810, %lhs, %rhs;
	}
	add.s32 	%r811, %r726, %r1547;
	add.s32 	%r812, %r725, %r1547;
	add.s32 	%r813, %r724, %r1547;
	add.s32 	%r814, %r723, %r1547;
	xor.b32  	%r815, %r810, %r754;
	xor.b32  	%r816, %r809, %r753;
	xor.b32  	%r817, %r808, %r752;
	xor.b32  	%r818, %r807, %r751;
	xor.b32  	%r819, %r810, %r782;
	xor.b32  	%r820, %r809, %r781;
	xor.b32  	%r821, %r808, %r780;
	xor.b32  	%r822, %r807, %r779;
	and.b32  	%r823, %r822, %r818;
	and.b32  	%r824, %r821, %r817;
	and.b32  	%r825, %r820, %r816;
	and.b32  	%r826, %r819, %r815;
	xor.b32  	%r827, %r826, %r810;
	xor.b32  	%r828, %r825, %r809;
	xor.b32  	%r829, %r824, %r808;
	xor.b32  	%r830, %r823, %r807;
	add.s32 	%r831, %r814, %r830;
	add.s32 	%r832, %r813, %r829;
	add.s32 	%r833, %r812, %r828;
	add.s32 	%r834, %r811, %r827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 5;
	shr.b32 	%rhs, %r831, 27;
	add.u32 	%r835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 5;
	shr.b32 	%rhs, %r832, 27;
	add.u32 	%r836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 5;
	shr.b32 	%rhs, %r833, 27;
	add.u32 	%r837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 5;
	shr.b32 	%rhs, %r834, 27;
	add.u32 	%r838, %lhs, %rhs;
	}
	xor.b32  	%r839, %r838, %r782;
	xor.b32  	%r840, %r838, %r810;
	and.b32  	%r841, %r840, %r839;
	xor.b32  	%r842, %r841, %r838;
	add.s32 	%r843, %r754, %r842;
	xor.b32  	%r844, %r837, %r781;
	xor.b32  	%r845, %r837, %r809;
	and.b32  	%r846, %r845, %r844;
	xor.b32  	%r847, %r846, %r837;
	add.s32 	%r848, %r753, %r847;
	xor.b32  	%r849, %r836, %r780;
	xor.b32  	%r850, %r836, %r808;
	and.b32  	%r851, %r850, %r849;
	xor.b32  	%r852, %r851, %r836;
	add.s32 	%r853, %r752, %r852;
	xor.b32  	%r854, %r835, %r779;
	xor.b32  	%r855, %r835, %r807;
	and.b32  	%r856, %r855, %r854;
	xor.b32  	%r857, %r856, %r835;
	add.s32 	%r858, %r751, %r857;
	add.s32 	%r859, %r858, 1518500249;
	add.s32 	%r860, %r853, 1518500249;
	add.s32 	%r861, %r848, 1518500249;
	add.s32 	%r862, %r843, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 9;
	shr.b32 	%rhs, %r859, 23;
	add.u32 	%r863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 9;
	shr.b32 	%rhs, %r860, 23;
	add.u32 	%r864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 9;
	shr.b32 	%rhs, %r861, 23;
	add.u32 	%r865, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r862, 9;
	shr.b32 	%rhs, %r862, 23;
	add.u32 	%r866, %lhs, %rhs;
	}
	add.s32 	%r867, %r782, %r1548;
	add.s32 	%r868, %r781, %r1548;
	add.s32 	%r869, %r780, %r1548;
	add.s32 	%r870, %r779, %r1548;
	xor.b32  	%r871, %r866, %r810;
	xor.b32  	%r872, %r865, %r809;
	xor.b32  	%r873, %r864, %r808;
	xor.b32  	%r874, %r863, %r807;
	xor.b32  	%r875, %r866, %r838;
	xor.b32  	%r876, %r865, %r837;
	xor.b32  	%r877, %r864, %r836;
	xor.b32  	%r878, %r863, %r835;
	and.b32  	%r879, %r878, %r874;
	and.b32  	%r880, %r877, %r873;
	and.b32  	%r881, %r876, %r872;
	and.b32  	%r882, %r875, %r871;
	xor.b32  	%r883, %r882, %r866;
	xor.b32  	%r884, %r881, %r865;
	xor.b32  	%r885, %r880, %r864;
	xor.b32  	%r886, %r879, %r863;
	add.s32 	%r887, %r870, %r886;
	add.s32 	%r888, %r869, %r885;
	add.s32 	%r889, %r868, %r884;
	add.s32 	%r890, %r867, %r883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 13;
	shr.b32 	%rhs, %r887, 19;
	add.u32 	%r891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 13;
	shr.b32 	%rhs, %r888, 19;
	add.u32 	%r892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 13;
	shr.b32 	%rhs, %r889, 19;
	add.u32 	%r893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r890, 13;
	shr.b32 	%rhs, %r890, 19;
	add.u32 	%r894, %lhs, %rhs;
	}
	add.s32 	%r895, %r810, %r1560;
	add.s32 	%r896, %r809, %r1560;
	add.s32 	%r897, %r808, %r1560;
	add.s32 	%r898, %r807, %r1560;
	xor.b32  	%r899, %r894, %r838;
	xor.b32  	%r900, %r893, %r837;
	xor.b32  	%r901, %r892, %r836;
	xor.b32  	%r902, %r891, %r835;
	xor.b32  	%r903, %r894, %r866;
	xor.b32  	%r904, %r893, %r865;
	xor.b32  	%r905, %r892, %r864;
	xor.b32  	%r906, %r891, %r863;
	and.b32  	%r907, %r906, %r902;
	and.b32  	%r908, %r905, %r901;
	and.b32  	%r909, %r904, %r900;
	and.b32  	%r910, %r903, %r899;
	xor.b32  	%r911, %r910, %r894;
	xor.b32  	%r912, %r909, %r893;
	xor.b32  	%r913, %r908, %r892;
	xor.b32  	%r914, %r907, %r891;
	add.s32 	%r915, %r898, %r914;
	add.s32 	%r916, %r897, %r913;
	add.s32 	%r917, %r896, %r912;
	add.s32 	%r918, %r895, %r911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r915, 3;
	shr.b32 	%rhs, %r915, 29;
	add.u32 	%r919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 3;
	shr.b32 	%rhs, %r916, 29;
	add.u32 	%r920, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 3;
	shr.b32 	%rhs, %r917, 29;
	add.u32 	%r921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r918, 3;
	shr.b32 	%rhs, %r918, 29;
	add.u32 	%r922, %lhs, %rhs;
	}
	add.s32 	%r923, %r838, %r1549;
	add.s32 	%r924, %r837, %r1549;
	add.s32 	%r925, %r836, %r1549;
	add.s32 	%r926, %r835, %r1549;
	xor.b32  	%r927, %r922, %r866;
	xor.b32  	%r928, %r921, %r865;
	xor.b32  	%r929, %r920, %r864;
	xor.b32  	%r930, %r919, %r863;
	xor.b32  	%r931, %r922, %r894;
	xor.b32  	%r932, %r921, %r893;
	xor.b32  	%r933, %r920, %r892;
	xor.b32  	%r934, %r919, %r891;
	and.b32  	%r935, %r934, %r930;
	and.b32  	%r936, %r933, %r929;
	and.b32  	%r937, %r932, %r928;
	and.b32  	%r938, %r931, %r927;
	xor.b32  	%r939, %r938, %r922;
	xor.b32  	%r940, %r937, %r921;
	xor.b32  	%r941, %r936, %r920;
	xor.b32  	%r942, %r935, %r919;
	add.s32 	%r943, %r926, %r942;
	add.s32 	%r944, %r925, %r941;
	add.s32 	%r945, %r924, %r940;
	add.s32 	%r946, %r923, %r939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 5;
	shr.b32 	%rhs, %r943, 27;
	add.u32 	%r947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 5;
	shr.b32 	%rhs, %r944, 27;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 5;
	shr.b32 	%rhs, %r945, 27;
	add.u32 	%r949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 5;
	shr.b32 	%rhs, %r946, 27;
	add.u32 	%r950, %lhs, %rhs;
	}
	xor.b32  	%r951, %r950, %r894;
	xor.b32  	%r952, %r950, %r922;
	and.b32  	%r953, %r952, %r951;
	xor.b32  	%r954, %r953, %r950;
	add.s32 	%r955, %r866, %r954;
	xor.b32  	%r956, %r949, %r893;
	xor.b32  	%r957, %r949, %r921;
	and.b32  	%r958, %r957, %r956;
	xor.b32  	%r959, %r958, %r949;
	add.s32 	%r960, %r865, %r959;
	xor.b32  	%r961, %r948, %r892;
	xor.b32  	%r962, %r948, %r920;
	and.b32  	%r963, %r962, %r961;
	xor.b32  	%r964, %r963, %r948;
	add.s32 	%r965, %r864, %r964;
	xor.b32  	%r966, %r947, %r891;
	xor.b32  	%r967, %r947, %r919;
	and.b32  	%r968, %r967, %r966;
	xor.b32  	%r969, %r968, %r947;
	add.s32 	%r970, %r863, %r969;
	add.s32 	%r971, %r970, 1518500249;
	add.s32 	%r972, %r965, 1518500249;
	add.s32 	%r973, %r960, 1518500249;
	add.s32 	%r974, %r955, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 9;
	shr.b32 	%rhs, %r971, 23;
	add.u32 	%r975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 9;
	shr.b32 	%rhs, %r972, 23;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 9;
	shr.b32 	%rhs, %r973, 23;
	add.u32 	%r977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 9;
	shr.b32 	%rhs, %r974, 23;
	add.u32 	%r978, %lhs, %rhs;
	}
	xor.b32  	%r979, %r978, %r922;
	xor.b32  	%r980, %r978, %r950;
	and.b32  	%r981, %r980, %r979;
	xor.b32  	%r982, %r981, %r978;
	add.s32 	%r983, %r894, %r982;
	xor.b32  	%r984, %r977, %r921;
	xor.b32  	%r985, %r977, %r949;
	and.b32  	%r986, %r985, %r984;
	xor.b32  	%r987, %r986, %r977;
	add.s32 	%r988, %r893, %r987;
	xor.b32  	%r989, %r976, %r920;
	xor.b32  	%r990, %r976, %r948;
	and.b32  	%r991, %r990, %r989;
	xor.b32  	%r992, %r991, %r976;
	add.s32 	%r993, %r892, %r992;
	xor.b32  	%r994, %r975, %r919;
	xor.b32  	%r995, %r975, %r947;
	and.b32  	%r996, %r995, %r994;
	xor.b32  	%r997, %r996, %r975;
	add.s32 	%r998, %r891, %r997;
	add.s32 	%r999, %r998, 1518500249;
	add.s32 	%r1000, %r993, 1518500249;
	add.s32 	%r1001, %r988, 1518500249;
	add.s32 	%r1002, %r983, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 13;
	shr.b32 	%rhs, %r999, 19;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 13;
	shr.b32 	%rhs, %r1000, 19;
	add.u32 	%r1004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 13;
	shr.b32 	%rhs, %r1001, 19;
	add.u32 	%r1005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 13;
	shr.b32 	%rhs, %r1002, 19;
	add.u32 	%r1006, %lhs, %rhs;
	}
	add.s32 	%r1007, %r919, %r230;
	add.s32 	%r1008, %r920, %r229;
	add.s32 	%r1009, %r921, %r228;
	add.s32 	%r1010, %r922, %r227;
	xor.b32  	%r1011, %r1006, %r978;
	xor.b32  	%r1012, %r1011, %r950;
	add.s32 	%r1013, %r1010, %r1012;
	xor.b32  	%r1014, %r1005, %r977;
	xor.b32  	%r1015, %r1014, %r949;
	add.s32 	%r1016, %r1009, %r1015;
	xor.b32  	%r1017, %r1004, %r976;
	xor.b32  	%r1018, %r1017, %r948;
	add.s32 	%r1019, %r1008, %r1018;
	xor.b32  	%r1020, %r1003, %r975;
	xor.b32  	%r1021, %r1020, %r947;
	add.s32 	%r1022, %r1007, %r1021;
	add.s32 	%r1023, %r1022, 1859775393;
	add.s32 	%r1024, %r1019, 1859775393;
	add.s32 	%r1025, %r1016, 1859775393;
	add.s32 	%r1026, %r1013, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 3;
	shr.b32 	%rhs, %r1023, 29;
	add.u32 	%r1027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 3;
	shr.b32 	%rhs, %r1024, 29;
	add.u32 	%r1028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 3;
	shr.b32 	%rhs, %r1025, 29;
	add.u32 	%r1029, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1026, 3;
	shr.b32 	%rhs, %r1026, 29;
	add.u32 	%r1030, %lhs, %rhs;
	}
	xor.b32  	%r1031, %r1030, %r1006;
	xor.b32  	%r1032, %r1031, %r978;
	add.s32 	%r1033, %r950, %r1032;
	xor.b32  	%r1034, %r1029, %r1005;
	xor.b32  	%r1035, %r1034, %r977;
	add.s32 	%r1036, %r949, %r1035;
	xor.b32  	%r1037, %r1028, %r1004;
	xor.b32  	%r1038, %r1037, %r976;
	add.s32 	%r1039, %r948, %r1038;
	xor.b32  	%r1040, %r1027, %r1003;
	xor.b32  	%r1041, %r1040, %r975;
	add.s32 	%r1042, %r947, %r1041;
	add.s32 	%r1043, %r1042, 1859775393;
	add.s32 	%r1044, %r1039, 1859775393;
	add.s32 	%r1045, %r1036, 1859775393;
	add.s32 	%r1046, %r1033, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 9;
	shr.b32 	%rhs, %r1046, 23;
	add.u32 	%r1047, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 9;
	shr.b32 	%rhs, %r1045, 23;
	add.u32 	%r1048, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 9;
	shr.b32 	%rhs, %r1044, 23;
	add.u32 	%r1049, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1043, 9;
	shr.b32 	%rhs, %r1043, 23;
	add.u32 	%r1050, %lhs, %rhs;
	}
	add.s32 	%r1051, %r978, %r1550;
	add.s32 	%r1052, %r977, %r1550;
	add.s32 	%r1053, %r976, %r1550;
	add.s32 	%r1054, %r975, %r1550;
	xor.b32  	%r1055, %r1050, %r1027;
	xor.b32  	%r1056, %r1049, %r1028;
	xor.b32  	%r1057, %r1048, %r1029;
	xor.b32  	%r1058, %r1047, %r1030;
	xor.b32  	%r1059, %r1058, %r1006;
	xor.b32  	%r1060, %r1057, %r1005;
	xor.b32  	%r1061, %r1056, %r1004;
	xor.b32  	%r1062, %r1055, %r1003;
	add.s32 	%r1063, %r1054, %r1062;
	add.s32 	%r1064, %r1053, %r1061;
	add.s32 	%r1065, %r1052, %r1060;
	add.s32 	%r1066, %r1051, %r1059;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1063, 11;
	shr.b32 	%rhs, %r1063, 21;
	add.u32 	%r1067, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1064, 11;
	shr.b32 	%rhs, %r1064, 21;
	add.u32 	%r1068, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1065, 11;
	shr.b32 	%rhs, %r1065, 21;
	add.u32 	%r1069, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1066, 11;
	shr.b32 	%rhs, %r1066, 21;
	add.u32 	%r1070, %lhs, %rhs;
	}
	xor.b32  	%r1071, %r1070, %r1047;
	xor.b32  	%r1072, %r1071, %r1030;
	add.s32 	%r1073, %r1006, %r1072;
	xor.b32  	%r1074, %r1069, %r1048;
	xor.b32  	%r1075, %r1074, %r1029;
	add.s32 	%r1076, %r1005, %r1075;
	xor.b32  	%r1077, %r1068, %r1049;
	xor.b32  	%r1078, %r1077, %r1028;
	add.s32 	%r1079, %r1004, %r1078;
	xor.b32  	%r1080, %r1067, %r1050;
	xor.b32  	%r1081, %r1080, %r1027;
	add.s32 	%r1082, %r1003, %r1081;
	add.s32 	%r1083, %r1082, 1859775393;
	add.s32 	%r1084, %r1079, 1859775393;
	add.s32 	%r1085, %r1076, 1859775393;
	add.s32 	%r1086, %r1073, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1086, 15;
	shr.b32 	%rhs, %r1086, 17;
	add.u32 	%r1087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 15;
	shr.b32 	%rhs, %r1085, 17;
	add.u32 	%r1088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 15;
	shr.b32 	%rhs, %r1084, 17;
	add.u32 	%r1089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1083, 15;
	shr.b32 	%rhs, %r1083, 17;
	add.u32 	%r1090, %lhs, %rhs;
	}
	add.s32 	%r1091, %r1030, %r1561;
	add.s32 	%r1092, %r1029, %r1561;
	add.s32 	%r1093, %r1028, %r1561;
	add.s32 	%r1094, %r1027, %r1561;
	xor.b32  	%r1095, %r1090, %r1067;
	xor.b32  	%r1096, %r1089, %r1068;
	xor.b32  	%r1097, %r1088, %r1069;
	xor.b32  	%r1098, %r1087, %r1070;
	xor.b32  	%r1099, %r1098, %r1047;
	xor.b32  	%r1100, %r1097, %r1048;
	xor.b32  	%r1101, %r1096, %r1049;
	xor.b32  	%r1102, %r1095, %r1050;
	add.s32 	%r1103, %r1094, %r1102;
	add.s32 	%r1104, %r1093, %r1101;
	add.s32 	%r1105, %r1092, %r1100;
	add.s32 	%r1106, %r1091, %r1099;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 3;
	shr.b32 	%rhs, %r1103, 29;
	add.u32 	%r1107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 3;
	shr.b32 	%rhs, %r1104, 29;
	add.u32 	%r1108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 3;
	shr.b32 	%rhs, %r1105, 29;
	add.u32 	%r1109, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1106, 3;
	shr.b32 	%rhs, %r1106, 29;
	add.u32 	%r1110, %lhs, %rhs;
	}
	xor.b32  	%r1111, %r1110, %r1087;
	xor.b32  	%r1112, %r1111, %r1070;
	add.s32 	%r1113, %r1047, %r1112;
	xor.b32  	%r1114, %r1109, %r1088;
	xor.b32  	%r1115, %r1114, %r1069;
	add.s32 	%r1116, %r1048, %r1115;
	xor.b32  	%r1117, %r1108, %r1089;
	xor.b32  	%r1118, %r1117, %r1068;
	add.s32 	%r1119, %r1049, %r1118;
	xor.b32  	%r1120, %r1107, %r1090;
	xor.b32  	%r1121, %r1120, %r1067;
	add.s32 	%r1122, %r1050, %r1121;
	add.s32 	%r1123, %r1122, 1859775393;
	add.s32 	%r1124, %r1119, 1859775393;
	add.s32 	%r1125, %r1116, 1859775393;
	add.s32 	%r1126, %r1113, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1126, 9;
	shr.b32 	%rhs, %r1126, 23;
	add.u32 	%r1127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1125, 9;
	shr.b32 	%rhs, %r1125, 23;
	add.u32 	%r1128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 9;
	shr.b32 	%rhs, %r1124, 23;
	add.u32 	%r1129, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1123, 9;
	shr.b32 	%rhs, %r1123, 23;
	add.u32 	%r1130, %lhs, %rhs;
	}
	add.s32 	%r1131, %r1070, %r1551;
	add.s32 	%r1132, %r1069, %r1551;
	add.s32 	%r1133, %r1068, %r1551;
	add.s32 	%r1134, %r1067, %r1551;
	xor.b32  	%r1135, %r1130, %r1107;
	xor.b32  	%r1136, %r1129, %r1108;
	xor.b32  	%r1137, %r1128, %r1109;
	xor.b32  	%r1138, %r1127, %r1110;
	xor.b32  	%r1139, %r1138, %r1087;
	xor.b32  	%r1140, %r1137, %r1088;
	xor.b32  	%r1141, %r1136, %r1089;
	xor.b32  	%r1142, %r1135, %r1090;
	add.s32 	%r1143, %r1134, %r1142;
	add.s32 	%r1144, %r1133, %r1141;
	add.s32 	%r1145, %r1132, %r1140;
	add.s32 	%r1146, %r1131, %r1139;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1146, 11;
	shr.b32 	%rhs, %r1146, 21;
	add.u32 	%r1147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 11;
	shr.b32 	%rhs, %r1145, 21;
	add.u32 	%r1148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 11;
	shr.b32 	%rhs, %r1144, 21;
	add.u32 	%r1149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 11;
	shr.b32 	%rhs, %r1143, 21;
	add.u32 	%r1150, %lhs, %rhs;
	}
	add.s32 	%r1151, %r1087, %r1552;
	add.s32 	%r1152, %r1088, %r1552;
	add.s32 	%r1153, %r1089, %r1552;
	add.s32 	%r1154, %r1090, %r1552;
	xor.b32  	%r1155, %r1150, %r1130;
	xor.b32  	%r1156, %r1149, %r1129;
	xor.b32  	%r1157, %r1148, %r1128;
	xor.b32  	%r1158, %r1147, %r1127;
	xor.b32  	%r1159, %r1158, %r1110;
	xor.b32  	%r1160, %r1157, %r1109;
	xor.b32  	%r1161, %r1156, %r1108;
	xor.b32  	%r1162, %r1155, %r1107;
	add.s32 	%r1163, %r1154, %r1162;
	add.s32 	%r1164, %r1153, %r1161;
	add.s32 	%r1165, %r1152, %r1160;
	add.s32 	%r1166, %r1151, %r1159;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1166, 15;
	shr.b32 	%rhs, %r1166, 17;
	add.u32 	%r1167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1165, 15;
	shr.b32 	%rhs, %r1165, 17;
	add.u32 	%r1168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 15;
	shr.b32 	%rhs, %r1164, 17;
	add.u32 	%r1169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 15;
	shr.b32 	%rhs, %r1163, 17;
	add.u32 	%r1170, %lhs, %rhs;
	}
	add.s32 	%r1171, %r1110, %r1562;
	add.s32 	%r1172, %r1109, %r1562;
	add.s32 	%r1173, %r1108, %r1562;
	add.s32 	%r1174, %r1107, %r1562;
	xor.b32  	%r1175, %r1170, %r1150;
	xor.b32  	%r1176, %r1169, %r1149;
	xor.b32  	%r1177, %r1168, %r1148;
	xor.b32  	%r1178, %r1167, %r1147;
	xor.b32  	%r1179, %r1178, %r1127;
	xor.b32  	%r1180, %r1177, %r1128;
	xor.b32  	%r1181, %r1176, %r1129;
	xor.b32  	%r1182, %r1175, %r1130;
	add.s32 	%r1183, %r1174, %r1182;
	add.s32 	%r1184, %r1173, %r1181;
	add.s32 	%r1185, %r1172, %r1180;
	add.s32 	%r1186, %r1171, %r1179;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 3;
	shr.b32 	%rhs, %r1183, 29;
	add.u32 	%r1187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1184, 3;
	shr.b32 	%rhs, %r1184, 29;
	add.u32 	%r1188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 3;
	shr.b32 	%rhs, %r1185, 29;
	add.u32 	%r1189, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1186, 3;
	shr.b32 	%rhs, %r1186, 29;
	add.u32 	%r1190, %lhs, %rhs;
	}
	xor.b32  	%r1191, %r1190, %r1167;
	xor.b32  	%r1192, %r1191, %r1147;
	add.s32 	%r1193, %r1127, %r1192;
	xor.b32  	%r1194, %r1189, %r1168;
	xor.b32  	%r1195, %r1194, %r1148;
	add.s32 	%r1196, %r1128, %r1195;
	xor.b32  	%r1197, %r1188, %r1169;
	xor.b32  	%r1198, %r1197, %r1149;
	add.s32 	%r1199, %r1129, %r1198;
	xor.b32  	%r1200, %r1187, %r1170;
	xor.b32  	%r1201, %r1200, %r1150;
	add.s32 	%r1202, %r1130, %r1201;
	add.s32 	%r1203, %r1202, 1859775393;
	add.s32 	%r1204, %r1199, 1859775393;
	add.s32 	%r1205, %r1196, 1859775393;
	add.s32 	%r1206, %r1193, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1206, 9;
	shr.b32 	%rhs, %r1206, 23;
	add.u32 	%r1207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1205, 9;
	shr.b32 	%rhs, %r1205, 23;
	add.u32 	%r1208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 9;
	shr.b32 	%rhs, %r1204, 23;
	add.u32 	%r1209, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1203, 9;
	shr.b32 	%rhs, %r1203, 23;
	add.u32 	%r1210, %lhs, %rhs;
	}
	add.s32 	%r1211, %r1147, %r1553;
	add.s32 	%r1212, %r1148, %r1553;
	add.s32 	%r1213, %r1149, %r1553;
	add.s32 	%r1214, %r1150, %r1553;
	xor.b32  	%r1215, %r1210, %r1187;
	xor.b32  	%r1216, %r1209, %r1188;
	xor.b32  	%r1217, %r1208, %r1189;
	xor.b32  	%r1218, %r1207, %r1190;
	xor.b32  	%r1219, %r1218, %r1167;
	xor.b32  	%r1220, %r1217, %r1168;
	xor.b32  	%r1221, %r1216, %r1169;
	xor.b32  	%r1222, %r1215, %r1170;
	add.s32 	%r1223, %r1214, %r1222;
	add.s32 	%r1224, %r1213, %r1221;
	add.s32 	%r1225, %r1212, %r1220;
	add.s32 	%r1226, %r1211, %r1219;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1223, 11;
	shr.b32 	%rhs, %r1223, 21;
	add.u32 	%r1227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 11;
	shr.b32 	%rhs, %r1224, 21;
	add.u32 	%r1228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 11;
	shr.b32 	%rhs, %r1225, 21;
	add.u32 	%r1229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1226, 11;
	shr.b32 	%rhs, %r1226, 21;
	add.u32 	%r1230, %lhs, %rhs;
	}
	xor.b32  	%r1231, %r1230, %r1207;
	xor.b32  	%r1232, %r1231, %r1190;
	add.s32 	%r1233, %r1167, %r1232;
	xor.b32  	%r1234, %r1229, %r1208;
	xor.b32  	%r1235, %r1234, %r1189;
	add.s32 	%r1236, %r1168, %r1235;
	xor.b32  	%r1237, %r1228, %r1209;
	xor.b32  	%r1238, %r1237, %r1188;
	add.s32 	%r1239, %r1169, %r1238;
	xor.b32  	%r1240, %r1227, %r1210;
	xor.b32  	%r1241, %r1240, %r1187;
	add.s32 	%r1242, %r1170, %r1241;
	add.s32 	%r1243, %r1242, 1859775393;
	add.s32 	%r1244, %r1239, 1859775393;
	add.s32 	%r1245, %r1236, 1859775393;
	add.s32 	%r1246, %r1233, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 15;
	shr.b32 	%rhs, %r1246, 17;
	add.u32 	%r1247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 15;
	shr.b32 	%rhs, %r1245, 17;
	add.u32 	%r1248, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 15;
	shr.b32 	%rhs, %r1244, 17;
	add.u32 	%r1249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 15;
	shr.b32 	%rhs, %r1243, 17;
	add.u32 	%r1250, %lhs, %rhs;
	}
	add.s32 	%r1251, %r1190, %r1563;
	add.s32 	%r1252, %r1189, %r1563;
	add.s32 	%r1253, %r1188, %r1563;
	add.s32 	%r1254, %r1187, %r1563;
	xor.b32  	%r1255, %r1250, %r1227;
	xor.b32  	%r1256, %r1249, %r1228;
	xor.b32  	%r1257, %r1248, %r1229;
	xor.b32  	%r1258, %r1247, %r1230;
	xor.b32  	%r1259, %r1258, %r1207;
	xor.b32  	%r1260, %r1257, %r1208;
	xor.b32  	%r1261, %r1256, %r1209;
	xor.b32  	%r1262, %r1255, %r1210;
	add.s32 	%r1263, %r1254, %r1262;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1263, 3;
	shr.b32 	%rhs, %r1263, 29;
	add.u32 	%r105, %lhs, %rhs;
	}
	add.s32 	%r1264, %r1253, %r1261;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1264, 3;
	shr.b32 	%rhs, %r1264, 29;
	add.u32 	%r106, %lhs, %rhs;
	}
	add.s32 	%r1265, %r1252, %r1260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 3;
	shr.b32 	%rhs, %r1265, 29;
	add.u32 	%r107, %lhs, %rhs;
	}
	add.s32 	%r1266, %r1251, %r1259;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1266, 3;
	shr.b32 	%rhs, %r1266, 29;
	add.u32 	%r108, %lhs, %rhs;
	}
	xor.b32  	%r1267, %r108, %r1247;
	xor.b32  	%r1268, %r1267, %r1230;
	add.s32 	%r1269, %r1207, %r1268;
	xor.b32  	%r1270, %r107, %r1248;
	xor.b32  	%r1271, %r1270, %r1229;
	add.s32 	%r1272, %r1208, %r1271;
	xor.b32  	%r1273, %r106, %r1249;
	xor.b32  	%r1274, %r1273, %r1228;
	add.s32 	%r1275, %r1209, %r1274;
	xor.b32  	%r1276, %r105, %r1250;
	xor.b32  	%r1277, %r1276, %r1227;
	add.s32 	%r1278, %r1210, %r1277;
	add.s32 	%r1279, %r1278, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1279, 9;
	shr.b32 	%rhs, %r1279, 23;
	add.u32 	%r109, %lhs, %rhs;
	}
	add.s32 	%r1280, %r1275, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1280, 9;
	shr.b32 	%rhs, %r1280, 23;
	add.u32 	%r110, %lhs, %rhs;
	}
	add.s32 	%r1281, %r1272, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1281, 9;
	shr.b32 	%rhs, %r1281, 23;
	add.u32 	%r111, %lhs, %rhs;
	}
	add.s32 	%r1282, %r1269, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 9;
	shr.b32 	%rhs, %r1282, 23;
	add.u32 	%r112, %lhs, %rhs;
	}
	add.s32 	%r1283, %r1230, %r1554;
	add.s32 	%r1284, %r1229, %r1554;
	add.s32 	%r1285, %r1228, %r1554;
	add.s32 	%r1286, %r1227, %r1554;
	xor.b32  	%r1287, %r109, %r105;
	xor.b32  	%r1288, %r110, %r106;
	xor.b32  	%r1289, %r111, %r107;
	xor.b32  	%r1290, %r112, %r108;
	xor.b32  	%r1291, %r1290, %r1247;
	xor.b32  	%r1292, %r1289, %r1248;
	xor.b32  	%r1293, %r1288, %r1249;
	xor.b32  	%r1294, %r1287, %r1250;
	add.s32 	%r1295, %r1286, %r1294;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1295, 11;
	shr.b32 	%rhs, %r1295, 21;
	add.u32 	%r113, %lhs, %rhs;
	}
	add.s32 	%r1296, %r1285, %r1293;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1296, 11;
	shr.b32 	%rhs, %r1296, 21;
	add.u32 	%r114, %lhs, %rhs;
	}
	add.s32 	%r1297, %r1284, %r1292;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1297, 11;
	shr.b32 	%rhs, %r1297, 21;
	add.u32 	%r115, %lhs, %rhs;
	}
	add.s32 	%r1298, %r1283, %r1291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 11;
	shr.b32 	%rhs, %r1298, 21;
	add.u32 	%r116, %lhs, %rhs;
	}
	xor.b32  	%r1299, %r116, %r112;
	xor.b32  	%r1300, %r1299, %r108;
	add.s32 	%r1301, %r1247, %r1300;
	xor.b32  	%r1302, %r115, %r111;
	xor.b32  	%r1303, %r1302, %r107;
	add.s32 	%r1304, %r1248, %r1303;
	xor.b32  	%r1305, %r114, %r110;
	xor.b32  	%r1306, %r1305, %r106;
	add.s32 	%r1307, %r1249, %r1306;
	xor.b32  	%r1308, %r113, %r109;
	xor.b32  	%r1309, %r1308, %r105;
	add.s32 	%r1310, %r1250, %r1309;
	add.s32 	%r1311, %r1310, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 15;
	shr.b32 	%rhs, %r1311, 17;
	add.u32 	%r117, %lhs, %rhs;
	}
	add.s32 	%r1312, %r1307, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1312, 15;
	shr.b32 	%rhs, %r1312, 17;
	add.u32 	%r118, %lhs, %rhs;
	}
	add.s32 	%r1313, %r1304, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1313, 15;
	shr.b32 	%rhs, %r1313, 17;
	add.u32 	%r119, %lhs, %rhs;
	}
	add.s32 	%r1314, %r1301, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1314, 15;
	shr.b32 	%rhs, %r1314, 17;
	add.u32 	%r120, %lhs, %rhs;
	}
	shr.u32 	%r1315, %r105, %r102;
	and.b32  	%r1316, %r1315, %r201;
	mul.wide.u32 	%rd26, %r1316, 4;
	add.s64 	%rd27, %rd10, %rd26;
	and.b32  	%r1317, %r105, 31;
	mov.u32 	%r1318, 1;
	shl.b32 	%r121, %r1318, %r1317;
	ld.global.u32 	%r1319, [%rd27];
	and.b32  	%r1320, %r1319, %r121;
	setp.eq.s32	%p3, %r1320, 0;
	@%p3 bra 	BB2_27;

	shr.u32 	%r1321, %r109, %r102;
	and.b32  	%r1322, %r1321, %r201;
	mul.wide.u32 	%rd28, %r1322, 4;
	add.s64 	%rd29, %rd11, %rd28;
	and.b32  	%r1323, %r109, 31;
	shl.b32 	%r122, %r1318, %r1323;
	ld.global.u32 	%r1325, [%rd29];
	and.b32  	%r1326, %r1325, %r122;
	setp.eq.s32	%p4, %r1326, 0;
	@%p4 bra 	BB2_27;

	shr.u32 	%r1327, %r113, %r102;
	and.b32  	%r1328, %r1327, %r201;
	mul.wide.u32 	%rd30, %r1328, 4;
	add.s64 	%rd31, %rd12, %rd30;
	and.b32  	%r1329, %r113, 31;
	shl.b32 	%r123, %r1318, %r1329;
	ld.global.u32 	%r1331, [%rd31];
	and.b32  	%r1332, %r1331, %r123;
	setp.eq.s32	%p5, %r1332, 0;
	@%p5 bra 	BB2_27;

	shr.u32 	%r1333, %r117, %r102;
	and.b32  	%r1334, %r1333, %r201;
	mul.wide.u32 	%rd32, %r1334, 4;
	add.s64 	%rd33, %rd13, %rd32;
	and.b32  	%r1335, %r117, 31;
	shl.b32 	%r124, %r1318, %r1335;
	ld.global.u32 	%r1337, [%rd33];
	and.b32  	%r1338, %r1337, %r124;
	setp.eq.s32	%p6, %r1338, 0;
	@%p6 bra 	BB2_27;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1263, 3;
	shr.b32 	%rhs, %r1263, 29;
	add.u32 	%r1542, %lhs, %rhs;
	}
	shr.u32 	%r1339, %r1542, %r103;
	and.b32  	%r1340, %r1339, %r201;
	mul.wide.u32 	%rd34, %r1340, 4;
	add.s64 	%rd35, %rd14, %rd34;
	ld.global.u32 	%r1341, [%rd35];
	and.b32  	%r1342, %r1341, %r121;
	setp.eq.s32	%p7, %r1342, 0;
	@%p7 bra 	BB2_27;

	shr.u32 	%r1343, %r109, %r103;
	and.b32  	%r1344, %r1343, %r201;
	mul.wide.u32 	%rd36, %r1344, 4;
	add.s64 	%rd37, %rd15, %rd36;
	ld.global.u32 	%r1345, [%rd37];
	and.b32  	%r1346, %r1345, %r122;
	setp.eq.s32	%p8, %r1346, 0;
	@%p8 bra 	BB2_27;

	shr.u32 	%r1347, %r113, %r103;
	and.b32  	%r1348, %r1347, %r201;
	mul.wide.u32 	%rd38, %r1348, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.u32 	%r1349, [%rd39];
	and.b32  	%r1350, %r1349, %r123;
	setp.eq.s32	%p9, %r1350, 0;
	@%p9 bra 	BB2_27;

	shr.u32 	%r1351, %r117, %r103;
	and.b32  	%r1352, %r1351, %r201;
	mul.wide.u32 	%rd40, %r1352, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.u32 	%r1353, [%rd41];
	and.b32  	%r1354, %r1353, %r124;
	setp.eq.s32	%p10, %r1354, 0;
	@%p10 bra 	BB2_27;

	setp.eq.s32	%p11, %r206, 0;
	mov.u32 	%r1565, 0;
	mov.u32 	%r1355, -1;
	mov.u32 	%r1573, %r1355;
	mov.u32 	%r1598, %r206;
	@%p11 bra 	BB2_22;

BB2_12:
	mov.u32 	%r125, %r1598;
	shr.u32 	%r127, %r125, 1;
	add.s32 	%r128, %r127, %r1565;
	cvt.u64.u32	%rd42, %r128;
	cvt.u64.u32	%rd43, %r207;
	add.s64 	%rd44, %rd42, %rd43;
	shl.b64 	%rd45, %rd44, 4;
	add.s64 	%rd1, %rd19, %rd45;
	ld.global.u32 	%r129, [%rd1+4];
	setp.gt.u32	%p12, %r117, %r129;
	mov.u32 	%r1571, %r1318;
	@%p12 bra 	BB2_20;

	setp.lt.u32	%p13, %r117, %r129;
	mov.u32 	%r1358, -1;
	mov.u32 	%r1571, %r1358;
	@%p13 bra 	BB2_20;

	ld.global.u32 	%r130, [%rd1+8];
	setp.gt.u32	%p14, %r113, %r130;
	mov.u32 	%r1566, %r1318;
	mov.u32 	%r1571, %r1566;
	@%p14 bra 	BB2_20;

	setp.lt.u32	%p15, %r113, %r130;
	mov.u32 	%r1569, %r1358;
	mov.u32 	%r1571, %r1569;
	@%p15 bra 	BB2_20;

	ld.global.u32 	%r131, [%rd1+12];
	setp.gt.u32	%p16, %r109, %r131;
	mov.u32 	%r1567, %r1318;
	mov.u32 	%r1571, %r1567;
	@%p16 bra 	BB2_20;

	setp.lt.u32	%p17, %r109, %r131;
	mov.u32 	%r1570, %r1358;
	mov.u32 	%r1571, %r1570;
	@%p17 bra 	BB2_20;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1263, 3;
	shr.b32 	%rhs, %r1263, 29;
	add.u32 	%r1543, %lhs, %rhs;
	}
	ld.global.u32 	%r132, [%rd1];
	setp.gt.u32	%p18, %r1543, %r132;
	mov.u32 	%r1568, %r1318;
	mov.u32 	%r1571, %r1568;
	@%p18 bra 	BB2_20;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1263, 3;
	shr.b32 	%rhs, %r1263, 29;
	add.u32 	%r1544, %lhs, %rhs;
	}
	setp.lt.u32	%p19, %r1544, %r132;
	selp.b32	%r133, -1, 0, %p19;
	mov.u32 	%r1571, %r133;

BB2_20:
	mov.u32 	%r134, %r1571;
	add.s32 	%r1364, %r127, 1;
	setp.gt.s32	%p20, %r134, 0;
	selp.b32	%r1365, %r1364, 0, %p20;
	add.s32 	%r1565, %r1365, %r1565;
	selp.b32	%r1366, -1, 0, %p20;
	add.s32 	%r1367, %r1366, %r125;
	shr.u32 	%r136, %r1367, 1;
	setp.eq.s32	%p21, %r134, 0;
	mov.u32 	%r1573, %r128;
	@%p21 bra 	BB2_22;

	setp.ne.s32	%p22, %r136, 0;
	mov.u32 	%r1572, %r1355;
	mov.u32 	%r1573, %r1572;
	mov.u32 	%r1598, %r136;
	@%p22 bra 	BB2_12;

BB2_22:
	setp.eq.s32	%p23, %r1573, -1;
	@%p23 bra 	BB2_27;

	add.s32 	%r138, %r1573, %r207;
	mul.wide.u32 	%rd46, %r138, 4;
	add.s64 	%rd47, %rd20, %rd46;
	atom.global.add.u32 	%r1369, [%rd47], 1;
	setp.ne.s32	%p24, %r1369, 0;
	@%p24 bra 	BB2_27;

	atom.global.add.u32 	%r139, [%rd21], 1;
	setp.lt.u32	%p25, %r139, %r206;
	@%p25 bra 	BB2_26;
	bra.uni 	BB2_25;

BB2_26:
	mul.wide.u32 	%rd48, %r139, 20;
	add.s64 	%rd49, %rd18, %rd48;
	st.global.u32 	[%rd49], %r204;
	st.global.u32 	[%rd49+4], %r1573;
	st.global.u32 	[%rd49+8], %r138;
	st.global.u32 	[%rd49+12], %r1;
	st.global.u32 	[%rd49+16], %r1564;
	bra.uni 	BB2_27;

BB2_25:
	atom.global.add.u32 	%r1370, [%rd21], -1;

BB2_27:
	shr.u32 	%r1371, %r106, %r102;
	and.b32  	%r1372, %r1371, %r201;
	mul.wide.u32 	%rd50, %r1372, 4;
	add.s64 	%rd51, %rd10, %rd50;
	and.b32  	%r1373, %r106, 31;
	mov.u32 	%r1374, 1;
	shl.b32 	%r140, %r1374, %r1373;
	ld.global.u32 	%r1375, [%rd51];
	and.b32  	%r1376, %r1375, %r140;
	setp.eq.s32	%p26, %r1376, 0;
	@%p26 bra 	BB2_52;

	shr.u32 	%r1377, %r110, %r102;
	and.b32  	%r1378, %r1377, %r201;
	mul.wide.u32 	%rd52, %r1378, 4;
	add.s64 	%rd53, %rd11, %rd52;
	and.b32  	%r1379, %r110, 31;
	shl.b32 	%r141, %r1374, %r1379;
	ld.global.u32 	%r1381, [%rd53];
	and.b32  	%r1382, %r1381, %r141;
	setp.eq.s32	%p27, %r1382, 0;
	@%p27 bra 	BB2_52;

	shr.u32 	%r1383, %r114, %r102;
	and.b32  	%r1384, %r1383, %r201;
	mul.wide.u32 	%rd54, %r1384, 4;
	add.s64 	%rd55, %rd12, %rd54;
	and.b32  	%r1385, %r114, 31;
	shl.b32 	%r142, %r1374, %r1385;
	ld.global.u32 	%r1387, [%rd55];
	and.b32  	%r1388, %r1387, %r142;
	setp.eq.s32	%p28, %r1388, 0;
	@%p28 bra 	BB2_52;

	shr.u32 	%r1389, %r118, %r102;
	and.b32  	%r1390, %r1389, %r201;
	mul.wide.u32 	%rd56, %r1390, 4;
	add.s64 	%rd57, %rd13, %rd56;
	and.b32  	%r1391, %r118, 31;
	shl.b32 	%r143, %r1374, %r1391;
	ld.global.u32 	%r1393, [%rd57];
	and.b32  	%r1394, %r1393, %r143;
	setp.eq.s32	%p29, %r1394, 0;
	@%p29 bra 	BB2_52;

	shr.u32 	%r1395, %r106, %r103;
	and.b32  	%r1396, %r1395, %r201;
	mul.wide.u32 	%rd58, %r1396, 4;
	add.s64 	%rd59, %rd14, %rd58;
	ld.global.u32 	%r1397, [%rd59];
	and.b32  	%r1398, %r1397, %r140;
	setp.eq.s32	%p30, %r1398, 0;
	@%p30 bra 	BB2_52;

	shr.u32 	%r1399, %r110, %r103;
	and.b32  	%r1400, %r1399, %r201;
	mul.wide.u32 	%rd60, %r1400, 4;
	add.s64 	%rd61, %rd15, %rd60;
	ld.global.u32 	%r1401, [%rd61];
	and.b32  	%r1402, %r1401, %r141;
	setp.eq.s32	%p31, %r1402, 0;
	@%p31 bra 	BB2_52;

	shr.u32 	%r1403, %r114, %r103;
	and.b32  	%r1404, %r1403, %r201;
	mul.wide.u32 	%rd62, %r1404, 4;
	add.s64 	%rd63, %rd16, %rd62;
	ld.global.u32 	%r1405, [%rd63];
	and.b32  	%r1406, %r1405, %r142;
	setp.eq.s32	%p32, %r1406, 0;
	@%p32 bra 	BB2_52;

	shr.u32 	%r1407, %r118, %r103;
	and.b32  	%r1408, %r1407, %r201;
	mul.wide.u32 	%rd64, %r1408, 4;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.u32 	%r1409, [%rd65];
	and.b32  	%r1410, %r1409, %r143;
	setp.eq.s32	%p33, %r1410, 0;
	@%p33 bra 	BB2_52;

	setp.eq.s32	%p34, %r206, 0;
	cvt.u64.u32	%rd2, %r207;
	mov.u32 	%r1574, 0;
	mov.u32 	%r1411, -1;
	mov.u32 	%r1582, %r1411;
	mov.u32 	%r1597, %r206;
	@%p34 bra 	BB2_46;

BB2_36:
	shr.u32 	%r146, %r1597, 1;
	add.s32 	%r147, %r146, %r1574;
	cvt.u64.u32	%rd66, %r147;
	add.s64 	%rd67, %rd66, %rd2;
	shl.b64 	%rd68, %rd67, 4;
	add.s64 	%rd3, %rd19, %rd68;
	ld.global.u32 	%r148, [%rd3+4];
	setp.gt.u32	%p35, %r118, %r148;
	mov.u32 	%r1580, %r1374;
	@%p35 bra 	BB2_44;

	setp.lt.u32	%p36, %r118, %r148;
	mov.u32 	%r1414, -1;
	mov.u32 	%r1580, %r1414;
	@%p36 bra 	BB2_44;

	ld.global.u32 	%r149, [%rd3+8];
	setp.gt.u32	%p37, %r114, %r149;
	mov.u32 	%r1575, %r1374;
	mov.u32 	%r1580, %r1575;
	@%p37 bra 	BB2_44;

	setp.lt.u32	%p38, %r114, %r149;
	mov.u32 	%r1578, %r1414;
	mov.u32 	%r1580, %r1578;
	@%p38 bra 	BB2_44;

	ld.global.u32 	%r150, [%rd3+12];
	setp.gt.u32	%p39, %r110, %r150;
	mov.u32 	%r1576, %r1374;
	mov.u32 	%r1580, %r1576;
	@%p39 bra 	BB2_44;

	setp.lt.u32	%p40, %r110, %r150;
	mov.u32 	%r1579, %r1414;
	mov.u32 	%r1580, %r1579;
	@%p40 bra 	BB2_44;

	ld.global.u32 	%r151, [%rd3];
	setp.gt.u32	%p41, %r106, %r151;
	mov.u32 	%r1577, %r1374;
	mov.u32 	%r1580, %r1577;
	@%p41 bra 	BB2_44;

	setp.lt.u32	%p42, %r106, %r151;
	selp.b32	%r152, -1, 0, %p42;
	mov.u32 	%r1580, %r152;

BB2_44:
	mov.u32 	%r153, %r1580;
	add.s32 	%r1420, %r146, 1;
	setp.gt.s32	%p43, %r153, 0;
	selp.b32	%r1421, %r1420, 0, %p43;
	add.s32 	%r1574, %r1421, %r1574;
	selp.b32	%r1422, -1, 0, %p43;
	add.s32 	%r1423, %r1422, %r1597;
	shr.u32 	%r1597, %r1423, 1;
	setp.eq.s32	%p44, %r153, 0;
	mov.u32 	%r1582, %r147;
	@%p44 bra 	BB2_46;

	setp.ne.s32	%p45, %r1597, 0;
	mov.u32 	%r1581, %r1411;
	mov.u32 	%r1582, %r1581;
	@%p45 bra 	BB2_36;

BB2_46:
	setp.eq.s32	%p46, %r1582, -1;
	@%p46 bra 	BB2_52;

	add.s32 	%r157, %r1582, %r207;
	add.s32 	%r158, %r1564, 1;
	setp.ge.u32	%p47, %r158, %r205;
	@%p47 bra 	BB2_52;

	mul.wide.u32 	%rd69, %r157, 4;
	add.s64 	%rd70, %rd20, %rd69;
	atom.global.add.u32 	%r1425, [%rd70], 1;
	setp.ne.s32	%p48, %r1425, 0;
	@%p48 bra 	BB2_52;

	atom.global.add.u32 	%r159, [%rd21], 1;
	setp.lt.u32	%p49, %r159, %r206;
	@%p49 bra 	BB2_51;
	bra.uni 	BB2_50;

BB2_51:
	mul.wide.u32 	%rd71, %r159, 20;
	add.s64 	%rd72, %rd18, %rd71;
	st.global.u32 	[%rd72], %r204;
	st.global.u32 	[%rd72+4], %r1582;
	st.global.u32 	[%rd72+8], %r157;
	st.global.u32 	[%rd72+12], %r1;
	add.s32 	%r1539, %r1564, 1;
	st.global.u32 	[%rd72+16], %r1539;
	bra.uni 	BB2_52;

BB2_50:
	atom.global.add.u32 	%r1426, [%rd21], -1;

BB2_52:
	shr.u32 	%r1427, %r107, %r102;
	and.b32  	%r1428, %r1427, %r201;
	mul.wide.u32 	%rd73, %r1428, 4;
	add.s64 	%rd74, %rd10, %rd73;
	and.b32  	%r1429, %r107, 31;
	mov.u32 	%r1430, 1;
	shl.b32 	%r160, %r1430, %r1429;
	ld.global.u32 	%r1431, [%rd74];
	and.b32  	%r1432, %r1431, %r160;
	setp.eq.s32	%p50, %r1432, 0;
	@%p50 bra 	BB2_77;

	shr.u32 	%r1433, %r111, %r102;
	and.b32  	%r1434, %r1433, %r201;
	mul.wide.u32 	%rd75, %r1434, 4;
	add.s64 	%rd76, %rd11, %rd75;
	and.b32  	%r1435, %r111, 31;
	shl.b32 	%r161, %r1430, %r1435;
	ld.global.u32 	%r1437, [%rd76];
	and.b32  	%r1438, %r1437, %r161;
	setp.eq.s32	%p51, %r1438, 0;
	@%p51 bra 	BB2_77;

	shr.u32 	%r1439, %r115, %r102;
	and.b32  	%r1440, %r1439, %r201;
	mul.wide.u32 	%rd77, %r1440, 4;
	add.s64 	%rd78, %rd12, %rd77;
	and.b32  	%r1441, %r115, 31;
	shl.b32 	%r162, %r1430, %r1441;
	ld.global.u32 	%r1443, [%rd78];
	and.b32  	%r1444, %r1443, %r162;
	setp.eq.s32	%p52, %r1444, 0;
	@%p52 bra 	BB2_77;

	shr.u32 	%r1445, %r119, %r102;
	and.b32  	%r1446, %r1445, %r201;
	mul.wide.u32 	%rd79, %r1446, 4;
	add.s64 	%rd80, %rd13, %rd79;
	and.b32  	%r1447, %r119, 31;
	shl.b32 	%r163, %r1430, %r1447;
	ld.global.u32 	%r1449, [%rd80];
	and.b32  	%r1450, %r1449, %r163;
	setp.eq.s32	%p53, %r1450, 0;
	@%p53 bra 	BB2_77;

	shr.u32 	%r1451, %r107, %r103;
	and.b32  	%r1452, %r1451, %r201;
	mul.wide.u32 	%rd81, %r1452, 4;
	add.s64 	%rd82, %rd14, %rd81;
	ld.global.u32 	%r1453, [%rd82];
	and.b32  	%r1454, %r1453, %r160;
	setp.eq.s32	%p54, %r1454, 0;
	@%p54 bra 	BB2_77;

	shr.u32 	%r1455, %r111, %r103;
	and.b32  	%r1456, %r1455, %r201;
	mul.wide.u32 	%rd83, %r1456, 4;
	add.s64 	%rd84, %rd15, %rd83;
	ld.global.u32 	%r1457, [%rd84];
	and.b32  	%r1458, %r1457, %r161;
	setp.eq.s32	%p55, %r1458, 0;
	@%p55 bra 	BB2_77;

	shr.u32 	%r1459, %r115, %r103;
	and.b32  	%r1460, %r1459, %r201;
	mul.wide.u32 	%rd85, %r1460, 4;
	add.s64 	%rd86, %rd16, %rd85;
	ld.global.u32 	%r1461, [%rd86];
	and.b32  	%r1462, %r1461, %r162;
	setp.eq.s32	%p56, %r1462, 0;
	@%p56 bra 	BB2_77;

	shr.u32 	%r1463, %r119, %r103;
	and.b32  	%r1464, %r1463, %r201;
	mul.wide.u32 	%rd87, %r1464, 4;
	add.s64 	%rd88, %rd17, %rd87;
	ld.global.u32 	%r1465, [%rd88];
	and.b32  	%r1466, %r1465, %r163;
	setp.eq.s32	%p57, %r1466, 0;
	@%p57 bra 	BB2_77;

	setp.eq.s32	%p58, %r206, 0;
	cvt.u64.u32	%rd4, %r207;
	mov.u32 	%r1583, 0;
	mov.u32 	%r1467, -1;
	mov.u32 	%r1591, %r1467;
	mov.u32 	%r1596, %r206;
	@%p58 bra 	BB2_71;

BB2_61:
	shr.u32 	%r166, %r1596, 1;
	add.s32 	%r167, %r166, %r1583;
	cvt.u64.u32	%rd89, %r167;
	add.s64 	%rd90, %rd89, %rd4;
	shl.b64 	%rd91, %rd90, 4;
	add.s64 	%rd5, %rd19, %rd91;
	ld.global.u32 	%r168, [%rd5+4];
	setp.gt.u32	%p59, %r119, %r168;
	mov.u32 	%r1589, %r1430;
	@%p59 bra 	BB2_69;

	setp.lt.u32	%p60, %r119, %r168;
	mov.u32 	%r1470, -1;
	mov.u32 	%r1589, %r1470;
	@%p60 bra 	BB2_69;

	ld.global.u32 	%r169, [%rd5+8];
	setp.gt.u32	%p61, %r115, %r169;
	mov.u32 	%r1584, %r1430;
	mov.u32 	%r1589, %r1584;
	@%p61 bra 	BB2_69;

	setp.lt.u32	%p62, %r115, %r169;
	mov.u32 	%r1587, %r1470;
	mov.u32 	%r1589, %r1587;
	@%p62 bra 	BB2_69;

	ld.global.u32 	%r170, [%rd5+12];
	setp.gt.u32	%p63, %r111, %r170;
	mov.u32 	%r1585, %r1430;
	mov.u32 	%r1589, %r1585;
	@%p63 bra 	BB2_69;

	setp.lt.u32	%p64, %r111, %r170;
	mov.u32 	%r1588, %r1470;
	mov.u32 	%r1589, %r1588;
	@%p64 bra 	BB2_69;

	ld.global.u32 	%r171, [%rd5];
	setp.gt.u32	%p65, %r107, %r171;
	mov.u32 	%r1586, %r1430;
	mov.u32 	%r1589, %r1586;
	@%p65 bra 	BB2_69;

	setp.lt.u32	%p66, %r107, %r171;
	selp.b32	%r172, -1, 0, %p66;
	mov.u32 	%r1589, %r172;

BB2_69:
	mov.u32 	%r173, %r1589;
	add.s32 	%r1476, %r166, 1;
	setp.gt.s32	%p67, %r173, 0;
	selp.b32	%r1477, %r1476, 0, %p67;
	add.s32 	%r1583, %r1477, %r1583;
	selp.b32	%r1478, -1, 0, %p67;
	add.s32 	%r1479, %r1478, %r1596;
	shr.u32 	%r1596, %r1479, 1;
	setp.eq.s32	%p68, %r173, 0;
	mov.u32 	%r1591, %r167;
	@%p68 bra 	BB2_71;

	setp.ne.s32	%p69, %r1596, 0;
	mov.u32 	%r1590, %r1467;
	mov.u32 	%r1591, %r1590;
	@%p69 bra 	BB2_61;

BB2_71:
	setp.eq.s32	%p70, %r1591, -1;
	@%p70 bra 	BB2_77;

	add.s32 	%r177, %r1591, %r207;
	add.s32 	%r178, %r1564, 2;
	setp.ge.u32	%p71, %r178, %r205;
	@%p71 bra 	BB2_77;

	mul.wide.u32 	%rd92, %r177, 4;
	add.s64 	%rd93, %rd20, %rd92;
	atom.global.add.u32 	%r1481, [%rd93], 1;
	setp.ne.s32	%p72, %r1481, 0;
	@%p72 bra 	BB2_77;

	atom.global.add.u32 	%r179, [%rd21], 1;
	setp.lt.u32	%p73, %r179, %r206;
	@%p73 bra 	BB2_76;
	bra.uni 	BB2_75;

BB2_76:
	mul.wide.u32 	%rd94, %r179, 20;
	add.s64 	%rd95, %rd18, %rd94;
	st.global.u32 	[%rd95], %r204;
	st.global.u32 	[%rd95+4], %r1591;
	st.global.u32 	[%rd95+8], %r177;
	st.global.u32 	[%rd95+12], %r1;
	add.s32 	%r1540, %r1564, 2;
	st.global.u32 	[%rd95+16], %r1540;
	bra.uni 	BB2_77;

BB2_75:
	atom.global.add.u32 	%r1482, [%rd21], -1;

BB2_77:
	shr.u32 	%r1483, %r108, %r102;
	and.b32  	%r1484, %r1483, %r201;
	mul.wide.u32 	%rd96, %r1484, 4;
	add.s64 	%rd97, %rd10, %rd96;
	and.b32  	%r1485, %r108, 31;
	mov.u32 	%r1486, 1;
	shl.b32 	%r180, %r1486, %r1485;
	ld.global.u32 	%r1487, [%rd97];
	and.b32  	%r1488, %r1487, %r180;
	setp.eq.s32	%p74, %r1488, 0;
	@%p74 bra 	BB2_102;

	shr.u32 	%r1489, %r112, %r102;
	and.b32  	%r1490, %r1489, %r201;
	mul.wide.u32 	%rd98, %r1490, 4;
	add.s64 	%rd99, %rd11, %rd98;
	and.b32  	%r1491, %r112, 31;
	shl.b32 	%r181, %r1486, %r1491;
	ld.global.u32 	%r1493, [%rd99];
	and.b32  	%r1494, %r1493, %r181;
	setp.eq.s32	%p75, %r1494, 0;
	@%p75 bra 	BB2_102;

	shr.u32 	%r1495, %r116, %r102;
	and.b32  	%r1496, %r1495, %r201;
	mul.wide.u32 	%rd100, %r1496, 4;
	add.s64 	%rd101, %rd12, %rd100;
	and.b32  	%r1497, %r116, 31;
	shl.b32 	%r182, %r1486, %r1497;
	ld.global.u32 	%r1499, [%rd101];
	and.b32  	%r1500, %r1499, %r182;
	setp.eq.s32	%p76, %r1500, 0;
	@%p76 bra 	BB2_102;

	shr.u32 	%r1501, %r120, %r102;
	and.b32  	%r1502, %r1501, %r201;
	mul.wide.u32 	%rd102, %r1502, 4;
	add.s64 	%rd103, %rd13, %rd102;
	and.b32  	%r1503, %r120, 31;
	shl.b32 	%r183, %r1486, %r1503;
	ld.global.u32 	%r1505, [%rd103];
	and.b32  	%r1506, %r1505, %r183;
	setp.eq.s32	%p77, %r1506, 0;
	@%p77 bra 	BB2_102;

	shr.u32 	%r1507, %r108, %r103;
	and.b32  	%r1508, %r1507, %r201;
	mul.wide.u32 	%rd104, %r1508, 4;
	add.s64 	%rd105, %rd14, %rd104;
	ld.global.u32 	%r1509, [%rd105];
	and.b32  	%r1510, %r1509, %r180;
	setp.eq.s32	%p78, %r1510, 0;
	@%p78 bra 	BB2_102;

	shr.u32 	%r1511, %r112, %r103;
	and.b32  	%r1512, %r1511, %r201;
	mul.wide.u32 	%rd106, %r1512, 4;
	add.s64 	%rd107, %rd15, %rd106;
	ld.global.u32 	%r1513, [%rd107];
	and.b32  	%r1514, %r1513, %r181;
	setp.eq.s32	%p79, %r1514, 0;
	@%p79 bra 	BB2_102;

	shr.u32 	%r1515, %r116, %r103;
	and.b32  	%r1516, %r1515, %r201;
	mul.wide.u32 	%rd108, %r1516, 4;
	add.s64 	%rd109, %rd16, %rd108;
	ld.global.u32 	%r1517, [%rd109];
	and.b32  	%r1518, %r1517, %r182;
	setp.eq.s32	%p80, %r1518, 0;
	@%p80 bra 	BB2_102;

	shr.u32 	%r1519, %r120, %r103;
	and.b32  	%r1520, %r1519, %r201;
	mul.wide.u32 	%rd110, %r1520, 4;
	add.s64 	%rd111, %rd17, %rd110;
	ld.global.u32 	%r1521, [%rd111];
	and.b32  	%r1522, %r1521, %r183;
	setp.eq.s32	%p81, %r1522, 0;
	@%p81 bra 	BB2_102;

	setp.eq.s32	%p82, %r206, 0;
	cvt.u64.u32	%rd6, %r207;
	mov.u32 	%r1599, 0;
	mov.u32 	%r1523, -1;
	mov.u32 	%r1595, %r206;
	mov.u32 	%r1607, %r1523;
	@%p82 bra 	BB2_96;

BB2_86:
	shr.u32 	%r186, %r1595, 1;
	add.s32 	%r187, %r186, %r1599;
	cvt.u64.u32	%rd112, %r187;
	add.s64 	%rd113, %rd112, %rd6;
	shl.b64 	%rd114, %rd113, 4;
	add.s64 	%rd7, %rd19, %rd114;
	ld.global.u32 	%r188, [%rd7+4];
	setp.gt.u32	%p83, %r120, %r188;
	mov.u32 	%r1605, %r1486;
	@%p83 bra 	BB2_94;

	setp.lt.u32	%p84, %r120, %r188;
	mov.u32 	%r1526, -1;
	mov.u32 	%r1605, %r1526;
	@%p84 bra 	BB2_94;

	ld.global.u32 	%r189, [%rd7+8];
	setp.gt.u32	%p85, %r116, %r189;
	mov.u32 	%r1600, %r1486;
	mov.u32 	%r1605, %r1600;
	@%p85 bra 	BB2_94;

	setp.lt.u32	%p86, %r116, %r189;
	mov.u32 	%r1603, %r1526;
	mov.u32 	%r1605, %r1603;
	@%p86 bra 	BB2_94;

	ld.global.u32 	%r190, [%rd7+12];
	setp.gt.u32	%p87, %r112, %r190;
	mov.u32 	%r1601, %r1486;
	mov.u32 	%r1605, %r1601;
	@%p87 bra 	BB2_94;

	setp.lt.u32	%p88, %r112, %r190;
	mov.u32 	%r1604, %r1526;
	mov.u32 	%r1605, %r1604;
	@%p88 bra 	BB2_94;

	ld.global.u32 	%r191, [%rd7];
	setp.gt.u32	%p89, %r108, %r191;
	mov.u32 	%r1602, %r1486;
	mov.u32 	%r1605, %r1602;
	@%p89 bra 	BB2_94;

	setp.lt.u32	%p90, %r108, %r191;
	selp.b32	%r192, -1, 0, %p90;
	mov.u32 	%r1605, %r192;

BB2_94:
	mov.u32 	%r193, %r1605;
	add.s32 	%r1532, %r186, 1;
	setp.gt.s32	%p91, %r193, 0;
	selp.b32	%r1533, %r1532, 0, %p91;
	add.s32 	%r1599, %r1533, %r1599;
	selp.b32	%r1534, -1, 0, %p91;
	add.s32 	%r1535, %r1534, %r1595;
	shr.u32 	%r1595, %r1535, 1;
	setp.eq.s32	%p92, %r193, 0;
	mov.u32 	%r1607, %r187;
	@%p92 bra 	BB2_96;

	setp.ne.s32	%p93, %r1595, 0;
	mov.u32 	%r1606, %r1523;
	mov.u32 	%r1607, %r1606;
	@%p93 bra 	BB2_86;

BB2_96:
	setp.eq.s32	%p94, %r1607, -1;
	@%p94 bra 	BB2_102;

	add.s32 	%r197, %r1607, %r207;
	add.s32 	%r198, %r1564, 3;
	setp.ge.u32	%p95, %r198, %r205;
	@%p95 bra 	BB2_102;

	mul.wide.u32 	%rd115, %r197, 4;
	add.s64 	%rd116, %rd20, %rd115;
	atom.global.add.u32 	%r1537, [%rd116], 1;
	setp.ne.s32	%p96, %r1537, 0;
	@%p96 bra 	BB2_102;

	atom.global.add.u32 	%r199, [%rd21], 1;
	setp.lt.u32	%p97, %r199, %r206;
	@%p97 bra 	BB2_101;
	bra.uni 	BB2_100;

BB2_101:
	mul.wide.u32 	%rd117, %r199, 20;
	add.s64 	%rd118, %rd18, %rd117;
	st.global.u32 	[%rd118], %r204;
	st.global.u32 	[%rd118+4], %r1607;
	st.global.u32 	[%rd118+8], %r197;
	st.global.u32 	[%rd118+12], %r1;
	add.s32 	%r1541, %r1564, 3;
	st.global.u32 	[%rd118+16], %r1541;
	bra.uni 	BB2_102;

BB2_100:
	atom.global.add.u32 	%r1538, [%rd21], -1;

BB2_102:
	add.s32 	%r1564, %r1564, 4;
	setp.lt.u32	%p98, %r1564, %r205;
	@%p98 bra 	BB2_3;

BB2_103:
	ret;
}

	// .globl	m00900_m16
.entry m00900_m16(
	.param .u64 .ptr .global .align 4 m00900_m16_param_0,
	.param .u64 .ptr .global .align 4 m00900_m16_param_1,
	.param .u64 .ptr .global .align 4 m00900_m16_param_2,
	.param .u64 .ptr .global .align 16 m00900_m16_param_3,
	.param .u64 .ptr .global .align 1 m00900_m16_param_4,
	.param .u64 .ptr .global .align 1 m00900_m16_param_5,
	.param .u64 .ptr .global .align 4 m00900_m16_param_6,
	.param .u64 .ptr .global .align 4 m00900_m16_param_7,
	.param .u64 .ptr .global .align 4 m00900_m16_param_8,
	.param .u64 .ptr .global .align 4 m00900_m16_param_9,
	.param .u64 .ptr .global .align 4 m00900_m16_param_10,
	.param .u64 .ptr .global .align 4 m00900_m16_param_11,
	.param .u64 .ptr .global .align 4 m00900_m16_param_12,
	.param .u64 .ptr .global .align 4 m00900_m16_param_13,
	.param .u64 .ptr .global .align 4 m00900_m16_param_14,
	.param .u64 .ptr .global .align 4 m00900_m16_param_15,
	.param .u64 .ptr .global .align 4 m00900_m16_param_16,
	.param .u64 .ptr .global .align 4 m00900_m16_param_17,
	.param .u64 .ptr .global .align 1 m00900_m16_param_18,
	.param .u64 .ptr .global .align 4 m00900_m16_param_19,
	.param .u64 .ptr .global .align 4 m00900_m16_param_20,
	.param .u64 .ptr .global .align 4 m00900_m16_param_21,
	.param .u64 .ptr .global .align 4 m00900_m16_param_22,
	.param .u64 .ptr .global .align 4 m00900_m16_param_23,
	.param .u32 m00900_m16_param_24,
	.param .u32 m00900_m16_param_25,
	.param .u32 m00900_m16_param_26,
	.param .u32 m00900_m16_param_27,
	.param .u32 m00900_m16_param_28,
	.param .u32 m00900_m16_param_29,
	.param .u32 m00900_m16_param_30,
	.param .u32 m00900_m16_param_31,
	.param .u32 m00900_m16_param_32,
	.param .u32 m00900_m16_param_33,
	.param .u32 m00900_m16_param_34
)
{
	.reg .pred 	%p<99>;
	.reg .b32 	%r<1734>;
	.reg .b64 	%rd<120>;


	ld.param.u64 	%rd8, [m00900_m16_param_0];
	ld.param.u64 	%rd10, [m00900_m16_param_6];
	ld.param.u64 	%rd11, [m00900_m16_param_7];
	ld.param.u64 	%rd12, [m00900_m16_param_8];
	ld.param.u64 	%rd13, [m00900_m16_param_9];
	ld.param.u64 	%rd14, [m00900_m16_param_10];
	ld.param.u64 	%rd15, [m00900_m16_param_11];
	ld.param.u64 	%rd16, [m00900_m16_param_12];
	ld.param.u64 	%rd17, [m00900_m16_param_13];
	ld.param.u64 	%rd18, [m00900_m16_param_14];
	ld.param.u64 	%rd19, [m00900_m16_param_15];
	ld.param.u64 	%rd20, [m00900_m16_param_16];
	ld.param.u64 	%rd21, [m00900_m16_param_19];
	ld.param.u32 	%r285, [m00900_m16_param_24];
	ld.param.u32 	%r286, [m00900_m16_param_25];
	ld.param.u32 	%r287, [m00900_m16_param_26];
	ld.param.u32 	%r288, [m00900_m16_param_27];
	ld.param.u32 	%r289, [m00900_m16_param_30];
	ld.param.u32 	%r290, [m00900_m16_param_31];
	ld.param.u32 	%r291, [m00900_m16_param_32];
	ld.param.u32 	%r292, [m00900_m16_param_34];
	mov.b32	%r293, %envreg3;
	mov.u32 	%r294, %ctaid.x;
	mov.u32 	%r295, %ntid.x;
	mad.lo.s32 	%r296, %r294, %r295, %r293;
	mov.u32 	%r297, %tid.x;
	add.s32 	%r1, %r296, %r297;
	setp.ge.u32	%p1, %r1, %r292;
	@%p1 bra 	BB3_103;

	setp.eq.s32	%p2, %r289, 0;
	@%p2 bra 	BB3_103;

	mul.wide.u32 	%rd22, %r1, 80;
	add.s64 	%rd23, %rd8, %rd22;
	ld.global.u32 	%r5, [%rd23];
	ld.global.u32 	%r299, [%rd23+4];
	ld.global.u32 	%r300, [%rd23+8];
	ld.global.u32 	%r301, [%rd23+12];
	ld.global.u32 	%r21, [%rd23+16];
	ld.global.u32 	%r25, [%rd23+20];
	ld.global.u32 	%r29, [%rd23+24];
	ld.global.u32 	%r33, [%rd23+28];
	ld.global.u32 	%r37, [%rd23+32];
	ld.global.u32 	%r41, [%rd23+36];
	ld.global.u32 	%r45, [%rd23+40];
	ld.global.u32 	%r49, [%rd23+44];
	ld.global.u32 	%r53, [%rd23+48];
	ld.global.u32 	%r57, [%rd23+52];
	ld.global.u32 	%r61, [%rd23+56];
	ld.global.u32 	%r65, [%rd23+60];
	and.b32  	%r186, %r286, 31;
	and.b32  	%r187, %r287, 31;
	mov.u32 	%r1690, 0;

BB3_3:
	add.s32 	%r1689, %r301, 1859775393;
	add.s32 	%r1688, %r299, 1859775393;
	add.s32 	%r1687, %r300, 1859775393;
	add.s32 	%r1686, %r301, 1518500249;
	add.s32 	%r1685, %r300, 1518500249;
	add.s32 	%r1684, %r299, 1518500249;
	add.s32 	%r1683, %r301, -271733879;
	add.s32 	%r1682, %r300, -1732584194;
	add.s32 	%r1681, %r299, 271733878;
	add.s32 	%r1680, %r65, 1859775393;
	add.s32 	%r1679, %r33, 1859775393;
	add.s32 	%r1678, %r49, 1859775393;
	add.s32 	%r1677, %r57, 1859775393;
	add.s32 	%r1676, %r25, 1859775393;
	add.s32 	%r1675, %r41, 1859775393;
	add.s32 	%r1674, %r61, 1859775393;
	add.s32 	%r1673, %r29, 1859775393;
	add.s32 	%r1672, %r45, 1859775393;
	add.s32 	%r1671, %r53, 1859775393;
	add.s32 	%r1670, %r21, 1859775393;
	add.s32 	%r1669, %r37, 1859775393;
	add.s32 	%r1668, %r65, 1518500249;
	add.s32 	%r1667, %r49, 1518500249;
	add.s32 	%r1666, %r33, 1518500249;
	add.s32 	%r1665, %r61, 1518500249;
	add.s32 	%r1664, %r45, 1518500249;
	add.s32 	%r1663, %r29, 1518500249;
	add.s32 	%r1662, %r57, 1518500249;
	add.s32 	%r1661, %r41, 1518500249;
	add.s32 	%r1660, %r25, 1518500249;
	add.s32 	%r1659, %r53, 1518500249;
	add.s32 	%r1658, %r37, 1518500249;
	add.s32 	%r1657, %r21, 1518500249;
	ld.param.u64 	%rd119, [m00900_m16_param_3];
	shr.u32 	%r302, %r1690, 2;
	mul.wide.u32 	%rd24, %r302, 16;
	add.s64 	%rd25, %rd119, %rd24;
	ld.global.v4.u32 	{%r303, %r304, %r305, %r306}, [%rd25];
	or.b32  	%r311, %r5, %r306;
	or.b32  	%r312, %r5, %r305;
	or.b32  	%r313, %r5, %r304;
	or.b32  	%r314, %r5, %r303;
	add.s32 	%r315, %r314, -1;
	add.s32 	%r316, %r313, -1;
	add.s32 	%r317, %r312, -1;
	add.s32 	%r318, %r311, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r318, 3;
	shr.b32 	%rhs, %r318, 29;
	add.u32 	%r319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 3;
	shr.b32 	%rhs, %r317, 29;
	add.u32 	%r320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r316, 3;
	shr.b32 	%rhs, %r316, 29;
	add.u32 	%r321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r315, 3;
	shr.b32 	%rhs, %r315, 29;
	add.u32 	%r322, %lhs, %rhs;
	}
	and.b32  	%r323, %r322, 2004318071;
	and.b32  	%r324, %r321, 2004318071;
	and.b32  	%r325, %r320, 2004318071;
	and.b32  	%r326, %r319, 2004318071;
	xor.b32  	%r327, %r326, -1732584194;
	xor.b32  	%r328, %r325, -1732584194;
	xor.b32  	%r329, %r324, -1732584194;
	xor.b32  	%r330, %r323, -1732584194;
	add.s32 	%r331, %r1681, %r330;
	add.s32 	%r332, %r1681, %r329;
	add.s32 	%r333, %r1681, %r328;
	add.s32 	%r334, %r1681, %r327;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 7;
	shr.b32 	%rhs, %r334, 25;
	add.u32 	%r335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 7;
	shr.b32 	%rhs, %r333, 25;
	add.u32 	%r336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 7;
	shr.b32 	%rhs, %r332, 25;
	add.u32 	%r337, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 7;
	shr.b32 	%rhs, %r331, 25;
	add.u32 	%r338, %lhs, %rhs;
	}
	xor.b32  	%r339, %r319, -271733879;
	xor.b32  	%r340, %r320, -271733879;
	xor.b32  	%r341, %r321, -271733879;
	xor.b32  	%r342, %r322, -271733879;
	and.b32  	%r343, %r342, %r338;
	and.b32  	%r344, %r341, %r337;
	and.b32  	%r345, %r340, %r336;
	and.b32  	%r346, %r339, %r335;
	xor.b32  	%r347, %r346, -271733879;
	xor.b32  	%r348, %r345, -271733879;
	xor.b32  	%r349, %r344, -271733879;
	xor.b32  	%r350, %r343, -271733879;
	add.s32 	%r351, %r1682, %r350;
	add.s32 	%r352, %r1682, %r349;
	add.s32 	%r353, %r1682, %r348;
	add.s32 	%r354, %r1682, %r347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 11;
	shr.b32 	%rhs, %r354, 21;
	add.u32 	%r355, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r353, 11;
	shr.b32 	%rhs, %r353, 21;
	add.u32 	%r356, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r352, 11;
	shr.b32 	%rhs, %r352, 21;
	add.u32 	%r357, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r351, 11;
	shr.b32 	%rhs, %r351, 21;
	add.u32 	%r358, %lhs, %rhs;
	}
	xor.b32  	%r359, %r319, %r335;
	xor.b32  	%r360, %r320, %r336;
	xor.b32  	%r361, %r321, %r337;
	xor.b32  	%r362, %r322, %r338;
	and.b32  	%r363, %r362, %r358;
	and.b32  	%r364, %r361, %r357;
	and.b32  	%r365, %r360, %r356;
	and.b32  	%r366, %r359, %r355;
	xor.b32  	%r367, %r366, %r319;
	xor.b32  	%r368, %r365, %r320;
	xor.b32  	%r369, %r364, %r321;
	xor.b32  	%r370, %r363, %r322;
	add.s32 	%r371, %r1683, %r370;
	add.s32 	%r372, %r1683, %r369;
	add.s32 	%r373, %r1683, %r368;
	add.s32 	%r374, %r1683, %r367;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 19;
	shr.b32 	%rhs, %r374, 13;
	add.u32 	%r375, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r373, 19;
	shr.b32 	%rhs, %r373, 13;
	add.u32 	%r376, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r372, 19;
	shr.b32 	%rhs, %r372, 13;
	add.u32 	%r377, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r371, 19;
	shr.b32 	%rhs, %r371, 13;
	add.u32 	%r378, %lhs, %rhs;
	}
	add.s32 	%r379, %r319, %r21;
	add.s32 	%r380, %r320, %r21;
	add.s32 	%r381, %r321, %r21;
	add.s32 	%r382, %r322, %r21;
	xor.b32  	%r383, %r335, %r355;
	xor.b32  	%r384, %r336, %r356;
	xor.b32  	%r385, %r337, %r357;
	xor.b32  	%r386, %r338, %r358;
	and.b32  	%r387, %r386, %r378;
	and.b32  	%r388, %r385, %r377;
	and.b32  	%r389, %r384, %r376;
	and.b32  	%r390, %r383, %r375;
	xor.b32  	%r391, %r390, %r335;
	xor.b32  	%r392, %r389, %r336;
	xor.b32  	%r393, %r388, %r337;
	xor.b32  	%r394, %r387, %r338;
	add.s32 	%r395, %r382, %r394;
	add.s32 	%r396, %r381, %r393;
	add.s32 	%r397, %r380, %r392;
	add.s32 	%r398, %r379, %r391;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r398, 3;
	shr.b32 	%rhs, %r398, 29;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 3;
	shr.b32 	%rhs, %r397, 29;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r396, 3;
	shr.b32 	%rhs, %r396, 29;
	add.u32 	%r401, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 3;
	shr.b32 	%rhs, %r395, 29;
	add.u32 	%r402, %lhs, %rhs;
	}
	add.s32 	%r403, %r335, %r25;
	add.s32 	%r404, %r336, %r25;
	add.s32 	%r405, %r337, %r25;
	add.s32 	%r406, %r338, %r25;
	xor.b32  	%r407, %r355, %r375;
	xor.b32  	%r408, %r356, %r376;
	xor.b32  	%r409, %r357, %r377;
	xor.b32  	%r410, %r358, %r378;
	and.b32  	%r411, %r410, %r402;
	and.b32  	%r412, %r409, %r401;
	and.b32  	%r413, %r408, %r400;
	and.b32  	%r414, %r407, %r399;
	xor.b32  	%r415, %r414, %r355;
	xor.b32  	%r416, %r413, %r356;
	xor.b32  	%r417, %r412, %r357;
	xor.b32  	%r418, %r411, %r358;
	add.s32 	%r419, %r406, %r418;
	add.s32 	%r420, %r405, %r417;
	add.s32 	%r421, %r404, %r416;
	add.s32 	%r422, %r403, %r415;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r422, 7;
	shr.b32 	%rhs, %r422, 25;
	add.u32 	%r423, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r421, 7;
	shr.b32 	%rhs, %r421, 25;
	add.u32 	%r424, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r420, 7;
	shr.b32 	%rhs, %r420, 25;
	add.u32 	%r425, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r419, 7;
	shr.b32 	%rhs, %r419, 25;
	add.u32 	%r426, %lhs, %rhs;
	}
	add.s32 	%r427, %r355, %r29;
	add.s32 	%r428, %r356, %r29;
	add.s32 	%r429, %r357, %r29;
	add.s32 	%r430, %r358, %r29;
	xor.b32  	%r431, %r375, %r399;
	xor.b32  	%r432, %r376, %r400;
	xor.b32  	%r433, %r377, %r401;
	xor.b32  	%r434, %r378, %r402;
	and.b32  	%r435, %r434, %r426;
	and.b32  	%r436, %r433, %r425;
	and.b32  	%r437, %r432, %r424;
	and.b32  	%r438, %r431, %r423;
	xor.b32  	%r439, %r438, %r375;
	xor.b32  	%r440, %r437, %r376;
	xor.b32  	%r441, %r436, %r377;
	xor.b32  	%r442, %r435, %r378;
	add.s32 	%r443, %r430, %r442;
	add.s32 	%r444, %r429, %r441;
	add.s32 	%r445, %r428, %r440;
	add.s32 	%r446, %r427, %r439;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r446, 11;
	shr.b32 	%rhs, %r446, 21;
	add.u32 	%r447, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r445, 11;
	shr.b32 	%rhs, %r445, 21;
	add.u32 	%r448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r444, 11;
	shr.b32 	%rhs, %r444, 21;
	add.u32 	%r449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r443, 11;
	shr.b32 	%rhs, %r443, 21;
	add.u32 	%r450, %lhs, %rhs;
	}
	add.s32 	%r451, %r375, %r33;
	add.s32 	%r452, %r376, %r33;
	add.s32 	%r453, %r377, %r33;
	add.s32 	%r454, %r378, %r33;
	xor.b32  	%r455, %r399, %r423;
	xor.b32  	%r456, %r400, %r424;
	xor.b32  	%r457, %r401, %r425;
	xor.b32  	%r458, %r402, %r426;
	and.b32  	%r459, %r458, %r450;
	and.b32  	%r460, %r457, %r449;
	and.b32  	%r461, %r456, %r448;
	and.b32  	%r462, %r455, %r447;
	xor.b32  	%r463, %r462, %r399;
	xor.b32  	%r464, %r461, %r400;
	xor.b32  	%r465, %r460, %r401;
	xor.b32  	%r466, %r459, %r402;
	add.s32 	%r467, %r454, %r466;
	add.s32 	%r468, %r453, %r465;
	add.s32 	%r469, %r452, %r464;
	add.s32 	%r470, %r451, %r463;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r470, 19;
	shr.b32 	%rhs, %r470, 13;
	add.u32 	%r471, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r469, 19;
	shr.b32 	%rhs, %r469, 13;
	add.u32 	%r472, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r468, 19;
	shr.b32 	%rhs, %r468, 13;
	add.u32 	%r473, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r467, 19;
	shr.b32 	%rhs, %r467, 13;
	add.u32 	%r474, %lhs, %rhs;
	}
	add.s32 	%r475, %r399, %r37;
	add.s32 	%r476, %r400, %r37;
	add.s32 	%r477, %r401, %r37;
	add.s32 	%r478, %r402, %r37;
	xor.b32  	%r479, %r423, %r447;
	xor.b32  	%r480, %r424, %r448;
	xor.b32  	%r481, %r425, %r449;
	xor.b32  	%r482, %r426, %r450;
	and.b32  	%r483, %r482, %r474;
	and.b32  	%r484, %r481, %r473;
	and.b32  	%r485, %r480, %r472;
	and.b32  	%r486, %r479, %r471;
	xor.b32  	%r487, %r486, %r423;
	xor.b32  	%r488, %r485, %r424;
	xor.b32  	%r489, %r484, %r425;
	xor.b32  	%r490, %r483, %r426;
	add.s32 	%r491, %r478, %r490;
	add.s32 	%r492, %r477, %r489;
	add.s32 	%r493, %r476, %r488;
	add.s32 	%r494, %r475, %r487;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r494, 3;
	shr.b32 	%rhs, %r494, 29;
	add.u32 	%r495, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r493, 3;
	shr.b32 	%rhs, %r493, 29;
	add.u32 	%r496, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r492, 3;
	shr.b32 	%rhs, %r492, 29;
	add.u32 	%r497, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r491, 3;
	shr.b32 	%rhs, %r491, 29;
	add.u32 	%r498, %lhs, %rhs;
	}
	add.s32 	%r499, %r423, %r41;
	add.s32 	%r500, %r424, %r41;
	add.s32 	%r501, %r425, %r41;
	add.s32 	%r502, %r426, %r41;
	xor.b32  	%r503, %r447, %r471;
	xor.b32  	%r504, %r448, %r472;
	xor.b32  	%r505, %r449, %r473;
	xor.b32  	%r506, %r450, %r474;
	and.b32  	%r507, %r506, %r498;
	and.b32  	%r508, %r505, %r497;
	and.b32  	%r509, %r504, %r496;
	and.b32  	%r510, %r503, %r495;
	xor.b32  	%r511, %r510, %r447;
	xor.b32  	%r512, %r509, %r448;
	xor.b32  	%r513, %r508, %r449;
	xor.b32  	%r514, %r507, %r450;
	add.s32 	%r515, %r502, %r514;
	add.s32 	%r516, %r501, %r513;
	add.s32 	%r517, %r500, %r512;
	add.s32 	%r518, %r499, %r511;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r518, 7;
	shr.b32 	%rhs, %r518, 25;
	add.u32 	%r519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 7;
	shr.b32 	%rhs, %r517, 25;
	add.u32 	%r520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 7;
	shr.b32 	%rhs, %r516, 25;
	add.u32 	%r521, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 7;
	shr.b32 	%rhs, %r515, 25;
	add.u32 	%r522, %lhs, %rhs;
	}
	add.s32 	%r523, %r447, %r45;
	add.s32 	%r524, %r448, %r45;
	add.s32 	%r525, %r449, %r45;
	add.s32 	%r526, %r450, %r45;
	xor.b32  	%r527, %r471, %r495;
	xor.b32  	%r528, %r472, %r496;
	xor.b32  	%r529, %r473, %r497;
	xor.b32  	%r530, %r474, %r498;
	and.b32  	%r531, %r530, %r522;
	and.b32  	%r532, %r529, %r521;
	and.b32  	%r533, %r528, %r520;
	and.b32  	%r534, %r527, %r519;
	xor.b32  	%r535, %r534, %r471;
	xor.b32  	%r536, %r533, %r472;
	xor.b32  	%r537, %r532, %r473;
	xor.b32  	%r538, %r531, %r474;
	add.s32 	%r539, %r526, %r538;
	add.s32 	%r540, %r525, %r537;
	add.s32 	%r541, %r524, %r536;
	add.s32 	%r542, %r523, %r535;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 11;
	shr.b32 	%rhs, %r542, 21;
	add.u32 	%r543, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r541, 11;
	shr.b32 	%rhs, %r541, 21;
	add.u32 	%r544, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r540, 11;
	shr.b32 	%rhs, %r540, 21;
	add.u32 	%r545, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r539, 11;
	shr.b32 	%rhs, %r539, 21;
	add.u32 	%r546, %lhs, %rhs;
	}
	add.s32 	%r547, %r471, %r49;
	add.s32 	%r548, %r472, %r49;
	add.s32 	%r549, %r473, %r49;
	add.s32 	%r550, %r474, %r49;
	xor.b32  	%r551, %r495, %r519;
	xor.b32  	%r552, %r496, %r520;
	xor.b32  	%r553, %r497, %r521;
	xor.b32  	%r554, %r498, %r522;
	and.b32  	%r555, %r554, %r546;
	and.b32  	%r556, %r553, %r545;
	and.b32  	%r557, %r552, %r544;
	and.b32  	%r558, %r551, %r543;
	xor.b32  	%r559, %r558, %r495;
	xor.b32  	%r560, %r557, %r496;
	xor.b32  	%r561, %r556, %r497;
	xor.b32  	%r562, %r555, %r498;
	add.s32 	%r563, %r550, %r562;
	add.s32 	%r564, %r549, %r561;
	add.s32 	%r565, %r548, %r560;
	add.s32 	%r566, %r547, %r559;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r566, 19;
	shr.b32 	%rhs, %r566, 13;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r565, 19;
	shr.b32 	%rhs, %r565, 13;
	add.u32 	%r568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 19;
	shr.b32 	%rhs, %r564, 13;
	add.u32 	%r569, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 19;
	shr.b32 	%rhs, %r563, 13;
	add.u32 	%r570, %lhs, %rhs;
	}
	add.s32 	%r571, %r495, %r53;
	add.s32 	%r572, %r496, %r53;
	add.s32 	%r573, %r497, %r53;
	add.s32 	%r574, %r498, %r53;
	xor.b32  	%r575, %r519, %r543;
	xor.b32  	%r576, %r520, %r544;
	xor.b32  	%r577, %r521, %r545;
	xor.b32  	%r578, %r522, %r546;
	and.b32  	%r579, %r578, %r570;
	and.b32  	%r580, %r577, %r569;
	and.b32  	%r581, %r576, %r568;
	and.b32  	%r582, %r575, %r567;
	xor.b32  	%r583, %r582, %r519;
	xor.b32  	%r584, %r581, %r520;
	xor.b32  	%r585, %r580, %r521;
	xor.b32  	%r586, %r579, %r522;
	add.s32 	%r587, %r574, %r586;
	add.s32 	%r588, %r573, %r585;
	add.s32 	%r589, %r572, %r584;
	add.s32 	%r590, %r571, %r583;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r590, 3;
	shr.b32 	%rhs, %r590, 29;
	add.u32 	%r591, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r589, 3;
	shr.b32 	%rhs, %r589, 29;
	add.u32 	%r592, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r588, 3;
	shr.b32 	%rhs, %r588, 29;
	add.u32 	%r593, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r587, 3;
	shr.b32 	%rhs, %r587, 29;
	add.u32 	%r594, %lhs, %rhs;
	}
	add.s32 	%r595, %r519, %r57;
	add.s32 	%r596, %r520, %r57;
	add.s32 	%r597, %r521, %r57;
	add.s32 	%r598, %r522, %r57;
	xor.b32  	%r599, %r543, %r567;
	xor.b32  	%r600, %r544, %r568;
	xor.b32  	%r601, %r545, %r569;
	xor.b32  	%r602, %r546, %r570;
	and.b32  	%r603, %r602, %r594;
	and.b32  	%r604, %r601, %r593;
	and.b32  	%r605, %r600, %r592;
	and.b32  	%r606, %r599, %r591;
	xor.b32  	%r607, %r606, %r543;
	xor.b32  	%r608, %r605, %r544;
	xor.b32  	%r609, %r604, %r545;
	xor.b32  	%r610, %r603, %r546;
	add.s32 	%r611, %r598, %r610;
	add.s32 	%r612, %r597, %r609;
	add.s32 	%r613, %r596, %r608;
	add.s32 	%r614, %r595, %r607;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r614, 7;
	shr.b32 	%rhs, %r614, 25;
	add.u32 	%r615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 7;
	shr.b32 	%rhs, %r613, 25;
	add.u32 	%r616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 7;
	shr.b32 	%rhs, %r612, 25;
	add.u32 	%r617, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 7;
	shr.b32 	%rhs, %r611, 25;
	add.u32 	%r618, %lhs, %rhs;
	}
	add.s32 	%r619, %r543, %r61;
	add.s32 	%r620, %r544, %r61;
	add.s32 	%r621, %r545, %r61;
	add.s32 	%r622, %r546, %r61;
	xor.b32  	%r623, %r567, %r591;
	xor.b32  	%r624, %r568, %r592;
	xor.b32  	%r625, %r569, %r593;
	xor.b32  	%r626, %r570, %r594;
	and.b32  	%r627, %r626, %r618;
	and.b32  	%r628, %r625, %r617;
	and.b32  	%r629, %r624, %r616;
	and.b32  	%r630, %r623, %r615;
	xor.b32  	%r631, %r630, %r567;
	xor.b32  	%r632, %r629, %r568;
	xor.b32  	%r633, %r628, %r569;
	xor.b32  	%r634, %r627, %r570;
	add.s32 	%r635, %r622, %r634;
	add.s32 	%r636, %r621, %r633;
	add.s32 	%r637, %r620, %r632;
	add.s32 	%r638, %r619, %r631;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 11;
	shr.b32 	%rhs, %r638, 21;
	add.u32 	%r639, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r637, 11;
	shr.b32 	%rhs, %r637, 21;
	add.u32 	%r640, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r636, 11;
	shr.b32 	%rhs, %r636, 21;
	add.u32 	%r641, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r635, 11;
	shr.b32 	%rhs, %r635, 21;
	add.u32 	%r642, %lhs, %rhs;
	}
	add.s32 	%r643, %r567, %r65;
	add.s32 	%r644, %r568, %r65;
	add.s32 	%r645, %r569, %r65;
	add.s32 	%r646, %r570, %r65;
	xor.b32  	%r647, %r591, %r615;
	xor.b32  	%r648, %r592, %r616;
	xor.b32  	%r649, %r593, %r617;
	xor.b32  	%r650, %r594, %r618;
	and.b32  	%r651, %r650, %r642;
	and.b32  	%r652, %r649, %r641;
	and.b32  	%r653, %r648, %r640;
	and.b32  	%r654, %r647, %r639;
	xor.b32  	%r655, %r654, %r591;
	xor.b32  	%r656, %r653, %r592;
	xor.b32  	%r657, %r652, %r593;
	xor.b32  	%r658, %r651, %r594;
	add.s32 	%r659, %r646, %r658;
	add.s32 	%r660, %r645, %r657;
	add.s32 	%r661, %r644, %r656;
	add.s32 	%r662, %r643, %r655;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r659, 19;
	shr.b32 	%rhs, %r659, 13;
	add.u32 	%r663, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r660, 19;
	shr.b32 	%rhs, %r660, 13;
	add.u32 	%r664, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r661, 19;
	shr.b32 	%rhs, %r661, 13;
	add.u32 	%r665, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r662, 19;
	shr.b32 	%rhs, %r662, 13;
	add.u32 	%r666, %lhs, %rhs;
	}
	add.s32 	%r667, %r594, %r314;
	add.s32 	%r668, %r593, %r313;
	add.s32 	%r669, %r592, %r312;
	add.s32 	%r670, %r591, %r311;
	xor.b32  	%r671, %r666, %r615;
	xor.b32  	%r672, %r666, %r639;
	and.b32  	%r673, %r672, %r671;
	xor.b32  	%r674, %r673, %r666;
	add.s32 	%r675, %r670, %r674;
	xor.b32  	%r676, %r665, %r616;
	xor.b32  	%r677, %r665, %r640;
	and.b32  	%r678, %r677, %r676;
	xor.b32  	%r679, %r678, %r665;
	add.s32 	%r680, %r669, %r679;
	xor.b32  	%r681, %r664, %r617;
	xor.b32  	%r682, %r664, %r641;
	and.b32  	%r683, %r682, %r681;
	xor.b32  	%r684, %r683, %r664;
	add.s32 	%r685, %r668, %r684;
	xor.b32  	%r686, %r663, %r618;
	xor.b32  	%r687, %r663, %r642;
	and.b32  	%r688, %r687, %r686;
	xor.b32  	%r689, %r688, %r663;
	add.s32 	%r690, %r667, %r689;
	add.s32 	%r691, %r690, 1518500249;
	add.s32 	%r692, %r685, 1518500249;
	add.s32 	%r693, %r680, 1518500249;
	add.s32 	%r694, %r675, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r691, 3;
	shr.b32 	%rhs, %r691, 29;
	add.u32 	%r695, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r692, 3;
	shr.b32 	%rhs, %r692, 29;
	add.u32 	%r696, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r693, 3;
	shr.b32 	%rhs, %r693, 29;
	add.u32 	%r697, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 3;
	shr.b32 	%rhs, %r694, 29;
	add.u32 	%r698, %lhs, %rhs;
	}
	add.s32 	%r699, %r615, %r1657;
	add.s32 	%r700, %r616, %r1657;
	add.s32 	%r701, %r617, %r1657;
	add.s32 	%r702, %r618, %r1657;
	xor.b32  	%r703, %r698, %r639;
	xor.b32  	%r704, %r697, %r640;
	xor.b32  	%r705, %r696, %r641;
	xor.b32  	%r706, %r695, %r642;
	xor.b32  	%r707, %r698, %r666;
	xor.b32  	%r708, %r697, %r665;
	xor.b32  	%r709, %r696, %r664;
	xor.b32  	%r710, %r695, %r663;
	and.b32  	%r711, %r710, %r706;
	and.b32  	%r712, %r709, %r705;
	and.b32  	%r713, %r708, %r704;
	and.b32  	%r714, %r707, %r703;
	xor.b32  	%r715, %r714, %r698;
	xor.b32  	%r716, %r713, %r697;
	xor.b32  	%r717, %r712, %r696;
	xor.b32  	%r718, %r711, %r695;
	add.s32 	%r719, %r702, %r718;
	add.s32 	%r720, %r701, %r717;
	add.s32 	%r721, %r700, %r716;
	add.s32 	%r722, %r699, %r715;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r719, 5;
	shr.b32 	%rhs, %r719, 27;
	add.u32 	%r723, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 5;
	shr.b32 	%rhs, %r720, 27;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 5;
	shr.b32 	%rhs, %r721, 27;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 5;
	shr.b32 	%rhs, %r722, 27;
	add.u32 	%r726, %lhs, %rhs;
	}
	add.s32 	%r727, %r639, %r1658;
	add.s32 	%r728, %r640, %r1658;
	add.s32 	%r729, %r641, %r1658;
	add.s32 	%r730, %r642, %r1658;
	xor.b32  	%r731, %r726, %r666;
	xor.b32  	%r732, %r725, %r665;
	xor.b32  	%r733, %r724, %r664;
	xor.b32  	%r734, %r723, %r663;
	xor.b32  	%r735, %r726, %r698;
	xor.b32  	%r736, %r725, %r697;
	xor.b32  	%r737, %r724, %r696;
	xor.b32  	%r738, %r723, %r695;
	and.b32  	%r739, %r738, %r734;
	and.b32  	%r740, %r737, %r733;
	and.b32  	%r741, %r736, %r732;
	and.b32  	%r742, %r735, %r731;
	xor.b32  	%r743, %r742, %r726;
	xor.b32  	%r744, %r741, %r725;
	xor.b32  	%r745, %r740, %r724;
	xor.b32  	%r746, %r739, %r723;
	add.s32 	%r747, %r730, %r746;
	add.s32 	%r748, %r729, %r745;
	add.s32 	%r749, %r728, %r744;
	add.s32 	%r750, %r727, %r743;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 9;
	shr.b32 	%rhs, %r747, 23;
	add.u32 	%r751, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r748, 9;
	shr.b32 	%rhs, %r748, 23;
	add.u32 	%r752, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r749, 9;
	shr.b32 	%rhs, %r749, 23;
	add.u32 	%r753, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 9;
	shr.b32 	%rhs, %r750, 23;
	add.u32 	%r754, %lhs, %rhs;
	}
	add.s32 	%r755, %r666, %r1659;
	add.s32 	%r756, %r665, %r1659;
	add.s32 	%r757, %r664, %r1659;
	add.s32 	%r758, %r663, %r1659;
	xor.b32  	%r759, %r754, %r698;
	xor.b32  	%r760, %r753, %r697;
	xor.b32  	%r761, %r752, %r696;
	xor.b32  	%r762, %r751, %r695;
	xor.b32  	%r763, %r754, %r726;
	xor.b32  	%r764, %r753, %r725;
	xor.b32  	%r765, %r752, %r724;
	xor.b32  	%r766, %r751, %r723;
	and.b32  	%r767, %r766, %r762;
	and.b32  	%r768, %r765, %r761;
	and.b32  	%r769, %r764, %r760;
	and.b32  	%r770, %r763, %r759;
	xor.b32  	%r771, %r770, %r754;
	xor.b32  	%r772, %r769, %r753;
	xor.b32  	%r773, %r768, %r752;
	xor.b32  	%r774, %r767, %r751;
	add.s32 	%r775, %r758, %r774;
	add.s32 	%r776, %r757, %r773;
	add.s32 	%r777, %r756, %r772;
	add.s32 	%r778, %r755, %r771;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r775, 13;
	shr.b32 	%rhs, %r775, 19;
	add.u32 	%r779, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r776, 13;
	shr.b32 	%rhs, %r776, 19;
	add.u32 	%r780, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r777, 13;
	shr.b32 	%rhs, %r777, 19;
	add.u32 	%r781, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 13;
	shr.b32 	%rhs, %r778, 19;
	add.u32 	%r782, %lhs, %rhs;
	}
	add.s32 	%r783, %r698, %r1684;
	add.s32 	%r784, %r697, %r1684;
	add.s32 	%r785, %r696, %r1684;
	add.s32 	%r786, %r695, %r1684;
	xor.b32  	%r787, %r782, %r726;
	xor.b32  	%r788, %r781, %r725;
	xor.b32  	%r789, %r780, %r724;
	xor.b32  	%r790, %r779, %r723;
	xor.b32  	%r791, %r782, %r754;
	xor.b32  	%r792, %r781, %r753;
	xor.b32  	%r793, %r780, %r752;
	xor.b32  	%r794, %r779, %r751;
	and.b32  	%r795, %r794, %r790;
	and.b32  	%r796, %r793, %r789;
	and.b32  	%r797, %r792, %r788;
	and.b32  	%r798, %r791, %r787;
	xor.b32  	%r799, %r798, %r782;
	xor.b32  	%r800, %r797, %r781;
	xor.b32  	%r801, %r796, %r780;
	xor.b32  	%r802, %r795, %r779;
	add.s32 	%r803, %r786, %r802;
	add.s32 	%r804, %r785, %r801;
	add.s32 	%r805, %r784, %r800;
	add.s32 	%r806, %r783, %r799;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 3;
	shr.b32 	%rhs, %r803, 29;
	add.u32 	%r807, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r804, 3;
	shr.b32 	%rhs, %r804, 29;
	add.u32 	%r808, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r805, 3;
	shr.b32 	%rhs, %r805, 29;
	add.u32 	%r809, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 3;
	shr.b32 	%rhs, %r806, 29;
	add.u32 	%r810, %lhs, %rhs;
	}
	add.s32 	%r811, %r726, %r1660;
	add.s32 	%r812, %r725, %r1660;
	add.s32 	%r813, %r724, %r1660;
	add.s32 	%r814, %r723, %r1660;
	xor.b32  	%r815, %r810, %r754;
	xor.b32  	%r816, %r809, %r753;
	xor.b32  	%r817, %r808, %r752;
	xor.b32  	%r818, %r807, %r751;
	xor.b32  	%r819, %r810, %r782;
	xor.b32  	%r820, %r809, %r781;
	xor.b32  	%r821, %r808, %r780;
	xor.b32  	%r822, %r807, %r779;
	and.b32  	%r823, %r822, %r818;
	and.b32  	%r824, %r821, %r817;
	and.b32  	%r825, %r820, %r816;
	and.b32  	%r826, %r819, %r815;
	xor.b32  	%r827, %r826, %r810;
	xor.b32  	%r828, %r825, %r809;
	xor.b32  	%r829, %r824, %r808;
	xor.b32  	%r830, %r823, %r807;
	add.s32 	%r831, %r814, %r830;
	add.s32 	%r832, %r813, %r829;
	add.s32 	%r833, %r812, %r828;
	add.s32 	%r834, %r811, %r827;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 5;
	shr.b32 	%rhs, %r831, 27;
	add.u32 	%r835, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 5;
	shr.b32 	%rhs, %r832, 27;
	add.u32 	%r836, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 5;
	shr.b32 	%rhs, %r833, 27;
	add.u32 	%r837, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r834, 5;
	shr.b32 	%rhs, %r834, 27;
	add.u32 	%r838, %lhs, %rhs;
	}
	add.s32 	%r839, %r754, %r1661;
	add.s32 	%r840, %r753, %r1661;
	add.s32 	%r841, %r752, %r1661;
	add.s32 	%r842, %r751, %r1661;
	xor.b32  	%r843, %r838, %r782;
	xor.b32  	%r844, %r837, %r781;
	xor.b32  	%r845, %r836, %r780;
	xor.b32  	%r846, %r835, %r779;
	xor.b32  	%r847, %r838, %r810;
	xor.b32  	%r848, %r837, %r809;
	xor.b32  	%r849, %r836, %r808;
	xor.b32  	%r850, %r835, %r807;
	and.b32  	%r851, %r850, %r846;
	and.b32  	%r852, %r849, %r845;
	and.b32  	%r853, %r848, %r844;
	and.b32  	%r854, %r847, %r843;
	xor.b32  	%r855, %r854, %r838;
	xor.b32  	%r856, %r853, %r837;
	xor.b32  	%r857, %r852, %r836;
	xor.b32  	%r858, %r851, %r835;
	add.s32 	%r859, %r842, %r858;
	add.s32 	%r860, %r841, %r857;
	add.s32 	%r861, %r840, %r856;
	add.s32 	%r862, %r839, %r855;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 9;
	shr.b32 	%rhs, %r859, 23;
	add.u32 	%r863, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r860, 9;
	shr.b32 	%rhs, %r860, 23;
	add.u32 	%r864, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r861, 9;
	shr.b32 	%rhs, %r861, 23;
	add.u32 	%r865, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r862, 9;
	shr.b32 	%rhs, %r862, 23;
	add.u32 	%r866, %lhs, %rhs;
	}
	add.s32 	%r867, %r782, %r1662;
	add.s32 	%r868, %r781, %r1662;
	add.s32 	%r869, %r780, %r1662;
	add.s32 	%r870, %r779, %r1662;
	xor.b32  	%r871, %r866, %r810;
	xor.b32  	%r872, %r865, %r809;
	xor.b32  	%r873, %r864, %r808;
	xor.b32  	%r874, %r863, %r807;
	xor.b32  	%r875, %r866, %r838;
	xor.b32  	%r876, %r865, %r837;
	xor.b32  	%r877, %r864, %r836;
	xor.b32  	%r878, %r863, %r835;
	and.b32  	%r879, %r878, %r874;
	and.b32  	%r880, %r877, %r873;
	and.b32  	%r881, %r876, %r872;
	and.b32  	%r882, %r875, %r871;
	xor.b32  	%r883, %r882, %r866;
	xor.b32  	%r884, %r881, %r865;
	xor.b32  	%r885, %r880, %r864;
	xor.b32  	%r886, %r879, %r863;
	add.s32 	%r887, %r870, %r886;
	add.s32 	%r888, %r869, %r885;
	add.s32 	%r889, %r868, %r884;
	add.s32 	%r890, %r867, %r883;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 13;
	shr.b32 	%rhs, %r887, 19;
	add.u32 	%r891, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r888, 13;
	shr.b32 	%rhs, %r888, 19;
	add.u32 	%r892, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r889, 13;
	shr.b32 	%rhs, %r889, 19;
	add.u32 	%r893, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r890, 13;
	shr.b32 	%rhs, %r890, 19;
	add.u32 	%r894, %lhs, %rhs;
	}
	add.s32 	%r895, %r810, %r1685;
	add.s32 	%r896, %r809, %r1685;
	add.s32 	%r897, %r808, %r1685;
	add.s32 	%r898, %r807, %r1685;
	xor.b32  	%r899, %r894, %r838;
	xor.b32  	%r900, %r893, %r837;
	xor.b32  	%r901, %r892, %r836;
	xor.b32  	%r902, %r891, %r835;
	xor.b32  	%r903, %r894, %r866;
	xor.b32  	%r904, %r893, %r865;
	xor.b32  	%r905, %r892, %r864;
	xor.b32  	%r906, %r891, %r863;
	and.b32  	%r907, %r906, %r902;
	and.b32  	%r908, %r905, %r901;
	and.b32  	%r909, %r904, %r900;
	and.b32  	%r910, %r903, %r899;
	xor.b32  	%r911, %r910, %r894;
	xor.b32  	%r912, %r909, %r893;
	xor.b32  	%r913, %r908, %r892;
	xor.b32  	%r914, %r907, %r891;
	add.s32 	%r915, %r898, %r914;
	add.s32 	%r916, %r897, %r913;
	add.s32 	%r917, %r896, %r912;
	add.s32 	%r918, %r895, %r911;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r915, 3;
	shr.b32 	%rhs, %r915, 29;
	add.u32 	%r919, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r916, 3;
	shr.b32 	%rhs, %r916, 29;
	add.u32 	%r920, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r917, 3;
	shr.b32 	%rhs, %r917, 29;
	add.u32 	%r921, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r918, 3;
	shr.b32 	%rhs, %r918, 29;
	add.u32 	%r922, %lhs, %rhs;
	}
	add.s32 	%r923, %r838, %r1663;
	add.s32 	%r924, %r837, %r1663;
	add.s32 	%r925, %r836, %r1663;
	add.s32 	%r926, %r835, %r1663;
	xor.b32  	%r927, %r922, %r866;
	xor.b32  	%r928, %r921, %r865;
	xor.b32  	%r929, %r920, %r864;
	xor.b32  	%r930, %r919, %r863;
	xor.b32  	%r931, %r922, %r894;
	xor.b32  	%r932, %r921, %r893;
	xor.b32  	%r933, %r920, %r892;
	xor.b32  	%r934, %r919, %r891;
	and.b32  	%r935, %r934, %r930;
	and.b32  	%r936, %r933, %r929;
	and.b32  	%r937, %r932, %r928;
	and.b32  	%r938, %r931, %r927;
	xor.b32  	%r939, %r938, %r922;
	xor.b32  	%r940, %r937, %r921;
	xor.b32  	%r941, %r936, %r920;
	xor.b32  	%r942, %r935, %r919;
	add.s32 	%r943, %r926, %r942;
	add.s32 	%r944, %r925, %r941;
	add.s32 	%r945, %r924, %r940;
	add.s32 	%r946, %r923, %r939;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 5;
	shr.b32 	%rhs, %r943, 27;
	add.u32 	%r947, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r944, 5;
	shr.b32 	%rhs, %r944, 27;
	add.u32 	%r948, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r945, 5;
	shr.b32 	%rhs, %r945, 27;
	add.u32 	%r949, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 5;
	shr.b32 	%rhs, %r946, 27;
	add.u32 	%r950, %lhs, %rhs;
	}
	add.s32 	%r951, %r866, %r1664;
	add.s32 	%r952, %r865, %r1664;
	add.s32 	%r953, %r864, %r1664;
	add.s32 	%r954, %r863, %r1664;
	xor.b32  	%r955, %r950, %r894;
	xor.b32  	%r956, %r949, %r893;
	xor.b32  	%r957, %r948, %r892;
	xor.b32  	%r958, %r947, %r891;
	xor.b32  	%r959, %r950, %r922;
	xor.b32  	%r960, %r949, %r921;
	xor.b32  	%r961, %r948, %r920;
	xor.b32  	%r962, %r947, %r919;
	and.b32  	%r963, %r962, %r958;
	and.b32  	%r964, %r961, %r957;
	and.b32  	%r965, %r960, %r956;
	and.b32  	%r966, %r959, %r955;
	xor.b32  	%r967, %r966, %r950;
	xor.b32  	%r968, %r965, %r949;
	xor.b32  	%r969, %r964, %r948;
	xor.b32  	%r970, %r963, %r947;
	add.s32 	%r971, %r954, %r970;
	add.s32 	%r972, %r953, %r969;
	add.s32 	%r973, %r952, %r968;
	add.s32 	%r974, %r951, %r967;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 9;
	shr.b32 	%rhs, %r971, 23;
	add.u32 	%r975, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r972, 9;
	shr.b32 	%rhs, %r972, 23;
	add.u32 	%r976, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r973, 9;
	shr.b32 	%rhs, %r973, 23;
	add.u32 	%r977, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 9;
	shr.b32 	%rhs, %r974, 23;
	add.u32 	%r978, %lhs, %rhs;
	}
	add.s32 	%r979, %r894, %r1665;
	add.s32 	%r980, %r893, %r1665;
	add.s32 	%r981, %r892, %r1665;
	add.s32 	%r982, %r891, %r1665;
	xor.b32  	%r983, %r978, %r922;
	xor.b32  	%r984, %r977, %r921;
	xor.b32  	%r985, %r976, %r920;
	xor.b32  	%r986, %r975, %r919;
	xor.b32  	%r987, %r978, %r950;
	xor.b32  	%r988, %r977, %r949;
	xor.b32  	%r989, %r976, %r948;
	xor.b32  	%r990, %r975, %r947;
	and.b32  	%r991, %r990, %r986;
	and.b32  	%r992, %r989, %r985;
	and.b32  	%r993, %r988, %r984;
	and.b32  	%r994, %r987, %r983;
	xor.b32  	%r995, %r994, %r978;
	xor.b32  	%r996, %r993, %r977;
	xor.b32  	%r997, %r992, %r976;
	xor.b32  	%r998, %r991, %r975;
	add.s32 	%r999, %r982, %r998;
	add.s32 	%r1000, %r981, %r997;
	add.s32 	%r1001, %r980, %r996;
	add.s32 	%r1002, %r979, %r995;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 13;
	shr.b32 	%rhs, %r999, 19;
	add.u32 	%r1003, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 13;
	shr.b32 	%rhs, %r1000, 19;
	add.u32 	%r1004, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 13;
	shr.b32 	%rhs, %r1001, 19;
	add.u32 	%r1005, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1002, 13;
	shr.b32 	%rhs, %r1002, 19;
	add.u32 	%r1006, %lhs, %rhs;
	}
	add.s32 	%r1007, %r922, %r1686;
	add.s32 	%r1008, %r921, %r1686;
	add.s32 	%r1009, %r920, %r1686;
	add.s32 	%r1010, %r919, %r1686;
	xor.b32  	%r1011, %r1006, %r950;
	xor.b32  	%r1012, %r1005, %r949;
	xor.b32  	%r1013, %r1004, %r948;
	xor.b32  	%r1014, %r1003, %r947;
	xor.b32  	%r1015, %r1006, %r978;
	xor.b32  	%r1016, %r1005, %r977;
	xor.b32  	%r1017, %r1004, %r976;
	xor.b32  	%r1018, %r1003, %r975;
	and.b32  	%r1019, %r1018, %r1014;
	and.b32  	%r1020, %r1017, %r1013;
	and.b32  	%r1021, %r1016, %r1012;
	and.b32  	%r1022, %r1015, %r1011;
	xor.b32  	%r1023, %r1022, %r1006;
	xor.b32  	%r1024, %r1021, %r1005;
	xor.b32  	%r1025, %r1020, %r1004;
	xor.b32  	%r1026, %r1019, %r1003;
	add.s32 	%r1027, %r1010, %r1026;
	add.s32 	%r1028, %r1009, %r1025;
	add.s32 	%r1029, %r1008, %r1024;
	add.s32 	%r1030, %r1007, %r1023;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1027, 3;
	shr.b32 	%rhs, %r1027, 29;
	add.u32 	%r1031, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1028, 3;
	shr.b32 	%rhs, %r1028, 29;
	add.u32 	%r1032, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1029, 3;
	shr.b32 	%rhs, %r1029, 29;
	add.u32 	%r1033, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1030, 3;
	shr.b32 	%rhs, %r1030, 29;
	add.u32 	%r1034, %lhs, %rhs;
	}
	add.s32 	%r1035, %r950, %r1666;
	add.s32 	%r1036, %r949, %r1666;
	add.s32 	%r1037, %r948, %r1666;
	add.s32 	%r1038, %r947, %r1666;
	xor.b32  	%r1039, %r1034, %r978;
	xor.b32  	%r1040, %r1033, %r977;
	xor.b32  	%r1041, %r1032, %r976;
	xor.b32  	%r1042, %r1031, %r975;
	xor.b32  	%r1043, %r1034, %r1006;
	xor.b32  	%r1044, %r1033, %r1005;
	xor.b32  	%r1045, %r1032, %r1004;
	xor.b32  	%r1046, %r1031, %r1003;
	and.b32  	%r1047, %r1046, %r1042;
	and.b32  	%r1048, %r1045, %r1041;
	and.b32  	%r1049, %r1044, %r1040;
	and.b32  	%r1050, %r1043, %r1039;
	xor.b32  	%r1051, %r1050, %r1034;
	xor.b32  	%r1052, %r1049, %r1033;
	xor.b32  	%r1053, %r1048, %r1032;
	xor.b32  	%r1054, %r1047, %r1031;
	add.s32 	%r1055, %r1038, %r1054;
	add.s32 	%r1056, %r1037, %r1053;
	add.s32 	%r1057, %r1036, %r1052;
	add.s32 	%r1058, %r1035, %r1051;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1055, 5;
	shr.b32 	%rhs, %r1055, 27;
	add.u32 	%r1059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1056, 5;
	shr.b32 	%rhs, %r1056, 27;
	add.u32 	%r1060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 5;
	shr.b32 	%rhs, %r1057, 27;
	add.u32 	%r1061, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1058, 5;
	shr.b32 	%rhs, %r1058, 27;
	add.u32 	%r1062, %lhs, %rhs;
	}
	add.s32 	%r1063, %r978, %r1667;
	add.s32 	%r1064, %r977, %r1667;
	add.s32 	%r1065, %r976, %r1667;
	add.s32 	%r1066, %r975, %r1667;
	xor.b32  	%r1067, %r1062, %r1006;
	xor.b32  	%r1068, %r1061, %r1005;
	xor.b32  	%r1069, %r1060, %r1004;
	xor.b32  	%r1070, %r1059, %r1003;
	xor.b32  	%r1071, %r1062, %r1034;
	xor.b32  	%r1072, %r1061, %r1033;
	xor.b32  	%r1073, %r1060, %r1032;
	xor.b32  	%r1074, %r1059, %r1031;
	and.b32  	%r1075, %r1074, %r1070;
	and.b32  	%r1076, %r1073, %r1069;
	and.b32  	%r1077, %r1072, %r1068;
	and.b32  	%r1078, %r1071, %r1067;
	xor.b32  	%r1079, %r1078, %r1062;
	xor.b32  	%r1080, %r1077, %r1061;
	xor.b32  	%r1081, %r1076, %r1060;
	xor.b32  	%r1082, %r1075, %r1059;
	add.s32 	%r1083, %r1066, %r1082;
	add.s32 	%r1084, %r1065, %r1081;
	add.s32 	%r1085, %r1064, %r1080;
	add.s32 	%r1086, %r1063, %r1079;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1083, 9;
	shr.b32 	%rhs, %r1083, 23;
	add.u32 	%r1087, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1084, 9;
	shr.b32 	%rhs, %r1084, 23;
	add.u32 	%r1088, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1085, 9;
	shr.b32 	%rhs, %r1085, 23;
	add.u32 	%r1089, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1086, 9;
	shr.b32 	%rhs, %r1086, 23;
	add.u32 	%r1090, %lhs, %rhs;
	}
	add.s32 	%r1091, %r1006, %r1668;
	add.s32 	%r1092, %r1005, %r1668;
	add.s32 	%r1093, %r1004, %r1668;
	add.s32 	%r1094, %r1003, %r1668;
	xor.b32  	%r1095, %r1090, %r1034;
	xor.b32  	%r1096, %r1089, %r1033;
	xor.b32  	%r1097, %r1088, %r1032;
	xor.b32  	%r1098, %r1087, %r1031;
	xor.b32  	%r1099, %r1090, %r1062;
	xor.b32  	%r1100, %r1089, %r1061;
	xor.b32  	%r1101, %r1088, %r1060;
	xor.b32  	%r1102, %r1087, %r1059;
	and.b32  	%r1103, %r1102, %r1098;
	and.b32  	%r1104, %r1101, %r1097;
	and.b32  	%r1105, %r1100, %r1096;
	and.b32  	%r1106, %r1099, %r1095;
	xor.b32  	%r1107, %r1106, %r1090;
	xor.b32  	%r1108, %r1105, %r1089;
	xor.b32  	%r1109, %r1104, %r1088;
	xor.b32  	%r1110, %r1103, %r1087;
	add.s32 	%r1111, %r1094, %r1110;
	add.s32 	%r1112, %r1093, %r1109;
	add.s32 	%r1113, %r1092, %r1108;
	add.s32 	%r1114, %r1091, %r1107;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1111, 13;
	shr.b32 	%rhs, %r1111, 19;
	add.u32 	%r1115, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1112, 13;
	shr.b32 	%rhs, %r1112, 19;
	add.u32 	%r1116, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1113, 13;
	shr.b32 	%rhs, %r1113, 19;
	add.u32 	%r1117, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 13;
	shr.b32 	%rhs, %r1114, 19;
	add.u32 	%r1118, %lhs, %rhs;
	}
	add.s32 	%r1119, %r1031, %r314;
	add.s32 	%r1120, %r1032, %r313;
	add.s32 	%r1121, %r1033, %r312;
	add.s32 	%r1122, %r1034, %r311;
	xor.b32  	%r1123, %r1118, %r1090;
	xor.b32  	%r1124, %r1123, %r1062;
	add.s32 	%r1125, %r1122, %r1124;
	xor.b32  	%r1126, %r1117, %r1089;
	xor.b32  	%r1127, %r1126, %r1061;
	add.s32 	%r1128, %r1121, %r1127;
	xor.b32  	%r1129, %r1116, %r1088;
	xor.b32  	%r1130, %r1129, %r1060;
	add.s32 	%r1131, %r1120, %r1130;
	xor.b32  	%r1132, %r1115, %r1087;
	xor.b32  	%r1133, %r1132, %r1059;
	add.s32 	%r1134, %r1119, %r1133;
	add.s32 	%r1135, %r1134, 1859775393;
	add.s32 	%r1136, %r1131, 1859775393;
	add.s32 	%r1137, %r1128, 1859775393;
	add.s32 	%r1138, %r1125, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1138, 3;
	shr.b32 	%rhs, %r1138, 29;
	add.u32 	%r1139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1137, 3;
	shr.b32 	%rhs, %r1137, 29;
	add.u32 	%r1140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 3;
	shr.b32 	%rhs, %r1136, 29;
	add.u32 	%r1141, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 3;
	shr.b32 	%rhs, %r1135, 29;
	add.u32 	%r1142, %lhs, %rhs;
	}
	add.s32 	%r1143, %r1062, %r1669;
	add.s32 	%r1144, %r1061, %r1669;
	add.s32 	%r1145, %r1060, %r1669;
	add.s32 	%r1146, %r1059, %r1669;
	xor.b32  	%r1147, %r1142, %r1115;
	xor.b32  	%r1148, %r1141, %r1116;
	xor.b32  	%r1149, %r1140, %r1117;
	xor.b32  	%r1150, %r1139, %r1118;
	xor.b32  	%r1151, %r1150, %r1090;
	xor.b32  	%r1152, %r1149, %r1089;
	xor.b32  	%r1153, %r1148, %r1088;
	xor.b32  	%r1154, %r1147, %r1087;
	add.s32 	%r1155, %r1146, %r1154;
	add.s32 	%r1156, %r1145, %r1153;
	add.s32 	%r1157, %r1144, %r1152;
	add.s32 	%r1158, %r1143, %r1151;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1158, 9;
	shr.b32 	%rhs, %r1158, 23;
	add.u32 	%r1159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 9;
	shr.b32 	%rhs, %r1157, 23;
	add.u32 	%r1160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 9;
	shr.b32 	%rhs, %r1156, 23;
	add.u32 	%r1161, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1155, 9;
	shr.b32 	%rhs, %r1155, 23;
	add.u32 	%r1162, %lhs, %rhs;
	}
	add.s32 	%r1163, %r1090, %r1670;
	add.s32 	%r1164, %r1089, %r1670;
	add.s32 	%r1165, %r1088, %r1670;
	add.s32 	%r1166, %r1087, %r1670;
	xor.b32  	%r1167, %r1162, %r1142;
	xor.b32  	%r1168, %r1161, %r1141;
	xor.b32  	%r1169, %r1160, %r1140;
	xor.b32  	%r1170, %r1159, %r1139;
	xor.b32  	%r1171, %r1170, %r1118;
	xor.b32  	%r1172, %r1169, %r1117;
	xor.b32  	%r1173, %r1168, %r1116;
	xor.b32  	%r1174, %r1167, %r1115;
	add.s32 	%r1175, %r1166, %r1174;
	add.s32 	%r1176, %r1165, %r1173;
	add.s32 	%r1177, %r1164, %r1172;
	add.s32 	%r1178, %r1163, %r1171;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1178, 11;
	shr.b32 	%rhs, %r1178, 21;
	add.u32 	%r1179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 11;
	shr.b32 	%rhs, %r1177, 21;
	add.u32 	%r1180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 11;
	shr.b32 	%rhs, %r1176, 21;
	add.u32 	%r1181, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1175, 11;
	shr.b32 	%rhs, %r1175, 21;
	add.u32 	%r1182, %lhs, %rhs;
	}
	add.s32 	%r1183, %r1118, %r1671;
	add.s32 	%r1184, %r1117, %r1671;
	add.s32 	%r1185, %r1116, %r1671;
	add.s32 	%r1186, %r1115, %r1671;
	xor.b32  	%r1187, %r1182, %r1162;
	xor.b32  	%r1188, %r1181, %r1161;
	xor.b32  	%r1189, %r1180, %r1160;
	xor.b32  	%r1190, %r1179, %r1159;
	xor.b32  	%r1191, %r1190, %r1139;
	xor.b32  	%r1192, %r1189, %r1140;
	xor.b32  	%r1193, %r1188, %r1141;
	xor.b32  	%r1194, %r1187, %r1142;
	add.s32 	%r1195, %r1186, %r1194;
	add.s32 	%r1196, %r1185, %r1193;
	add.s32 	%r1197, %r1184, %r1192;
	add.s32 	%r1198, %r1183, %r1191;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1198, 15;
	shr.b32 	%rhs, %r1198, 17;
	add.u32 	%r1199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1197, 15;
	shr.b32 	%rhs, %r1197, 17;
	add.u32 	%r1200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 15;
	shr.b32 	%rhs, %r1196, 17;
	add.u32 	%r1201, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 15;
	shr.b32 	%rhs, %r1195, 17;
	add.u32 	%r1202, %lhs, %rhs;
	}
	add.s32 	%r1203, %r1139, %r1687;
	add.s32 	%r1204, %r1140, %r1687;
	add.s32 	%r1205, %r1141, %r1687;
	add.s32 	%r1206, %r1142, %r1687;
	xor.b32  	%r1207, %r1202, %r1182;
	xor.b32  	%r1208, %r1201, %r1181;
	xor.b32  	%r1209, %r1200, %r1180;
	xor.b32  	%r1210, %r1199, %r1179;
	xor.b32  	%r1211, %r1210, %r1159;
	xor.b32  	%r1212, %r1209, %r1160;
	xor.b32  	%r1213, %r1208, %r1161;
	xor.b32  	%r1214, %r1207, %r1162;
	add.s32 	%r1215, %r1206, %r1214;
	add.s32 	%r1216, %r1205, %r1213;
	add.s32 	%r1217, %r1204, %r1212;
	add.s32 	%r1218, %r1203, %r1211;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1218, 3;
	shr.b32 	%rhs, %r1218, 29;
	add.u32 	%r1219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1217, 3;
	shr.b32 	%rhs, %r1217, 29;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1216, 3;
	shr.b32 	%rhs, %r1216, 29;
	add.u32 	%r1221, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 3;
	shr.b32 	%rhs, %r1215, 29;
	add.u32 	%r1222, %lhs, %rhs;
	}
	add.s32 	%r1223, %r1159, %r1672;
	add.s32 	%r1224, %r1160, %r1672;
	add.s32 	%r1225, %r1161, %r1672;
	add.s32 	%r1226, %r1162, %r1672;
	xor.b32  	%r1227, %r1222, %r1202;
	xor.b32  	%r1228, %r1221, %r1201;
	xor.b32  	%r1229, %r1220, %r1200;
	xor.b32  	%r1230, %r1219, %r1199;
	xor.b32  	%r1231, %r1230, %r1179;
	xor.b32  	%r1232, %r1229, %r1180;
	xor.b32  	%r1233, %r1228, %r1181;
	xor.b32  	%r1234, %r1227, %r1182;
	add.s32 	%r1235, %r1226, %r1234;
	add.s32 	%r1236, %r1225, %r1233;
	add.s32 	%r1237, %r1224, %r1232;
	add.s32 	%r1238, %r1223, %r1231;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1238, 9;
	shr.b32 	%rhs, %r1238, 23;
	add.u32 	%r1239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1237, 9;
	shr.b32 	%rhs, %r1237, 23;
	add.u32 	%r1240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 9;
	shr.b32 	%rhs, %r1236, 23;
	add.u32 	%r1241, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1235, 9;
	shr.b32 	%rhs, %r1235, 23;
	add.u32 	%r1242, %lhs, %rhs;
	}
	add.s32 	%r1243, %r1179, %r1673;
	add.s32 	%r1244, %r1180, %r1673;
	add.s32 	%r1245, %r1181, %r1673;
	add.s32 	%r1246, %r1182, %r1673;
	xor.b32  	%r1247, %r1242, %r1222;
	xor.b32  	%r1248, %r1241, %r1221;
	xor.b32  	%r1249, %r1240, %r1220;
	xor.b32  	%r1250, %r1239, %r1219;
	xor.b32  	%r1251, %r1250, %r1199;
	xor.b32  	%r1252, %r1249, %r1200;
	xor.b32  	%r1253, %r1248, %r1201;
	xor.b32  	%r1254, %r1247, %r1202;
	add.s32 	%r1255, %r1246, %r1254;
	add.s32 	%r1256, %r1245, %r1253;
	add.s32 	%r1257, %r1244, %r1252;
	add.s32 	%r1258, %r1243, %r1251;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1258, 11;
	shr.b32 	%rhs, %r1258, 21;
	add.u32 	%r1259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1257, 11;
	shr.b32 	%rhs, %r1257, 21;
	add.u32 	%r1260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 11;
	shr.b32 	%rhs, %r1256, 21;
	add.u32 	%r1261, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 11;
	shr.b32 	%rhs, %r1255, 21;
	add.u32 	%r1262, %lhs, %rhs;
	}
	add.s32 	%r1263, %r1199, %r1674;
	add.s32 	%r1264, %r1200, %r1674;
	add.s32 	%r1265, %r1201, %r1674;
	add.s32 	%r1266, %r1202, %r1674;
	xor.b32  	%r1267, %r1262, %r1242;
	xor.b32  	%r1268, %r1261, %r1241;
	xor.b32  	%r1269, %r1260, %r1240;
	xor.b32  	%r1270, %r1259, %r1239;
	xor.b32  	%r1271, %r1270, %r1219;
	xor.b32  	%r1272, %r1269, %r1220;
	xor.b32  	%r1273, %r1268, %r1221;
	xor.b32  	%r1274, %r1267, %r1222;
	add.s32 	%r1275, %r1266, %r1274;
	add.s32 	%r1276, %r1265, %r1273;
	add.s32 	%r1277, %r1264, %r1272;
	add.s32 	%r1278, %r1263, %r1271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1278, 15;
	shr.b32 	%rhs, %r1278, 17;
	add.u32 	%r1279, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 15;
	shr.b32 	%rhs, %r1277, 17;
	add.u32 	%r1280, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 15;
	shr.b32 	%rhs, %r1276, 17;
	add.u32 	%r1281, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 15;
	shr.b32 	%rhs, %r1275, 17;
	add.u32 	%r1282, %lhs, %rhs;
	}
	add.s32 	%r1283, %r1219, %r1688;
	add.s32 	%r1284, %r1220, %r1688;
	add.s32 	%r1285, %r1221, %r1688;
	add.s32 	%r1286, %r1222, %r1688;
	xor.b32  	%r1287, %r1282, %r1262;
	xor.b32  	%r1288, %r1281, %r1261;
	xor.b32  	%r1289, %r1280, %r1260;
	xor.b32  	%r1290, %r1279, %r1259;
	xor.b32  	%r1291, %r1290, %r1239;
	xor.b32  	%r1292, %r1289, %r1240;
	xor.b32  	%r1293, %r1288, %r1241;
	xor.b32  	%r1294, %r1287, %r1242;
	add.s32 	%r1295, %r1286, %r1294;
	add.s32 	%r1296, %r1285, %r1293;
	add.s32 	%r1297, %r1284, %r1292;
	add.s32 	%r1298, %r1283, %r1291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1298, 3;
	shr.b32 	%rhs, %r1298, 29;
	add.u32 	%r1299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1297, 3;
	shr.b32 	%rhs, %r1297, 29;
	add.u32 	%r1300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1296, 3;
	shr.b32 	%rhs, %r1296, 29;
	add.u32 	%r1301, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1295, 3;
	shr.b32 	%rhs, %r1295, 29;
	add.u32 	%r1302, %lhs, %rhs;
	}
	add.s32 	%r1303, %r1239, %r1675;
	add.s32 	%r1304, %r1240, %r1675;
	add.s32 	%r1305, %r1241, %r1675;
	add.s32 	%r1306, %r1242, %r1675;
	xor.b32  	%r1307, %r1302, %r1282;
	xor.b32  	%r1308, %r1301, %r1281;
	xor.b32  	%r1309, %r1300, %r1280;
	xor.b32  	%r1310, %r1299, %r1279;
	xor.b32  	%r1311, %r1310, %r1259;
	xor.b32  	%r1312, %r1309, %r1260;
	xor.b32  	%r1313, %r1308, %r1261;
	xor.b32  	%r1314, %r1307, %r1262;
	add.s32 	%r1315, %r1306, %r1314;
	add.s32 	%r1316, %r1305, %r1313;
	add.s32 	%r1317, %r1304, %r1312;
	add.s32 	%r1318, %r1303, %r1311;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1318, 9;
	shr.b32 	%rhs, %r1318, 23;
	add.u32 	%r1319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1317, 9;
	shr.b32 	%rhs, %r1317, 23;
	add.u32 	%r1320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1316, 9;
	shr.b32 	%rhs, %r1316, 23;
	add.u32 	%r1321, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1315, 9;
	shr.b32 	%rhs, %r1315, 23;
	add.u32 	%r1322, %lhs, %rhs;
	}
	add.s32 	%r1323, %r1259, %r1676;
	add.s32 	%r1324, %r1260, %r1676;
	add.s32 	%r1325, %r1261, %r1676;
	add.s32 	%r1326, %r1262, %r1676;
	xor.b32  	%r1327, %r1322, %r1302;
	xor.b32  	%r1328, %r1321, %r1301;
	xor.b32  	%r1329, %r1320, %r1300;
	xor.b32  	%r1330, %r1319, %r1299;
	xor.b32  	%r1331, %r1330, %r1279;
	xor.b32  	%r1332, %r1329, %r1280;
	xor.b32  	%r1333, %r1328, %r1281;
	xor.b32  	%r1334, %r1327, %r1282;
	add.s32 	%r1335, %r1326, %r1334;
	add.s32 	%r1336, %r1325, %r1333;
	add.s32 	%r1337, %r1324, %r1332;
	add.s32 	%r1338, %r1323, %r1331;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1338, 11;
	shr.b32 	%rhs, %r1338, 21;
	add.u32 	%r1339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1337, 11;
	shr.b32 	%rhs, %r1337, 21;
	add.u32 	%r1340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1336, 11;
	shr.b32 	%rhs, %r1336, 21;
	add.u32 	%r1341, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1335, 11;
	shr.b32 	%rhs, %r1335, 21;
	add.u32 	%r1342, %lhs, %rhs;
	}
	add.s32 	%r1343, %r1279, %r1677;
	add.s32 	%r1344, %r1280, %r1677;
	add.s32 	%r1345, %r1281, %r1677;
	add.s32 	%r1346, %r1282, %r1677;
	xor.b32  	%r1347, %r1342, %r1322;
	xor.b32  	%r1348, %r1341, %r1321;
	xor.b32  	%r1349, %r1340, %r1320;
	xor.b32  	%r1350, %r1339, %r1319;
	xor.b32  	%r1351, %r1350, %r1299;
	xor.b32  	%r1352, %r1349, %r1300;
	xor.b32  	%r1353, %r1348, %r1301;
	xor.b32  	%r1354, %r1347, %r1302;
	add.s32 	%r1355, %r1346, %r1354;
	add.s32 	%r1356, %r1345, %r1353;
	add.s32 	%r1357, %r1344, %r1352;
	add.s32 	%r1358, %r1343, %r1351;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1358, 15;
	shr.b32 	%rhs, %r1358, 17;
	add.u32 	%r1359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1357, 15;
	shr.b32 	%rhs, %r1357, 17;
	add.u32 	%r1360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1356, 15;
	shr.b32 	%rhs, %r1356, 17;
	add.u32 	%r1361, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1355, 15;
	shr.b32 	%rhs, %r1355, 17;
	add.u32 	%r1362, %lhs, %rhs;
	}
	add.s32 	%r1363, %r1299, %r1689;
	add.s32 	%r1364, %r1300, %r1689;
	add.s32 	%r1365, %r1301, %r1689;
	add.s32 	%r1366, %r1302, %r1689;
	xor.b32  	%r1367, %r1362, %r1342;
	xor.b32  	%r1368, %r1361, %r1341;
	xor.b32  	%r1369, %r1360, %r1340;
	xor.b32  	%r1370, %r1359, %r1339;
	xor.b32  	%r1371, %r1370, %r1319;
	xor.b32  	%r1372, %r1369, %r1320;
	xor.b32  	%r1373, %r1368, %r1321;
	xor.b32  	%r1374, %r1367, %r1322;
	add.s32 	%r1375, %r1366, %r1374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 3;
	shr.b32 	%rhs, %r1375, 29;
	add.u32 	%r189, %lhs, %rhs;
	}
	add.s32 	%r1376, %r1365, %r1373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1376, 3;
	shr.b32 	%rhs, %r1376, 29;
	add.u32 	%r190, %lhs, %rhs;
	}
	add.s32 	%r1377, %r1364, %r1372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1377, 3;
	shr.b32 	%rhs, %r1377, 29;
	add.u32 	%r191, %lhs, %rhs;
	}
	add.s32 	%r1378, %r1363, %r1371;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 3;
	shr.b32 	%rhs, %r1378, 29;
	add.u32 	%r192, %lhs, %rhs;
	}
	add.s32 	%r1379, %r1319, %r1678;
	add.s32 	%r1380, %r1320, %r1678;
	add.s32 	%r1381, %r1321, %r1678;
	add.s32 	%r1382, %r1322, %r1678;
	xor.b32  	%r1383, %r189, %r1362;
	xor.b32  	%r1384, %r190, %r1361;
	xor.b32  	%r1385, %r191, %r1360;
	xor.b32  	%r1386, %r192, %r1359;
	xor.b32  	%r1387, %r1386, %r1339;
	xor.b32  	%r1388, %r1385, %r1340;
	xor.b32  	%r1389, %r1384, %r1341;
	xor.b32  	%r1390, %r1383, %r1342;
	add.s32 	%r1391, %r1382, %r1390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1391, 9;
	shr.b32 	%rhs, %r1391, 23;
	add.u32 	%r193, %lhs, %rhs;
	}
	add.s32 	%r1392, %r1381, %r1389;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1392, 9;
	shr.b32 	%rhs, %r1392, 23;
	add.u32 	%r194, %lhs, %rhs;
	}
	add.s32 	%r1393, %r1380, %r1388;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 9;
	shr.b32 	%rhs, %r1393, 23;
	add.u32 	%r195, %lhs, %rhs;
	}
	add.s32 	%r1394, %r1379, %r1387;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1394, 9;
	shr.b32 	%rhs, %r1394, 23;
	add.u32 	%r196, %lhs, %rhs;
	}
	add.s32 	%r1395, %r1339, %r1679;
	add.s32 	%r1396, %r1340, %r1679;
	add.s32 	%r1397, %r1341, %r1679;
	add.s32 	%r1398, %r1342, %r1679;
	xor.b32  	%r1399, %r193, %r189;
	xor.b32  	%r1400, %r194, %r190;
	xor.b32  	%r1401, %r195, %r191;
	xor.b32  	%r1402, %r196, %r192;
	xor.b32  	%r1403, %r1402, %r1359;
	xor.b32  	%r1404, %r1401, %r1360;
	xor.b32  	%r1405, %r1400, %r1361;
	xor.b32  	%r1406, %r1399, %r1362;
	add.s32 	%r1407, %r1398, %r1406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1407, 11;
	shr.b32 	%rhs, %r1407, 21;
	add.u32 	%r197, %lhs, %rhs;
	}
	add.s32 	%r1408, %r1397, %r1405;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1408, 11;
	shr.b32 	%rhs, %r1408, 21;
	add.u32 	%r198, %lhs, %rhs;
	}
	add.s32 	%r1409, %r1396, %r1404;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1409, 11;
	shr.b32 	%rhs, %r1409, 21;
	add.u32 	%r199, %lhs, %rhs;
	}
	add.s32 	%r1410, %r1395, %r1403;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1410, 11;
	shr.b32 	%rhs, %r1410, 21;
	add.u32 	%r200, %lhs, %rhs;
	}
	add.s32 	%r1411, %r1359, %r1680;
	add.s32 	%r1412, %r1360, %r1680;
	add.s32 	%r1413, %r1361, %r1680;
	add.s32 	%r1414, %r1362, %r1680;
	xor.b32  	%r1415, %r197, %r193;
	xor.b32  	%r1416, %r198, %r194;
	xor.b32  	%r1417, %r199, %r195;
	xor.b32  	%r1418, %r200, %r196;
	xor.b32  	%r1419, %r1418, %r192;
	xor.b32  	%r1420, %r1417, %r191;
	xor.b32  	%r1421, %r1416, %r190;
	xor.b32  	%r1422, %r1415, %r189;
	add.s32 	%r1423, %r1414, %r1422;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1423, 15;
	shr.b32 	%rhs, %r1423, 17;
	add.u32 	%r201, %lhs, %rhs;
	}
	add.s32 	%r1424, %r1413, %r1421;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1424, 15;
	shr.b32 	%rhs, %r1424, 17;
	add.u32 	%r202, %lhs, %rhs;
	}
	add.s32 	%r1425, %r1412, %r1420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1425, 15;
	shr.b32 	%rhs, %r1425, 17;
	add.u32 	%r203, %lhs, %rhs;
	}
	add.s32 	%r1426, %r1411, %r1419;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1426, 15;
	shr.b32 	%rhs, %r1426, 17;
	add.u32 	%r204, %lhs, %rhs;
	}
	shr.u32 	%r1427, %r189, %r186;
	and.b32  	%r1428, %r1427, %r285;
	mul.wide.u32 	%rd26, %r1428, 4;
	add.s64 	%rd27, %rd10, %rd26;
	and.b32  	%r1429, %r189, 31;
	mov.u32 	%r1430, 1;
	shl.b32 	%r205, %r1430, %r1429;
	ld.global.u32 	%r1431, [%rd27];
	and.b32  	%r1432, %r1431, %r205;
	setp.eq.s32	%p3, %r1432, 0;
	@%p3 bra 	BB3_27;

	shr.u32 	%r1433, %r193, %r186;
	and.b32  	%r1434, %r1433, %r285;
	mul.wide.u32 	%rd28, %r1434, 4;
	add.s64 	%rd29, %rd11, %rd28;
	and.b32  	%r1435, %r193, 31;
	shl.b32 	%r206, %r1430, %r1435;
	ld.global.u32 	%r1437, [%rd29];
	and.b32  	%r1438, %r1437, %r206;
	setp.eq.s32	%p4, %r1438, 0;
	@%p4 bra 	BB3_27;

	shr.u32 	%r1439, %r197, %r186;
	and.b32  	%r1440, %r1439, %r285;
	mul.wide.u32 	%rd30, %r1440, 4;
	add.s64 	%rd31, %rd12, %rd30;
	and.b32  	%r1441, %r197, 31;
	shl.b32 	%r207, %r1430, %r1441;
	ld.global.u32 	%r1443, [%rd31];
	and.b32  	%r1444, %r1443, %r207;
	setp.eq.s32	%p5, %r1444, 0;
	@%p5 bra 	BB3_27;

	shr.u32 	%r1445, %r201, %r186;
	and.b32  	%r1446, %r1445, %r285;
	mul.wide.u32 	%rd32, %r1446, 4;
	add.s64 	%rd33, %rd13, %rd32;
	and.b32  	%r1447, %r201, 31;
	shl.b32 	%r208, %r1430, %r1447;
	ld.global.u32 	%r1449, [%rd33];
	and.b32  	%r1450, %r1449, %r208;
	setp.eq.s32	%p6, %r1450, 0;
	@%p6 bra 	BB3_27;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 3;
	shr.b32 	%rhs, %r1375, 29;
	add.u32 	%r1654, %lhs, %rhs;
	}
	shr.u32 	%r1451, %r1654, %r187;
	and.b32  	%r1452, %r1451, %r285;
	mul.wide.u32 	%rd34, %r1452, 4;
	add.s64 	%rd35, %rd14, %rd34;
	ld.global.u32 	%r1453, [%rd35];
	and.b32  	%r1454, %r1453, %r205;
	setp.eq.s32	%p7, %r1454, 0;
	@%p7 bra 	BB3_27;

	shr.u32 	%r1455, %r193, %r187;
	and.b32  	%r1456, %r1455, %r285;
	mul.wide.u32 	%rd36, %r1456, 4;
	add.s64 	%rd37, %rd15, %rd36;
	ld.global.u32 	%r1457, [%rd37];
	and.b32  	%r1458, %r1457, %r206;
	setp.eq.s32	%p8, %r1458, 0;
	@%p8 bra 	BB3_27;

	shr.u32 	%r1459, %r197, %r187;
	and.b32  	%r1460, %r1459, %r285;
	mul.wide.u32 	%rd38, %r1460, 4;
	add.s64 	%rd39, %rd16, %rd38;
	ld.global.u32 	%r1461, [%rd39];
	and.b32  	%r1462, %r1461, %r207;
	setp.eq.s32	%p9, %r1462, 0;
	@%p9 bra 	BB3_27;

	shr.u32 	%r1463, %r201, %r187;
	and.b32  	%r1464, %r1463, %r285;
	mul.wide.u32 	%rd40, %r1464, 4;
	add.s64 	%rd41, %rd17, %rd40;
	ld.global.u32 	%r1465, [%rd41];
	and.b32  	%r1466, %r1465, %r208;
	setp.eq.s32	%p10, %r1466, 0;
	@%p10 bra 	BB3_27;

	setp.eq.s32	%p11, %r290, 0;
	mov.u32 	%r1691, 0;
	mov.u32 	%r1467, -1;
	mov.u32 	%r1699, %r1467;
	mov.u32 	%r1724, %r290;
	@%p11 bra 	BB3_22;

BB3_12:
	mov.u32 	%r209, %r1724;
	shr.u32 	%r211, %r209, 1;
	add.s32 	%r212, %r211, %r1691;
	cvt.u64.u32	%rd42, %r212;
	cvt.u64.u32	%rd43, %r291;
	add.s64 	%rd44, %rd42, %rd43;
	shl.b64 	%rd45, %rd44, 4;
	add.s64 	%rd1, %rd19, %rd45;
	ld.global.u32 	%r213, [%rd1+4];
	setp.gt.u32	%p12, %r201, %r213;
	mov.u32 	%r1697, %r1430;
	@%p12 bra 	BB3_20;

	setp.lt.u32	%p13, %r201, %r213;
	mov.u32 	%r1470, -1;
	mov.u32 	%r1697, %r1470;
	@%p13 bra 	BB3_20;

	ld.global.u32 	%r214, [%rd1+8];
	setp.gt.u32	%p14, %r197, %r214;
	mov.u32 	%r1692, %r1430;
	mov.u32 	%r1697, %r1692;
	@%p14 bra 	BB3_20;

	setp.lt.u32	%p15, %r197, %r214;
	mov.u32 	%r1695, %r1470;
	mov.u32 	%r1697, %r1695;
	@%p15 bra 	BB3_20;

	ld.global.u32 	%r215, [%rd1+12];
	setp.gt.u32	%p16, %r193, %r215;
	mov.u32 	%r1693, %r1430;
	mov.u32 	%r1697, %r1693;
	@%p16 bra 	BB3_20;

	setp.lt.u32	%p17, %r193, %r215;
	mov.u32 	%r1696, %r1470;
	mov.u32 	%r1697, %r1696;
	@%p17 bra 	BB3_20;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 3;
	shr.b32 	%rhs, %r1375, 29;
	add.u32 	%r1655, %lhs, %rhs;
	}
	ld.global.u32 	%r216, [%rd1];
	setp.gt.u32	%p18, %r1655, %r216;
	mov.u32 	%r1694, %r1430;
	mov.u32 	%r1697, %r1694;
	@%p18 bra 	BB3_20;

	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1375, 3;
	shr.b32 	%rhs, %r1375, 29;
	add.u32 	%r1656, %lhs, %rhs;
	}
	setp.lt.u32	%p19, %r1656, %r216;
	selp.b32	%r217, -1, 0, %p19;
	mov.u32 	%r1697, %r217;

BB3_20:
	mov.u32 	%r218, %r1697;
	add.s32 	%r1476, %r211, 1;
	setp.gt.s32	%p20, %r218, 0;
	selp.b32	%r1477, %r1476, 0, %p20;
	add.s32 	%r1691, %r1477, %r1691;
	selp.b32	%r1478, -1, 0, %p20;
	add.s32 	%r1479, %r1478, %r209;
	shr.u32 	%r220, %r1479, 1;
	setp.eq.s32	%p21, %r218, 0;
	mov.u32 	%r1699, %r212;
	@%p21 bra 	BB3_22;

	setp.ne.s32	%p22, %r220, 0;
	mov.u32 	%r1698, %r1467;
	mov.u32 	%r1699, %r1698;
	mov.u32 	%r1724, %r220;
	@%p22 bra 	BB3_12;

BB3_22:
	setp.eq.s32	%p23, %r1699, -1;
	@%p23 bra 	BB3_27;

	add.s32 	%r222, %r1699, %r291;
	mul.wide.u32 	%rd46, %r222, 4;
	add.s64 	%rd47, %rd20, %rd46;
	atom.global.add.u32 	%r1481, [%rd47], 1;
	setp.ne.s32	%p24, %r1481, 0;
	@%p24 bra 	BB3_27;

	atom.global.add.u32 	%r223, [%rd21], 1;
	setp.lt.u32	%p25, %r223, %r290;
	@%p25 bra 	BB3_26;
	bra.uni 	BB3_25;

BB3_26:
	mul.wide.u32 	%rd48, %r223, 20;
	add.s64 	%rd49, %rd18, %rd48;
	st.global.u32 	[%rd49], %r288;
	st.global.u32 	[%rd49+4], %r1699;
	st.global.u32 	[%rd49+8], %r222;
	st.global.u32 	[%rd49+12], %r1;
	st.global.u32 	[%rd49+16], %r1690;
	bra.uni 	BB3_27;

BB3_25:
	atom.global.add.u32 	%r1482, [%rd21], -1;

BB3_27:
	shr.u32 	%r1483, %r190, %r186;
	and.b32  	%r1484, %r1483, %r285;
	mul.wide.u32 	%rd50, %r1484, 4;
	add.s64 	%rd51, %rd10, %rd50;
	and.b32  	%r1485, %r190, 31;
	mov.u32 	%r1486, 1;
	shl.b32 	%r224, %r1486, %r1485;
	ld.global.u32 	%r1487, [%rd51];
	and.b32  	%r1488, %r1487, %r224;
	setp.eq.s32	%p26, %r1488, 0;
	@%p26 bra 	BB3_52;

	shr.u32 	%r1489, %r194, %r186;
	and.b32  	%r1490, %r1489, %r285;
	mul.wide.u32 	%rd52, %r1490, 4;
	add.s64 	%rd53, %rd11, %rd52;
	and.b32  	%r1491, %r194, 31;
	shl.b32 	%r225, %r1486, %r1491;
	ld.global.u32 	%r1493, [%rd53];
	and.b32  	%r1494, %r1493, %r225;
	setp.eq.s32	%p27, %r1494, 0;
	@%p27 bra 	BB3_52;

	shr.u32 	%r1495, %r198, %r186;
	and.b32  	%r1496, %r1495, %r285;
	mul.wide.u32 	%rd54, %r1496, 4;
	add.s64 	%rd55, %rd12, %rd54;
	and.b32  	%r1497, %r198, 31;
	shl.b32 	%r226, %r1486, %r1497;
	ld.global.u32 	%r1499, [%rd55];
	and.b32  	%r1500, %r1499, %r226;
	setp.eq.s32	%p28, %r1500, 0;
	@%p28 bra 	BB3_52;

	shr.u32 	%r1501, %r202, %r186;
	and.b32  	%r1502, %r1501, %r285;
	mul.wide.u32 	%rd56, %r1502, 4;
	add.s64 	%rd57, %rd13, %rd56;
	and.b32  	%r1503, %r202, 31;
	shl.b32 	%r227, %r1486, %r1503;
	ld.global.u32 	%r1505, [%rd57];
	and.b32  	%r1506, %r1505, %r227;
	setp.eq.s32	%p29, %r1506, 0;
	@%p29 bra 	BB3_52;

	shr.u32 	%r1507, %r190, %r187;
	and.b32  	%r1508, %r1507, %r285;
	mul.wide.u32 	%rd58, %r1508, 4;
	add.s64 	%rd59, %rd14, %rd58;
	ld.global.u32 	%r1509, [%rd59];
	and.b32  	%r1510, %r1509, %r224;
	setp.eq.s32	%p30, %r1510, 0;
	@%p30 bra 	BB3_52;

	shr.u32 	%r1511, %r194, %r187;
	and.b32  	%r1512, %r1511, %r285;
	mul.wide.u32 	%rd60, %r1512, 4;
	add.s64 	%rd61, %rd15, %rd60;
	ld.global.u32 	%r1513, [%rd61];
	and.b32  	%r1514, %r1513, %r225;
	setp.eq.s32	%p31, %r1514, 0;
	@%p31 bra 	BB3_52;

	shr.u32 	%r1515, %r198, %r187;
	and.b32  	%r1516, %r1515, %r285;
	mul.wide.u32 	%rd62, %r1516, 4;
	add.s64 	%rd63, %rd16, %rd62;
	ld.global.u32 	%r1517, [%rd63];
	and.b32  	%r1518, %r1517, %r226;
	setp.eq.s32	%p32, %r1518, 0;
	@%p32 bra 	BB3_52;

	shr.u32 	%r1519, %r202, %r187;
	and.b32  	%r1520, %r1519, %r285;
	mul.wide.u32 	%rd64, %r1520, 4;
	add.s64 	%rd65, %rd17, %rd64;
	ld.global.u32 	%r1521, [%rd65];
	and.b32  	%r1522, %r1521, %r227;
	setp.eq.s32	%p33, %r1522, 0;
	@%p33 bra 	BB3_52;

	setp.eq.s32	%p34, %r290, 0;
	cvt.u64.u32	%rd2, %r291;
	mov.u32 	%r1700, 0;
	mov.u32 	%r1523, -1;
	mov.u32 	%r1708, %r1523;
	mov.u32 	%r1723, %r290;
	@%p34 bra 	BB3_46;

BB3_36:
	shr.u32 	%r230, %r1723, 1;
	add.s32 	%r231, %r230, %r1700;
	cvt.u64.u32	%rd66, %r231;
	add.s64 	%rd67, %rd66, %rd2;
	shl.b64 	%rd68, %rd67, 4;
	add.s64 	%rd3, %rd19, %rd68;
	ld.global.u32 	%r232, [%rd3+4];
	setp.gt.u32	%p35, %r202, %r232;
	mov.u32 	%r1706, %r1486;
	@%p35 bra 	BB3_44;

	setp.lt.u32	%p36, %r202, %r232;
	mov.u32 	%r1526, -1;
	mov.u32 	%r1706, %r1526;
	@%p36 bra 	BB3_44;

	ld.global.u32 	%r233, [%rd3+8];
	setp.gt.u32	%p37, %r198, %r233;
	mov.u32 	%r1701, %r1486;
	mov.u32 	%r1706, %r1701;
	@%p37 bra 	BB3_44;

	setp.lt.u32	%p38, %r198, %r233;
	mov.u32 	%r1704, %r1526;
	mov.u32 	%r1706, %r1704;
	@%p38 bra 	BB3_44;

	ld.global.u32 	%r234, [%rd3+12];
	setp.gt.u32	%p39, %r194, %r234;
	mov.u32 	%r1702, %r1486;
	mov.u32 	%r1706, %r1702;
	@%p39 bra 	BB3_44;

	setp.lt.u32	%p40, %r194, %r234;
	mov.u32 	%r1705, %r1526;
	mov.u32 	%r1706, %r1705;
	@%p40 bra 	BB3_44;

	ld.global.u32 	%r235, [%rd3];
	setp.gt.u32	%p41, %r190, %r235;
	mov.u32 	%r1703, %r1486;
	mov.u32 	%r1706, %r1703;
	@%p41 bra 	BB3_44;

	setp.lt.u32	%p42, %r190, %r235;
	selp.b32	%r236, -1, 0, %p42;
	mov.u32 	%r1706, %r236;

BB3_44:
	mov.u32 	%r237, %r1706;
	add.s32 	%r1532, %r230, 1;
	setp.gt.s32	%p43, %r237, 0;
	selp.b32	%r1533, %r1532, 0, %p43;
	add.s32 	%r1700, %r1533, %r1700;
	selp.b32	%r1534, -1, 0, %p43;
	add.s32 	%r1535, %r1534, %r1723;
	shr.u32 	%r1723, %r1535, 1;
	setp.eq.s32	%p44, %r237, 0;
	mov.u32 	%r1708, %r231;
	@%p44 bra 	BB3_46;

	setp.ne.s32	%p45, %r1723, 0;
	mov.u32 	%r1707, %r1523;
	mov.u32 	%r1708, %r1707;
	@%p45 bra 	BB3_36;

BB3_46:
	setp.eq.s32	%p46, %r1708, -1;
	@%p46 bra 	BB3_52;

	add.s32 	%r241, %r1708, %r291;
	add.s32 	%r242, %r1690, 1;
	setp.ge.u32	%p47, %r242, %r289;
	@%p47 bra 	BB3_52;

	mul.wide.u32 	%rd69, %r241, 4;
	add.s64 	%rd70, %rd20, %rd69;
	atom.global.add.u32 	%r1537, [%rd70], 1;
	setp.ne.s32	%p48, %r1537, 0;
	@%p48 bra 	BB3_52;

	atom.global.add.u32 	%r243, [%rd21], 1;
	setp.lt.u32	%p49, %r243, %r290;
	@%p49 bra 	BB3_51;
	bra.uni 	BB3_50;

BB3_51:
	mul.wide.u32 	%rd71, %r243, 20;
	add.s64 	%rd72, %rd18, %rd71;
	st.global.u32 	[%rd72], %r288;
	st.global.u32 	[%rd72+4], %r1708;
	st.global.u32 	[%rd72+8], %r241;
	st.global.u32 	[%rd72+12], %r1;
	add.s32 	%r1651, %r1690, 1;
	st.global.u32 	[%rd72+16], %r1651;
	bra.uni 	BB3_52;

BB3_50:
	atom.global.add.u32 	%r1538, [%rd21], -1;

BB3_52:
	shr.u32 	%r1539, %r191, %r186;
	and.b32  	%r1540, %r1539, %r285;
	mul.wide.u32 	%rd73, %r1540, 4;
	add.s64 	%rd74, %rd10, %rd73;
	and.b32  	%r1541, %r191, 31;
	mov.u32 	%r1542, 1;
	shl.b32 	%r244, %r1542, %r1541;
	ld.global.u32 	%r1543, [%rd74];
	and.b32  	%r1544, %r1543, %r244;
	setp.eq.s32	%p50, %r1544, 0;
	@%p50 bra 	BB3_77;

	shr.u32 	%r1545, %r195, %r186;
	and.b32  	%r1546, %r1545, %r285;
	mul.wide.u32 	%rd75, %r1546, 4;
	add.s64 	%rd76, %rd11, %rd75;
	and.b32  	%r1547, %r195, 31;
	shl.b32 	%r245, %r1542, %r1547;
	ld.global.u32 	%r1549, [%rd76];
	and.b32  	%r1550, %r1549, %r245;
	setp.eq.s32	%p51, %r1550, 0;
	@%p51 bra 	BB3_77;

	shr.u32 	%r1551, %r199, %r186;
	and.b32  	%r1552, %r1551, %r285;
	mul.wide.u32 	%rd77, %r1552, 4;
	add.s64 	%rd78, %rd12, %rd77;
	and.b32  	%r1553, %r199, 31;
	shl.b32 	%r246, %r1542, %r1553;
	ld.global.u32 	%r1555, [%rd78];
	and.b32  	%r1556, %r1555, %r246;
	setp.eq.s32	%p52, %r1556, 0;
	@%p52 bra 	BB3_77;

	shr.u32 	%r1557, %r203, %r186;
	and.b32  	%r1558, %r1557, %r285;
	mul.wide.u32 	%rd79, %r1558, 4;
	add.s64 	%rd80, %rd13, %rd79;
	and.b32  	%r1559, %r203, 31;
	shl.b32 	%r247, %r1542, %r1559;
	ld.global.u32 	%r1561, [%rd80];
	and.b32  	%r1562, %r1561, %r247;
	setp.eq.s32	%p53, %r1562, 0;
	@%p53 bra 	BB3_77;

	shr.u32 	%r1563, %r191, %r187;
	and.b32  	%r1564, %r1563, %r285;
	mul.wide.u32 	%rd81, %r1564, 4;
	add.s64 	%rd82, %rd14, %rd81;
	ld.global.u32 	%r1565, [%rd82];
	and.b32  	%r1566, %r1565, %r244;
	setp.eq.s32	%p54, %r1566, 0;
	@%p54 bra 	BB3_77;

	shr.u32 	%r1567, %r195, %r187;
	and.b32  	%r1568, %r1567, %r285;
	mul.wide.u32 	%rd83, %r1568, 4;
	add.s64 	%rd84, %rd15, %rd83;
	ld.global.u32 	%r1569, [%rd84];
	and.b32  	%r1570, %r1569, %r245;
	setp.eq.s32	%p55, %r1570, 0;
	@%p55 bra 	BB3_77;

	shr.u32 	%r1571, %r199, %r187;
	and.b32  	%r1572, %r1571, %r285;
	mul.wide.u32 	%rd85, %r1572, 4;
	add.s64 	%rd86, %rd16, %rd85;
	ld.global.u32 	%r1573, [%rd86];
	and.b32  	%r1574, %r1573, %r246;
	setp.eq.s32	%p56, %r1574, 0;
	@%p56 bra 	BB3_77;

	shr.u32 	%r1575, %r203, %r187;
	and.b32  	%r1576, %r1575, %r285;
	mul.wide.u32 	%rd87, %r1576, 4;
	add.s64 	%rd88, %rd17, %rd87;
	ld.global.u32 	%r1577, [%rd88];
	and.b32  	%r1578, %r1577, %r247;
	setp.eq.s32	%p57, %r1578, 0;
	@%p57 bra 	BB3_77;

	setp.eq.s32	%p58, %r290, 0;
	cvt.u64.u32	%rd4, %r291;
	mov.u32 	%r1709, 0;
	mov.u32 	%r1579, -1;
	mov.u32 	%r1717, %r1579;
	mov.u32 	%r1722, %r290;
	@%p58 bra 	BB3_71;

BB3_61:
	shr.u32 	%r250, %r1722, 1;
	add.s32 	%r251, %r250, %r1709;
	cvt.u64.u32	%rd89, %r251;
	add.s64 	%rd90, %rd89, %rd4;
	shl.b64 	%rd91, %rd90, 4;
	add.s64 	%rd5, %rd19, %rd91;
	ld.global.u32 	%r252, [%rd5+4];
	setp.gt.u32	%p59, %r203, %r252;
	mov.u32 	%r1715, %r1542;
	@%p59 bra 	BB3_69;

	setp.lt.u32	%p60, %r203, %r252;
	mov.u32 	%r1582, -1;
	mov.u32 	%r1715, %r1582;
	@%p60 bra 	BB3_69;

	ld.global.u32 	%r253, [%rd5+8];
	setp.gt.u32	%p61, %r199, %r253;
	mov.u32 	%r1710, %r1542;
	mov.u32 	%r1715, %r1710;
	@%p61 bra 	BB3_69;

	setp.lt.u32	%p62, %r199, %r253;
	mov.u32 	%r1713, %r1582;
	mov.u32 	%r1715, %r1713;
	@%p62 bra 	BB3_69;

	ld.global.u32 	%r254, [%rd5+12];
	setp.gt.u32	%p63, %r195, %r254;
	mov.u32 	%r1711, %r1542;
	mov.u32 	%r1715, %r1711;
	@%p63 bra 	BB3_69;

	setp.lt.u32	%p64, %r195, %r254;
	mov.u32 	%r1714, %r1582;
	mov.u32 	%r1715, %r1714;
	@%p64 bra 	BB3_69;

	ld.global.u32 	%r255, [%rd5];
	setp.gt.u32	%p65, %r191, %r255;
	mov.u32 	%r1712, %r1542;
	mov.u32 	%r1715, %r1712;
	@%p65 bra 	BB3_69;

	setp.lt.u32	%p66, %r191, %r255;
	selp.b32	%r256, -1, 0, %p66;
	mov.u32 	%r1715, %r256;

BB3_69:
	mov.u32 	%r257, %r1715;
	add.s32 	%r1588, %r250, 1;
	setp.gt.s32	%p67, %r257, 0;
	selp.b32	%r1589, %r1588, 0, %p67;
	add.s32 	%r1709, %r1589, %r1709;
	selp.b32	%r1590, -1, 0, %p67;
	add.s32 	%r1591, %r1590, %r1722;
	shr.u32 	%r1722, %r1591, 1;
	setp.eq.s32	%p68, %r257, 0;
	mov.u32 	%r1717, %r251;
	@%p68 bra 	BB3_71;

	setp.ne.s32	%p69, %r1722, 0;
	mov.u32 	%r1716, %r1579;
	mov.u32 	%r1717, %r1716;
	@%p69 bra 	BB3_61;

BB3_71:
	setp.eq.s32	%p70, %r1717, -1;
	@%p70 bra 	BB3_77;

	add.s32 	%r261, %r1717, %r291;
	add.s32 	%r262, %r1690, 2;
	setp.ge.u32	%p71, %r262, %r289;
	@%p71 bra 	BB3_77;

	mul.wide.u32 	%rd92, %r261, 4;
	add.s64 	%rd93, %rd20, %rd92;
	atom.global.add.u32 	%r1593, [%rd93], 1;
	setp.ne.s32	%p72, %r1593, 0;
	@%p72 bra 	BB3_77;

	atom.global.add.u32 	%r263, [%rd21], 1;
	setp.lt.u32	%p73, %r263, %r290;
	@%p73 bra 	BB3_76;
	bra.uni 	BB3_75;

BB3_76:
	mul.wide.u32 	%rd94, %r263, 20;
	add.s64 	%rd95, %rd18, %rd94;
	st.global.u32 	[%rd95], %r288;
	st.global.u32 	[%rd95+4], %r1717;
	st.global.u32 	[%rd95+8], %r261;
	st.global.u32 	[%rd95+12], %r1;
	add.s32 	%r1652, %r1690, 2;
	st.global.u32 	[%rd95+16], %r1652;
	bra.uni 	BB3_77;

BB3_75:
	atom.global.add.u32 	%r1594, [%rd21], -1;

BB3_77:
	shr.u32 	%r1595, %r192, %r186;
	and.b32  	%r1596, %r1595, %r285;
	mul.wide.u32 	%rd96, %r1596, 4;
	add.s64 	%rd97, %rd10, %rd96;
	and.b32  	%r1597, %r192, 31;
	mov.u32 	%r1598, 1;
	shl.b32 	%r264, %r1598, %r1597;
	ld.global.u32 	%r1599, [%rd97];
	and.b32  	%r1600, %r1599, %r264;
	setp.eq.s32	%p74, %r1600, 0;
	@%p74 bra 	BB3_102;

	shr.u32 	%r1601, %r196, %r186;
	and.b32  	%r1602, %r1601, %r285;
	mul.wide.u32 	%rd98, %r1602, 4;
	add.s64 	%rd99, %rd11, %rd98;
	and.b32  	%r1603, %r196, 31;
	shl.b32 	%r265, %r1598, %r1603;
	ld.global.u32 	%r1605, [%rd99];
	and.b32  	%r1606, %r1605, %r265;
	setp.eq.s32	%p75, %r1606, 0;
	@%p75 bra 	BB3_102;

	shr.u32 	%r1607, %r200, %r186;
	and.b32  	%r1608, %r1607, %r285;
	mul.wide.u32 	%rd100, %r1608, 4;
	add.s64 	%rd101, %rd12, %rd100;
	and.b32  	%r1609, %r200, 31;
	shl.b32 	%r266, %r1598, %r1609;
	ld.global.u32 	%r1611, [%rd101];
	and.b32  	%r1612, %r1611, %r266;
	setp.eq.s32	%p76, %r1612, 0;
	@%p76 bra 	BB3_102;

	shr.u32 	%r1613, %r204, %r186;
	and.b32  	%r1614, %r1613, %r285;
	mul.wide.u32 	%rd102, %r1614, 4;
	add.s64 	%rd103, %rd13, %rd102;
	and.b32  	%r1615, %r204, 31;
	shl.b32 	%r267, %r1598, %r1615;
	ld.global.u32 	%r1617, [%rd103];
	and.b32  	%r1618, %r1617, %r267;
	setp.eq.s32	%p77, %r1618, 0;
	@%p77 bra 	BB3_102;

	shr.u32 	%r1619, %r192, %r187;
	and.b32  	%r1620, %r1619, %r285;
	mul.wide.u32 	%rd104, %r1620, 4;
	add.s64 	%rd105, %rd14, %rd104;
	ld.global.u32 	%r1621, [%rd105];
	and.b32  	%r1622, %r1621, %r264;
	setp.eq.s32	%p78, %r1622, 0;
	@%p78 bra 	BB3_102;

	shr.u32 	%r1623, %r196, %r187;
	and.b32  	%r1624, %r1623, %r285;
	mul.wide.u32 	%rd106, %r1624, 4;
	add.s64 	%rd107, %rd15, %rd106;
	ld.global.u32 	%r1625, [%rd107];
	and.b32  	%r1626, %r1625, %r265;
	setp.eq.s32	%p79, %r1626, 0;
	@%p79 bra 	BB3_102;

	shr.u32 	%r1627, %r200, %r187;
	and.b32  	%r1628, %r1627, %r285;
	mul.wide.u32 	%rd108, %r1628, 4;
	add.s64 	%rd109, %rd16, %rd108;
	ld.global.u32 	%r1629, [%rd109];
	and.b32  	%r1630, %r1629, %r266;
	setp.eq.s32	%p80, %r1630, 0;
	@%p80 bra 	BB3_102;

	shr.u32 	%r1631, %r204, %r187;
	and.b32  	%r1632, %r1631, %r285;
	mul.wide.u32 	%rd110, %r1632, 4;
	add.s64 	%rd111, %rd17, %rd110;
	ld.global.u32 	%r1633, [%rd111];
	and.b32  	%r1634, %r1633, %r267;
	setp.eq.s32	%p81, %r1634, 0;
	@%p81 bra 	BB3_102;

	setp.eq.s32	%p82, %r290, 0;
	cvt.u64.u32	%rd6, %r291;
	mov.u32 	%r1725, 0;
	mov.u32 	%r1635, -1;
	mov.u32 	%r1721, %r290;
	mov.u32 	%r1733, %r1635;
	@%p82 bra 	BB3_96;

BB3_86:
	shr.u32 	%r270, %r1721, 1;
	add.s32 	%r271, %r270, %r1725;
	cvt.u64.u32	%rd112, %r271;
	add.s64 	%rd113, %rd112, %rd6;
	shl.b64 	%rd114, %rd113, 4;
	add.s64 	%rd7, %rd19, %rd114;
	ld.global.u32 	%r272, [%rd7+4];
	setp.gt.u32	%p83, %r204, %r272;
	mov.u32 	%r1731, %r1598;
	@%p83 bra 	BB3_94;

	setp.lt.u32	%p84, %r204, %r272;
	mov.u32 	%r1638, -1;
	mov.u32 	%r1731, %r1638;
	@%p84 bra 	BB3_94;

	ld.global.u32 	%r273, [%rd7+8];
	setp.gt.u32	%p85, %r200, %r273;
	mov.u32 	%r1726, %r1598;
	mov.u32 	%r1731, %r1726;
	@%p85 bra 	BB3_94;

	setp.lt.u32	%p86, %r200, %r273;
	mov.u32 	%r1729, %r1638;
	mov.u32 	%r1731, %r1729;
	@%p86 bra 	BB3_94;

	ld.global.u32 	%r274, [%rd7+12];
	setp.gt.u32	%p87, %r196, %r274;
	mov.u32 	%r1727, %r1598;
	mov.u32 	%r1731, %r1727;
	@%p87 bra 	BB3_94;

	setp.lt.u32	%p88, %r196, %r274;
	mov.u32 	%r1730, %r1638;
	mov.u32 	%r1731, %r1730;
	@%p88 bra 	BB3_94;

	ld.global.u32 	%r275, [%rd7];
	setp.gt.u32	%p89, %r192, %r275;
	mov.u32 	%r1728, %r1598;
	mov.u32 	%r1731, %r1728;
	@%p89 bra 	BB3_94;

	setp.lt.u32	%p90, %r192, %r275;
	selp.b32	%r276, -1, 0, %p90;
	mov.u32 	%r1731, %r276;

BB3_94:
	mov.u32 	%r277, %r1731;
	add.s32 	%r1644, %r270, 1;
	setp.gt.s32	%p91, %r277, 0;
	selp.b32	%r1645, %r1644, 0, %p91;
	add.s32 	%r1725, %r1645, %r1725;
	selp.b32	%r1646, -1, 0, %p91;
	add.s32 	%r1647, %r1646, %r1721;
	shr.u32 	%r1721, %r1647, 1;
	setp.eq.s32	%p92, %r277, 0;
	mov.u32 	%r1733, %r271;
	@%p92 bra 	BB3_96;

	setp.ne.s32	%p93, %r1721, 0;
	mov.u32 	%r1732, %r1635;
	mov.u32 	%r1733, %r1732;
	@%p93 bra 	BB3_86;

BB3_96:
	setp.eq.s32	%p94, %r1733, -1;
	@%p94 bra 	BB3_102;

	add.s32 	%r281, %r1733, %r291;
	add.s32 	%r282, %r1690, 3;
	setp.ge.u32	%p95, %r282, %r289;
	@%p95 bra 	BB3_102;

	mul.wide.u32 	%rd115, %r281, 4;
	add.s64 	%rd116, %rd20, %rd115;
	atom.global.add.u32 	%r1649, [%rd116], 1;
	setp.ne.s32	%p96, %r1649, 0;
	@%p96 bra 	BB3_102;

	atom.global.add.u32 	%r283, [%rd21], 1;
	setp.lt.u32	%p97, %r283, %r290;
	@%p97 bra 	BB3_101;
	bra.uni 	BB3_100;

BB3_101:
	mul.wide.u32 	%rd117, %r283, 20;
	add.s64 	%rd118, %rd18, %rd117;
	st.global.u32 	[%rd118], %r288;
	st.global.u32 	[%rd118+4], %r1733;
	st.global.u32 	[%rd118+8], %r281;
	st.global.u32 	[%rd118+12], %r1;
	add.s32 	%r1653, %r1690, 3;
	st.global.u32 	[%rd118+16], %r1653;
	bra.uni 	BB3_102;

BB3_100:
	atom.global.add.u32 	%r1650, [%rd21], -1;

BB3_102:
	add.s32 	%r1690, %r1690, 4;
	setp.lt.u32	%p98, %r1690, %r289;
	@%p98 bra 	BB3_3;

BB3_103:
	ret;
}

	// .globl	m00900_s04
.entry m00900_s04(
	.param .u64 .ptr .global .align 4 m00900_s04_param_0,
	.param .u64 .ptr .global .align 4 m00900_s04_param_1,
	.param .u64 .ptr .global .align 4 m00900_s04_param_2,
	.param .u64 .ptr .global .align 16 m00900_s04_param_3,
	.param .u64 .ptr .global .align 1 m00900_s04_param_4,
	.param .u64 .ptr .global .align 1 m00900_s04_param_5,
	.param .u64 .ptr .global .align 4 m00900_s04_param_6,
	.param .u64 .ptr .global .align 4 m00900_s04_param_7,
	.param .u64 .ptr .global .align 4 m00900_s04_param_8,
	.param .u64 .ptr .global .align 4 m00900_s04_param_9,
	.param .u64 .ptr .global .align 4 m00900_s04_param_10,
	.param .u64 .ptr .global .align 4 m00900_s04_param_11,
	.param .u64 .ptr .global .align 4 m00900_s04_param_12,
	.param .u64 .ptr .global .align 4 m00900_s04_param_13,
	.param .u64 .ptr .global .align 4 m00900_s04_param_14,
	.param .u64 .ptr .global .align 4 m00900_s04_param_15,
	.param .u64 .ptr .global .align 4 m00900_s04_param_16,
	.param .u64 .ptr .global .align 4 m00900_s04_param_17,
	.param .u64 .ptr .global .align 1 m00900_s04_param_18,
	.param .u64 .ptr .global .align 4 m00900_s04_param_19,
	.param .u64 .ptr .global .align 4 m00900_s04_param_20,
	.param .u64 .ptr .global .align 4 m00900_s04_param_21,
	.param .u64 .ptr .global .align 4 m00900_s04_param_22,
	.param .u64 .ptr .global .align 4 m00900_s04_param_23,
	.param .u32 m00900_s04_param_24,
	.param .u32 m00900_s04_param_25,
	.param .u32 m00900_s04_param_26,
	.param .u32 m00900_s04_param_27,
	.param .u32 m00900_s04_param_28,
	.param .u32 m00900_s04_param_29,
	.param .u32 m00900_s04_param_30,
	.param .u32 m00900_s04_param_31,
	.param .u32 m00900_s04_param_32,
	.param .u32 m00900_s04_param_33,
	.param .u32 m00900_s04_param_34
)
{
	.reg .pred 	%p<67>;
	.reg .b32 	%r<1360>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd1, [m00900_s04_param_0];
	ld.param.u64 	%rd3, [m00900_s04_param_14];
	ld.param.u64 	%rd4, [m00900_s04_param_15];
	ld.param.u64 	%rd5, [m00900_s04_param_16];
	ld.param.u64 	%rd6, [m00900_s04_param_19];
	ld.param.u32 	%r139, [m00900_s04_param_27];
	ld.param.u32 	%r140, [m00900_s04_param_30];
	ld.param.u32 	%r141, [m00900_s04_param_31];
	ld.param.u32 	%r142, [m00900_s04_param_32];
	ld.param.u32 	%r143, [m00900_s04_param_34];
	mov.b32	%r144, %envreg3;
	mov.u32 	%r145, %ctaid.x;
	mov.u32 	%r146, %ntid.x;
	mad.lo.s32 	%r147, %r145, %r146, %r144;
	mov.u32 	%r148, %tid.x;
	add.s32 	%r1, %r147, %r148;
	setp.ge.u32	%p1, %r1, %r143;
	@%p1 bra 	BB4_27;

	mul.wide.u32 	%rd7, %r142, 16;
	add.s64 	%rd8, %rd4, %rd7;
	ldu.global.u32 	%r2, [%rd8+4];
	ldu.global.u32 	%r3, [%rd8+8];
	ldu.global.u32 	%r4, [%rd8+12];
	ldu.global.u32 	%r5, [%rd8];
	setp.eq.s32	%p2, %r140, 0;
	@%p2 bra 	BB4_27;

	mul.wide.u32 	%rd9, %r1, 80;
	add.s64 	%rd10, %rd1, %rd9;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 17;
	shr.b32 	%rhs, %r2, 15;
	add.u32 	%r150, %lhs, %rhs;
	}
	xor.b32  	%r151, %r3, %r4;
	xor.b32  	%r152, %r151, %r5;
	sub.s32 	%r153, %r150, %r152;
	add.s32 	%r154, %r153, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 21;
	shr.b32 	%rhs, %r3, 11;
	add.u32 	%r155, %lhs, %rhs;
	}
	xor.b32  	%r156, %r5, %r4;
	xor.b32  	%r157, %r156, %r154;
	sub.s32 	%r158, %r155, %r157;
	add.s32 	%r159, %r158, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 23;
	shr.b32 	%rhs, %r4, 9;
	add.u32 	%r160, %lhs, %rhs;
	}
	xor.b32  	%r161, %r154, %r5;
	xor.b32  	%r162, %r161, %r159;
	sub.s32 	%r163, %r160, %r162;
	add.s32 	%r164, %r163, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 29;
	shr.b32 	%rhs, %r5, 3;
	add.u32 	%r165, %lhs, %rhs;
	}
	xor.b32  	%r166, %r159, %r154;
	xor.b32  	%r167, %r166, %r164;
	ld.global.u32 	%r168, [%rd10+12];
	mov.u32 	%r169, -1859775393;
	sub.s32 	%r170, %r169, %r168;
	add.s32 	%r171, %r170, %r165;
	sub.s32 	%r172, %r171, %r167;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r154, 17;
	shr.b32 	%rhs, %r154, 15;
	add.u32 	%r173, %lhs, %rhs;
	}
	xor.b32  	%r174, %r164, %r159;
	xor.b32  	%r175, %r174, %r172;
	sub.s32 	%r176, %r173, %r175;
	add.s32 	%r177, %r176, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r159, 21;
	shr.b32 	%rhs, %r159, 11;
	add.u32 	%r178, %lhs, %rhs;
	}
	xor.b32  	%r179, %r172, %r164;
	xor.b32  	%r180, %r179, %r177;
	sub.s32 	%r181, %r178, %r180;
	add.s32 	%r182, %r181, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r164, 23;
	shr.b32 	%rhs, %r164, 9;
	add.u32 	%r183, %lhs, %rhs;
	}
	xor.b32  	%r184, %r177, %r172;
	xor.b32  	%r185, %r184, %r182;
	sub.s32 	%r186, %r183, %r185;
	add.s32 	%r187, %r186, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r172, 29;
	shr.b32 	%rhs, %r172, 3;
	add.u32 	%r188, %lhs, %rhs;
	}
	xor.b32  	%r189, %r182, %r177;
	xor.b32  	%r190, %r189, %r187;
	ld.global.u32 	%r191, [%rd10+4];
	sub.s32 	%r192, %r169, %r191;
	add.s32 	%r193, %r192, %r188;
	sub.s32 	%r194, %r193, %r190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r177, 17;
	shr.b32 	%rhs, %r177, 15;
	add.u32 	%r195, %lhs, %rhs;
	}
	xor.b32  	%r196, %r187, %r182;
	xor.b32  	%r197, %r196, %r194;
	ld.global.u32 	%r49, [%rd10+56];
	sub.s32 	%r198, %r169, %r49;
	add.s32 	%r199, %r198, %r195;
	sub.s32 	%r200, %r199, %r197;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r182, 21;
	shr.b32 	%rhs, %r182, 11;
	add.u32 	%r201, %lhs, %rhs;
	}
	xor.b32  	%r202, %r194, %r187;
	xor.b32  	%r203, %r202, %r200;
	sub.s32 	%r204, %r201, %r203;
	add.s32 	%r205, %r204, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r187, 23;
	shr.b32 	%rhs, %r187, 9;
	add.u32 	%r206, %lhs, %rhs;
	}
	xor.b32  	%r207, %r200, %r194;
	xor.b32  	%r208, %r207, %r205;
	sub.s32 	%r209, %r206, %r208;
	add.s32 	%r210, %r209, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r194, 29;
	shr.b32 	%rhs, %r194, 3;
	add.u32 	%r211, %lhs, %rhs;
	}
	xor.b32  	%r212, %r205, %r200;
	xor.b32  	%r213, %r212, %r210;
	ld.global.u32 	%r214, [%rd10+8];
	sub.s32 	%r215, %r169, %r214;
	add.s32 	%r216, %r215, %r211;
	sub.s32 	%r217, %r216, %r213;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r200, 17;
	shr.b32 	%rhs, %r200, 15;
	add.u32 	%r218, %lhs, %rhs;
	}
	xor.b32  	%r219, %r210, %r205;
	xor.b32  	%r220, %r219, %r217;
	sub.s32 	%r221, %r218, %r220;
	add.s32 	%r222, %r221, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r205, 21;
	shr.b32 	%rhs, %r205, 11;
	add.u32 	%r223, %lhs, %rhs;
	}
	xor.b32  	%r224, %r217, %r210;
	xor.b32  	%r225, %r224, %r222;
	sub.s32 	%r226, %r223, %r225;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r210, 23;
	shr.b32 	%rhs, %r210, 9;
	add.u32 	%r227, %lhs, %rhs;
	}
	xor.b32  	%r228, %r222, %r217;
	add.s32 	%r26, %r226, -1859775393;
	xor.b32  	%r229, %r228, %r26;
	sub.s32 	%r230, %r227, %r229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r217, 29;
	shr.b32 	%rhs, %r217, 3;
	add.u32 	%r231, %lhs, %rhs;
	}
	xor.b32  	%r232, %r26, %r222;
	add.s32 	%r30, %r230, -1859775393;
	xor.b32  	%r233, %r232, %r30;
	add.s32 	%r234, %r231, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r222, 19;
	shr.b32 	%rhs, %r222, 13;
	add.u32 	%r236, %lhs, %rhs;
	}
	ld.global.u32 	%r9, [%rd10];
	sub.s32 	%r10, %r234, %r233;
	add.s32 	%r14, %r236, -1518500249;
	mov.u32 	%r1359, 0;

BB4_3:
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 23;
	shr.b32 	%rhs, %r26, 9;
	add.u32 	%r1352, %lhs, %rhs;
	}
	add.s32 	%r1351, %r1352, -1518500249;
	add.s32 	%r1350, %r214, 1518500249;
	add.s32 	%r1349, %r191, 1518500249;
	add.s32 	%r1348, %r168, -271733879;
	add.s32 	%r1347, %r214, -1732584194;
	add.s32 	%r1346, %r191, 271733878;
	and.b32  	%r1345, %r30, %r26;
	ld.param.u64 	%rd29, [m00900_s04_param_3];
	shr.u32 	%r237, %r1359, 2;
	mul.wide.u32 	%rd11, %r237, 16;
	add.s64 	%rd12, %rd29, %rd11;
	ld.global.v4.u32 	{%r238, %r239, %r240, %r241}, [%rd12];
	or.b32  	%r86, %r9, %r241;
	or.b32  	%r85, %r9, %r240;
	or.b32  	%r84, %r9, %r239;
	or.b32  	%r83, %r9, %r238;
	sub.s32 	%r87, %r10, %r83;
	sub.s32 	%r88, %r10, %r84;
	sub.s32 	%r89, %r10, %r85;
	sub.s32 	%r90, %r10, %r86;
	and.b32  	%r246, %r26, %r90;
	and.b32  	%r247, %r26, %r89;
	and.b32  	%r248, %r26, %r88;
	and.b32  	%r249, %r26, %r87;
	or.b32  	%r250, %r1345, %r249;
	or.b32  	%r251, %r1345, %r248;
	or.b32  	%r252, %r1345, %r247;
	or.b32  	%r253, %r1345, %r246;
	and.b32  	%r254, %r30, %r87;
	and.b32  	%r255, %r30, %r88;
	and.b32  	%r256, %r30, %r89;
	and.b32  	%r257, %r30, %r90;
	or.b32  	%r258, %r253, %r257;
	or.b32  	%r259, %r252, %r256;
	or.b32  	%r260, %r251, %r255;
	or.b32  	%r261, %r250, %r254;
	sub.s32 	%r91, %r14, %r261;
	sub.s32 	%r92, %r14, %r260;
	sub.s32 	%r93, %r14, %r259;
	sub.s32 	%r94, %r14, %r258;
	and.b32  	%r262, %r30, %r94;
	and.b32  	%r263, %r30, %r93;
	and.b32  	%r264, %r30, %r92;
	and.b32  	%r265, %r30, %r91;
	or.b32  	%r266, %r254, %r265;
	or.b32  	%r267, %r255, %r264;
	or.b32  	%r268, %r256, %r263;
	or.b32  	%r269, %r257, %r262;
	and.b32  	%r270, %r87, %r91;
	and.b32  	%r271, %r88, %r92;
	and.b32  	%r272, %r89, %r93;
	and.b32  	%r273, %r90, %r94;
	or.b32  	%r274, %r269, %r273;
	or.b32  	%r275, %r268, %r272;
	or.b32  	%r276, %r267, %r271;
	or.b32  	%r277, %r266, %r270;
	add.s32 	%r278, %r83, -1;
	add.s32 	%r279, %r84, -1;
	add.s32 	%r280, %r85, -1;
	add.s32 	%r281, %r86, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r281, 3;
	shr.b32 	%rhs, %r281, 29;
	add.u32 	%r282, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r280, 3;
	shr.b32 	%rhs, %r280, 29;
	add.u32 	%r283, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r279, 3;
	shr.b32 	%rhs, %r279, 29;
	add.u32 	%r284, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r278, 3;
	shr.b32 	%rhs, %r278, 29;
	add.u32 	%r285, %lhs, %rhs;
	}
	and.b32  	%r286, %r285, 2004318071;
	and.b32  	%r287, %r284, 2004318071;
	and.b32  	%r288, %r283, 2004318071;
	and.b32  	%r289, %r282, 2004318071;
	xor.b32  	%r290, %r289, -1732584194;
	xor.b32  	%r291, %r288, -1732584194;
	xor.b32  	%r292, %r287, -1732584194;
	xor.b32  	%r293, %r286, -1732584194;
	add.s32 	%r294, %r1346, %r293;
	add.s32 	%r295, %r1346, %r292;
	add.s32 	%r296, %r1346, %r291;
	add.s32 	%r297, %r1346, %r290;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r297, 7;
	shr.b32 	%rhs, %r297, 25;
	add.u32 	%r298, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r296, 7;
	shr.b32 	%rhs, %r296, 25;
	add.u32 	%r299, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r295, 7;
	shr.b32 	%rhs, %r295, 25;
	add.u32 	%r300, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 7;
	shr.b32 	%rhs, %r294, 25;
	add.u32 	%r301, %lhs, %rhs;
	}
	xor.b32  	%r302, %r282, -271733879;
	xor.b32  	%r303, %r283, -271733879;
	xor.b32  	%r304, %r284, -271733879;
	xor.b32  	%r305, %r285, -271733879;
	and.b32  	%r306, %r305, %r301;
	and.b32  	%r307, %r304, %r300;
	and.b32  	%r308, %r303, %r299;
	and.b32  	%r309, %r302, %r298;
	xor.b32  	%r310, %r309, -271733879;
	xor.b32  	%r311, %r308, -271733879;
	xor.b32  	%r312, %r307, -271733879;
	xor.b32  	%r313, %r306, -271733879;
	add.s32 	%r314, %r1347, %r313;
	add.s32 	%r315, %r1347, %r312;
	add.s32 	%r316, %r1347, %r311;
	add.s32 	%r317, %r1347, %r310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r317, 11;
	shr.b32 	%rhs, %r317, 21;
	add.u32 	%r318, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r316, 11;
	shr.b32 	%rhs, %r316, 21;
	add.u32 	%r319, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r315, 11;
	shr.b32 	%rhs, %r315, 21;
	add.u32 	%r320, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r314, 11;
	shr.b32 	%rhs, %r314, 21;
	add.u32 	%r321, %lhs, %rhs;
	}
	xor.b32  	%r322, %r282, %r298;
	xor.b32  	%r323, %r283, %r299;
	xor.b32  	%r324, %r284, %r300;
	xor.b32  	%r325, %r285, %r301;
	and.b32  	%r326, %r325, %r321;
	and.b32  	%r327, %r324, %r320;
	and.b32  	%r328, %r323, %r319;
	and.b32  	%r329, %r322, %r318;
	xor.b32  	%r330, %r329, %r282;
	xor.b32  	%r331, %r328, %r283;
	xor.b32  	%r332, %r327, %r284;
	xor.b32  	%r333, %r326, %r285;
	add.s32 	%r334, %r1348, %r333;
	add.s32 	%r335, %r1348, %r332;
	add.s32 	%r336, %r1348, %r331;
	add.s32 	%r337, %r1348, %r330;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r337, 19;
	shr.b32 	%rhs, %r337, 13;
	add.u32 	%r338, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r336, 19;
	shr.b32 	%rhs, %r336, 13;
	add.u32 	%r339, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r335, 19;
	shr.b32 	%rhs, %r335, 13;
	add.u32 	%r340, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r334, 19;
	shr.b32 	%rhs, %r334, 13;
	add.u32 	%r341, %lhs, %rhs;
	}
	xor.b32  	%r342, %r298, %r318;
	xor.b32  	%r343, %r299, %r319;
	xor.b32  	%r344, %r300, %r320;
	xor.b32  	%r345, %r301, %r321;
	and.b32  	%r346, %r345, %r341;
	and.b32  	%r347, %r344, %r340;
	and.b32  	%r348, %r343, %r339;
	and.b32  	%r349, %r342, %r338;
	xor.b32  	%r350, %r349, %r298;
	xor.b32  	%r351, %r348, %r299;
	xor.b32  	%r352, %r347, %r300;
	xor.b32  	%r353, %r346, %r301;
	add.s32 	%r354, %r285, %r353;
	add.s32 	%r355, %r284, %r352;
	add.s32 	%r356, %r283, %r351;
	add.s32 	%r357, %r282, %r350;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r357, 3;
	shr.b32 	%rhs, %r357, 29;
	add.u32 	%r358, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r356, 3;
	shr.b32 	%rhs, %r356, 29;
	add.u32 	%r359, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r355, 3;
	shr.b32 	%rhs, %r355, 29;
	add.u32 	%r360, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r354, 3;
	shr.b32 	%rhs, %r354, 29;
	add.u32 	%r361, %lhs, %rhs;
	}
	xor.b32  	%r362, %r318, %r338;
	xor.b32  	%r363, %r319, %r339;
	xor.b32  	%r364, %r320, %r340;
	xor.b32  	%r365, %r321, %r341;
	and.b32  	%r366, %r365, %r361;
	and.b32  	%r367, %r364, %r360;
	and.b32  	%r368, %r363, %r359;
	and.b32  	%r369, %r362, %r358;
	xor.b32  	%r370, %r369, %r318;
	xor.b32  	%r371, %r368, %r319;
	xor.b32  	%r372, %r367, %r320;
	xor.b32  	%r373, %r366, %r321;
	add.s32 	%r374, %r301, %r373;
	add.s32 	%r375, %r300, %r372;
	add.s32 	%r376, %r299, %r371;
	add.s32 	%r377, %r298, %r370;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r377, 7;
	shr.b32 	%rhs, %r377, 25;
	add.u32 	%r378, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r376, 7;
	shr.b32 	%rhs, %r376, 25;
	add.u32 	%r379, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r375, 7;
	shr.b32 	%rhs, %r375, 25;
	add.u32 	%r380, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r374, 7;
	shr.b32 	%rhs, %r374, 25;
	add.u32 	%r381, %lhs, %rhs;
	}
	xor.b32  	%r382, %r338, %r358;
	xor.b32  	%r383, %r339, %r359;
	xor.b32  	%r384, %r340, %r360;
	xor.b32  	%r385, %r341, %r361;
	and.b32  	%r386, %r385, %r381;
	and.b32  	%r387, %r384, %r380;
	and.b32  	%r388, %r383, %r379;
	and.b32  	%r389, %r382, %r378;
	xor.b32  	%r390, %r389, %r338;
	xor.b32  	%r391, %r388, %r339;
	xor.b32  	%r392, %r387, %r340;
	xor.b32  	%r393, %r386, %r341;
	add.s32 	%r394, %r321, %r393;
	add.s32 	%r395, %r320, %r392;
	add.s32 	%r396, %r319, %r391;
	add.s32 	%r397, %r318, %r390;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r397, 11;
	shr.b32 	%rhs, %r397, 21;
	add.u32 	%r398, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r396, 11;
	shr.b32 	%rhs, %r396, 21;
	add.u32 	%r399, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r395, 11;
	shr.b32 	%rhs, %r395, 21;
	add.u32 	%r400, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r394, 11;
	shr.b32 	%rhs, %r394, 21;
	add.u32 	%r401, %lhs, %rhs;
	}
	xor.b32  	%r402, %r358, %r378;
	xor.b32  	%r403, %r359, %r379;
	xor.b32  	%r404, %r360, %r380;
	xor.b32  	%r405, %r361, %r381;
	and.b32  	%r406, %r405, %r401;
	and.b32  	%r407, %r404, %r400;
	and.b32  	%r408, %r403, %r399;
	and.b32  	%r409, %r402, %r398;
	xor.b32  	%r410, %r409, %r358;
	xor.b32  	%r411, %r408, %r359;
	xor.b32  	%r412, %r407, %r360;
	xor.b32  	%r413, %r406, %r361;
	add.s32 	%r414, %r341, %r413;
	add.s32 	%r415, %r340, %r412;
	add.s32 	%r416, %r339, %r411;
	add.s32 	%r417, %r338, %r410;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r417, 19;
	shr.b32 	%rhs, %r417, 13;
	add.u32 	%r418, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r416, 19;
	shr.b32 	%rhs, %r416, 13;
	add.u32 	%r419, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r415, 19;
	shr.b32 	%rhs, %r415, 13;
	add.u32 	%r420, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r414, 19;
	shr.b32 	%rhs, %r414, 13;
	add.u32 	%r421, %lhs, %rhs;
	}
	xor.b32  	%r422, %r378, %r398;
	xor.b32  	%r423, %r379, %r399;
	xor.b32  	%r424, %r380, %r400;
	xor.b32  	%r425, %r381, %r401;
	and.b32  	%r426, %r425, %r421;
	and.b32  	%r427, %r424, %r420;
	and.b32  	%r428, %r423, %r419;
	and.b32  	%r429, %r422, %r418;
	xor.b32  	%r430, %r429, %r378;
	xor.b32  	%r431, %r428, %r379;
	xor.b32  	%r432, %r427, %r380;
	xor.b32  	%r433, %r426, %r381;
	add.s32 	%r434, %r361, %r433;
	add.s32 	%r435, %r360, %r432;
	add.s32 	%r436, %r359, %r431;
	add.s32 	%r437, %r358, %r430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 3;
	shr.b32 	%rhs, %r437, 29;
	add.u32 	%r438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 3;
	shr.b32 	%rhs, %r436, 29;
	add.u32 	%r439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 3;
	shr.b32 	%rhs, %r435, 29;
	add.u32 	%r440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 3;
	shr.b32 	%rhs, %r434, 29;
	add.u32 	%r441, %lhs, %rhs;
	}
	xor.b32  	%r442, %r398, %r418;
	xor.b32  	%r443, %r399, %r419;
	xor.b32  	%r444, %r400, %r420;
	xor.b32  	%r445, %r401, %r421;
	and.b32  	%r446, %r445, %r441;
	and.b32  	%r447, %r444, %r440;
	and.b32  	%r448, %r443, %r439;
	and.b32  	%r449, %r442, %r438;
	xor.b32  	%r450, %r449, %r398;
	xor.b32  	%r451, %r448, %r399;
	xor.b32  	%r452, %r447, %r400;
	xor.b32  	%r453, %r446, %r401;
	add.s32 	%r454, %r381, %r453;
	add.s32 	%r455, %r380, %r452;
	add.s32 	%r456, %r379, %r451;
	add.s32 	%r457, %r378, %r450;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r457, 7;
	shr.b32 	%rhs, %r457, 25;
	add.u32 	%r458, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r456, 7;
	shr.b32 	%rhs, %r456, 25;
	add.u32 	%r459, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r455, 7;
	shr.b32 	%rhs, %r455, 25;
	add.u32 	%r460, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r454, 7;
	shr.b32 	%rhs, %r454, 25;
	add.u32 	%r461, %lhs, %rhs;
	}
	xor.b32  	%r462, %r418, %r438;
	xor.b32  	%r463, %r419, %r439;
	xor.b32  	%r464, %r420, %r440;
	xor.b32  	%r465, %r421, %r441;
	and.b32  	%r466, %r465, %r461;
	and.b32  	%r467, %r464, %r460;
	and.b32  	%r468, %r463, %r459;
	and.b32  	%r469, %r462, %r458;
	xor.b32  	%r470, %r469, %r418;
	xor.b32  	%r471, %r468, %r419;
	xor.b32  	%r472, %r467, %r420;
	xor.b32  	%r473, %r466, %r421;
	add.s32 	%r474, %r401, %r473;
	add.s32 	%r475, %r400, %r472;
	add.s32 	%r476, %r399, %r471;
	add.s32 	%r477, %r398, %r470;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r477, 11;
	shr.b32 	%rhs, %r477, 21;
	add.u32 	%r478, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r476, 11;
	shr.b32 	%rhs, %r476, 21;
	add.u32 	%r479, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r475, 11;
	shr.b32 	%rhs, %r475, 21;
	add.u32 	%r480, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r474, 11;
	shr.b32 	%rhs, %r474, 21;
	add.u32 	%r481, %lhs, %rhs;
	}
	xor.b32  	%r482, %r438, %r458;
	xor.b32  	%r483, %r439, %r459;
	xor.b32  	%r484, %r440, %r460;
	xor.b32  	%r485, %r441, %r461;
	and.b32  	%r486, %r485, %r481;
	and.b32  	%r487, %r484, %r480;
	and.b32  	%r488, %r483, %r479;
	and.b32  	%r489, %r482, %r478;
	xor.b32  	%r490, %r489, %r438;
	xor.b32  	%r491, %r488, %r439;
	xor.b32  	%r492, %r487, %r440;
	xor.b32  	%r493, %r486, %r441;
	add.s32 	%r494, %r421, %r493;
	add.s32 	%r495, %r420, %r492;
	add.s32 	%r496, %r419, %r491;
	add.s32 	%r497, %r418, %r490;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r497, 19;
	shr.b32 	%rhs, %r497, 13;
	add.u32 	%r498, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r496, 19;
	shr.b32 	%rhs, %r496, 13;
	add.u32 	%r499, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r495, 19;
	shr.b32 	%rhs, %r495, 13;
	add.u32 	%r500, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r494, 19;
	shr.b32 	%rhs, %r494, 13;
	add.u32 	%r501, %lhs, %rhs;
	}
	xor.b32  	%r502, %r458, %r478;
	xor.b32  	%r503, %r459, %r479;
	xor.b32  	%r504, %r460, %r480;
	xor.b32  	%r505, %r461, %r481;
	and.b32  	%r506, %r505, %r501;
	and.b32  	%r507, %r504, %r500;
	and.b32  	%r508, %r503, %r499;
	and.b32  	%r509, %r502, %r498;
	xor.b32  	%r510, %r509, %r458;
	xor.b32  	%r511, %r508, %r459;
	xor.b32  	%r512, %r507, %r460;
	xor.b32  	%r513, %r506, %r461;
	add.s32 	%r514, %r441, %r513;
	add.s32 	%r515, %r440, %r512;
	add.s32 	%r516, %r439, %r511;
	add.s32 	%r517, %r438, %r510;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r517, 3;
	shr.b32 	%rhs, %r517, 29;
	add.u32 	%r518, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r516, 3;
	shr.b32 	%rhs, %r516, 29;
	add.u32 	%r519, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r515, 3;
	shr.b32 	%rhs, %r515, 29;
	add.u32 	%r520, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r514, 3;
	shr.b32 	%rhs, %r514, 29;
	add.u32 	%r521, %lhs, %rhs;
	}
	xor.b32  	%r522, %r478, %r498;
	xor.b32  	%r523, %r479, %r499;
	xor.b32  	%r524, %r480, %r500;
	xor.b32  	%r525, %r481, %r501;
	and.b32  	%r526, %r525, %r521;
	and.b32  	%r527, %r524, %r520;
	and.b32  	%r528, %r523, %r519;
	and.b32  	%r529, %r522, %r518;
	xor.b32  	%r530, %r529, %r478;
	xor.b32  	%r531, %r528, %r479;
	xor.b32  	%r532, %r527, %r480;
	xor.b32  	%r533, %r526, %r481;
	add.s32 	%r534, %r461, %r533;
	add.s32 	%r535, %r460, %r532;
	add.s32 	%r536, %r459, %r531;
	add.s32 	%r537, %r458, %r530;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r537, 7;
	shr.b32 	%rhs, %r537, 25;
	add.u32 	%r538, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r536, 7;
	shr.b32 	%rhs, %r536, 25;
	add.u32 	%r539, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r535, 7;
	shr.b32 	%rhs, %r535, 25;
	add.u32 	%r540, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r534, 7;
	shr.b32 	%rhs, %r534, 25;
	add.u32 	%r541, %lhs, %rhs;
	}
	add.s32 	%r542, %r478, %r49;
	add.s32 	%r543, %r479, %r49;
	add.s32 	%r544, %r480, %r49;
	add.s32 	%r545, %r481, %r49;
	xor.b32  	%r546, %r498, %r518;
	xor.b32  	%r547, %r499, %r519;
	xor.b32  	%r548, %r500, %r520;
	xor.b32  	%r549, %r501, %r521;
	and.b32  	%r550, %r549, %r541;
	and.b32  	%r551, %r548, %r540;
	and.b32  	%r552, %r547, %r539;
	and.b32  	%r553, %r546, %r538;
	xor.b32  	%r554, %r553, %r498;
	xor.b32  	%r555, %r552, %r499;
	xor.b32  	%r556, %r551, %r500;
	xor.b32  	%r557, %r550, %r501;
	add.s32 	%r558, %r545, %r557;
	add.s32 	%r559, %r544, %r556;
	add.s32 	%r560, %r543, %r555;
	add.s32 	%r561, %r542, %r554;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r561, 11;
	shr.b32 	%rhs, %r561, 21;
	add.u32 	%r562, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r560, 11;
	shr.b32 	%rhs, %r560, 21;
	add.u32 	%r563, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r559, 11;
	shr.b32 	%rhs, %r559, 21;
	add.u32 	%r564, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r558, 11;
	shr.b32 	%rhs, %r558, 21;
	add.u32 	%r565, %lhs, %rhs;
	}
	xor.b32  	%r566, %r518, %r538;
	xor.b32  	%r567, %r519, %r539;
	xor.b32  	%r568, %r520, %r540;
	xor.b32  	%r569, %r521, %r541;
	and.b32  	%r570, %r569, %r565;
	and.b32  	%r571, %r568, %r564;
	and.b32  	%r572, %r567, %r563;
	and.b32  	%r573, %r566, %r562;
	xor.b32  	%r574, %r573, %r518;
	xor.b32  	%r575, %r572, %r519;
	xor.b32  	%r576, %r571, %r520;
	xor.b32  	%r577, %r570, %r521;
	add.s32 	%r578, %r501, %r577;
	add.s32 	%r579, %r500, %r576;
	add.s32 	%r580, %r499, %r575;
	add.s32 	%r581, %r498, %r574;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 19;
	shr.b32 	%rhs, %r578, 13;
	add.u32 	%r582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 19;
	shr.b32 	%rhs, %r579, 13;
	add.u32 	%r583, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r580, 19;
	shr.b32 	%rhs, %r580, 13;
	add.u32 	%r584, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r581, 19;
	shr.b32 	%rhs, %r581, 13;
	add.u32 	%r585, %lhs, %rhs;
	}
	add.s32 	%r586, %r521, %r83;
	add.s32 	%r587, %r520, %r84;
	add.s32 	%r588, %r519, %r85;
	add.s32 	%r589, %r518, %r86;
	xor.b32  	%r590, %r585, %r538;
	xor.b32  	%r591, %r585, %r562;
	and.b32  	%r592, %r591, %r590;
	xor.b32  	%r593, %r592, %r585;
	add.s32 	%r594, %r589, %r593;
	xor.b32  	%r595, %r584, %r539;
	xor.b32  	%r596, %r584, %r563;
	and.b32  	%r597, %r596, %r595;
	xor.b32  	%r598, %r597, %r584;
	add.s32 	%r599, %r588, %r598;
	xor.b32  	%r600, %r583, %r540;
	xor.b32  	%r601, %r583, %r564;
	and.b32  	%r602, %r601, %r600;
	xor.b32  	%r603, %r602, %r583;
	add.s32 	%r604, %r587, %r603;
	xor.b32  	%r605, %r582, %r541;
	xor.b32  	%r606, %r582, %r565;
	and.b32  	%r607, %r606, %r605;
	xor.b32  	%r608, %r607, %r582;
	add.s32 	%r609, %r586, %r608;
	add.s32 	%r610, %r609, 1518500249;
	add.s32 	%r611, %r604, 1518500249;
	add.s32 	%r612, %r599, 1518500249;
	add.s32 	%r613, %r594, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r610, 3;
	shr.b32 	%rhs, %r610, 29;
	add.u32 	%r614, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r611, 3;
	shr.b32 	%rhs, %r611, 29;
	add.u32 	%r615, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r612, 3;
	shr.b32 	%rhs, %r612, 29;
	add.u32 	%r616, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r613, 3;
	shr.b32 	%rhs, %r613, 29;
	add.u32 	%r617, %lhs, %rhs;
	}
	xor.b32  	%r618, %r617, %r562;
	xor.b32  	%r619, %r617, %r585;
	and.b32  	%r620, %r619, %r618;
	xor.b32  	%r621, %r620, %r617;
	add.s32 	%r622, %r538, %r621;
	xor.b32  	%r623, %r616, %r563;
	xor.b32  	%r624, %r616, %r584;
	and.b32  	%r625, %r624, %r623;
	xor.b32  	%r626, %r625, %r616;
	add.s32 	%r627, %r539, %r626;
	xor.b32  	%r628, %r615, %r564;
	xor.b32  	%r629, %r615, %r583;
	and.b32  	%r630, %r629, %r628;
	xor.b32  	%r631, %r630, %r615;
	add.s32 	%r632, %r540, %r631;
	xor.b32  	%r633, %r614, %r565;
	xor.b32  	%r634, %r614, %r582;
	and.b32  	%r635, %r634, %r633;
	xor.b32  	%r636, %r635, %r614;
	add.s32 	%r637, %r541, %r636;
	add.s32 	%r638, %r637, 1518500249;
	add.s32 	%r639, %r632, 1518500249;
	add.s32 	%r640, %r627, 1518500249;
	add.s32 	%r641, %r622, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r638, 5;
	shr.b32 	%rhs, %r638, 27;
	add.u32 	%r642, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r639, 5;
	shr.b32 	%rhs, %r639, 27;
	add.u32 	%r643, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r640, 5;
	shr.b32 	%rhs, %r640, 27;
	add.u32 	%r644, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r641, 5;
	shr.b32 	%rhs, %r641, 27;
	add.u32 	%r645, %lhs, %rhs;
	}
	xor.b32  	%r646, %r645, %r585;
	xor.b32  	%r647, %r645, %r617;
	and.b32  	%r648, %r647, %r646;
	xor.b32  	%r649, %r648, %r645;
	add.s32 	%r650, %r562, %r649;
	xor.b32  	%r651, %r644, %r584;
	xor.b32  	%r652, %r644, %r616;
	and.b32  	%r653, %r652, %r651;
	xor.b32  	%r654, %r653, %r644;
	add.s32 	%r655, %r563, %r654;
	xor.b32  	%r656, %r643, %r583;
	xor.b32  	%r657, %r643, %r615;
	and.b32  	%r658, %r657, %r656;
	xor.b32  	%r659, %r658, %r643;
	add.s32 	%r660, %r564, %r659;
	xor.b32  	%r661, %r642, %r582;
	xor.b32  	%r662, %r642, %r614;
	and.b32  	%r663, %r662, %r661;
	xor.b32  	%r664, %r663, %r642;
	add.s32 	%r665, %r565, %r664;
	add.s32 	%r666, %r665, 1518500249;
	add.s32 	%r667, %r660, 1518500249;
	add.s32 	%r668, %r655, 1518500249;
	add.s32 	%r669, %r650, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r666, 9;
	shr.b32 	%rhs, %r666, 23;
	add.u32 	%r670, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r667, 9;
	shr.b32 	%rhs, %r667, 23;
	add.u32 	%r671, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r668, 9;
	shr.b32 	%rhs, %r668, 23;
	add.u32 	%r672, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r669, 9;
	shr.b32 	%rhs, %r669, 23;
	add.u32 	%r673, %lhs, %rhs;
	}
	xor.b32  	%r674, %r673, %r617;
	xor.b32  	%r675, %r673, %r645;
	and.b32  	%r676, %r675, %r674;
	xor.b32  	%r677, %r676, %r673;
	add.s32 	%r678, %r585, %r677;
	xor.b32  	%r679, %r672, %r616;
	xor.b32  	%r680, %r672, %r644;
	and.b32  	%r681, %r680, %r679;
	xor.b32  	%r682, %r681, %r672;
	add.s32 	%r683, %r584, %r682;
	xor.b32  	%r684, %r671, %r615;
	xor.b32  	%r685, %r671, %r643;
	and.b32  	%r686, %r685, %r684;
	xor.b32  	%r687, %r686, %r671;
	add.s32 	%r688, %r583, %r687;
	xor.b32  	%r689, %r670, %r614;
	xor.b32  	%r690, %r670, %r642;
	and.b32  	%r691, %r690, %r689;
	xor.b32  	%r692, %r691, %r670;
	add.s32 	%r693, %r582, %r692;
	add.s32 	%r694, %r693, 1518500249;
	add.s32 	%r695, %r688, 1518500249;
	add.s32 	%r696, %r683, 1518500249;
	add.s32 	%r697, %r678, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r694, 13;
	shr.b32 	%rhs, %r694, 19;
	add.u32 	%r698, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r695, 13;
	shr.b32 	%rhs, %r695, 19;
	add.u32 	%r699, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 13;
	shr.b32 	%rhs, %r696, 19;
	add.u32 	%r700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 13;
	shr.b32 	%rhs, %r697, 19;
	add.u32 	%r701, %lhs, %rhs;
	}
	add.s32 	%r702, %r617, %r1349;
	add.s32 	%r703, %r616, %r1349;
	add.s32 	%r704, %r615, %r1349;
	add.s32 	%r705, %r614, %r1349;
	xor.b32  	%r706, %r701, %r645;
	xor.b32  	%r707, %r700, %r644;
	xor.b32  	%r708, %r699, %r643;
	xor.b32  	%r709, %r698, %r642;
	xor.b32  	%r710, %r701, %r673;
	xor.b32  	%r711, %r700, %r672;
	xor.b32  	%r712, %r699, %r671;
	xor.b32  	%r713, %r698, %r670;
	and.b32  	%r714, %r713, %r709;
	and.b32  	%r715, %r712, %r708;
	and.b32  	%r716, %r711, %r707;
	and.b32  	%r717, %r710, %r706;
	xor.b32  	%r718, %r717, %r701;
	xor.b32  	%r719, %r716, %r700;
	xor.b32  	%r720, %r715, %r699;
	xor.b32  	%r721, %r714, %r698;
	add.s32 	%r722, %r705, %r721;
	add.s32 	%r723, %r704, %r720;
	add.s32 	%r724, %r703, %r719;
	add.s32 	%r725, %r702, %r718;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 3;
	shr.b32 	%rhs, %r722, 29;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 3;
	shr.b32 	%rhs, %r723, 29;
	add.u32 	%r727, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r724, 3;
	shr.b32 	%rhs, %r724, 29;
	add.u32 	%r728, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r725, 3;
	shr.b32 	%rhs, %r725, 29;
	add.u32 	%r729, %lhs, %rhs;
	}
	xor.b32  	%r730, %r729, %r673;
	xor.b32  	%r731, %r729, %r701;
	and.b32  	%r732, %r731, %r730;
	xor.b32  	%r733, %r732, %r729;
	add.s32 	%r734, %r645, %r733;
	xor.b32  	%r735, %r728, %r672;
	xor.b32  	%r736, %r728, %r700;
	and.b32  	%r737, %r736, %r735;
	xor.b32  	%r738, %r737, %r728;
	add.s32 	%r739, %r644, %r738;
	xor.b32  	%r740, %r727, %r671;
	xor.b32  	%r741, %r727, %r699;
	and.b32  	%r742, %r741, %r740;
	xor.b32  	%r743, %r742, %r727;
	add.s32 	%r744, %r643, %r743;
	xor.b32  	%r745, %r726, %r670;
	xor.b32  	%r746, %r726, %r698;
	and.b32  	%r747, %r746, %r745;
	xor.b32  	%r748, %r747, %r726;
	add.s32 	%r749, %r642, %r748;
	add.s32 	%r750, %r749, 1518500249;
	add.s32 	%r751, %r744, 1518500249;
	add.s32 	%r752, %r739, 1518500249;
	add.s32 	%r753, %r734, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r750, 5;
	shr.b32 	%rhs, %r750, 27;
	add.u32 	%r754, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r751, 5;
	shr.b32 	%rhs, %r751, 27;
	add.u32 	%r755, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r752, 5;
	shr.b32 	%rhs, %r752, 27;
	add.u32 	%r756, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r753, 5;
	shr.b32 	%rhs, %r753, 27;
	add.u32 	%r757, %lhs, %rhs;
	}
	xor.b32  	%r758, %r757, %r701;
	xor.b32  	%r759, %r757, %r729;
	and.b32  	%r760, %r759, %r758;
	xor.b32  	%r761, %r760, %r757;
	add.s32 	%r762, %r673, %r761;
	xor.b32  	%r763, %r756, %r700;
	xor.b32  	%r764, %r756, %r728;
	and.b32  	%r765, %r764, %r763;
	xor.b32  	%r766, %r765, %r756;
	add.s32 	%r767, %r672, %r766;
	xor.b32  	%r768, %r755, %r699;
	xor.b32  	%r769, %r755, %r727;
	and.b32  	%r770, %r769, %r768;
	xor.b32  	%r771, %r770, %r755;
	add.s32 	%r772, %r671, %r771;
	xor.b32  	%r773, %r754, %r698;
	xor.b32  	%r774, %r754, %r726;
	and.b32  	%r775, %r774, %r773;
	xor.b32  	%r776, %r775, %r754;
	add.s32 	%r777, %r670, %r776;
	add.s32 	%r778, %r777, 1518500249;
	add.s32 	%r779, %r772, 1518500249;
	add.s32 	%r780, %r767, 1518500249;
	add.s32 	%r781, %r762, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r778, 9;
	shr.b32 	%rhs, %r778, 23;
	add.u32 	%r782, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r779, 9;
	shr.b32 	%rhs, %r779, 23;
	add.u32 	%r783, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r780, 9;
	shr.b32 	%rhs, %r780, 23;
	add.u32 	%r784, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r781, 9;
	shr.b32 	%rhs, %r781, 23;
	add.u32 	%r785, %lhs, %rhs;
	}
	xor.b32  	%r786, %r785, %r729;
	xor.b32  	%r787, %r785, %r757;
	and.b32  	%r788, %r787, %r786;
	xor.b32  	%r789, %r788, %r785;
	add.s32 	%r790, %r701, %r789;
	xor.b32  	%r791, %r784, %r728;
	xor.b32  	%r792, %r784, %r756;
	and.b32  	%r793, %r792, %r791;
	xor.b32  	%r794, %r793, %r784;
	add.s32 	%r795, %r700, %r794;
	xor.b32  	%r796, %r783, %r727;
	xor.b32  	%r797, %r783, %r755;
	and.b32  	%r798, %r797, %r796;
	xor.b32  	%r799, %r798, %r783;
	add.s32 	%r800, %r699, %r799;
	xor.b32  	%r801, %r782, %r726;
	xor.b32  	%r802, %r782, %r754;
	and.b32  	%r803, %r802, %r801;
	xor.b32  	%r804, %r803, %r782;
	add.s32 	%r805, %r698, %r804;
	add.s32 	%r806, %r805, 1518500249;
	add.s32 	%r807, %r800, 1518500249;
	add.s32 	%r808, %r795, 1518500249;
	add.s32 	%r809, %r790, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r806, 13;
	shr.b32 	%rhs, %r806, 19;
	add.u32 	%r95, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r807, 13;
	shr.b32 	%rhs, %r807, 19;
	add.u32 	%r96, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r808, 13;
	shr.b32 	%rhs, %r808, 19;
	add.u32 	%r97, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r809, 13;
	shr.b32 	%rhs, %r809, 19;
	add.u32 	%r98, %lhs, %rhs;
	}
	add.s32 	%r810, %r729, %r1350;
	add.s32 	%r811, %r728, %r1350;
	add.s32 	%r812, %r727, %r1350;
	add.s32 	%r813, %r726, %r1350;
	xor.b32  	%r814, %r98, %r757;
	xor.b32  	%r815, %r97, %r756;
	xor.b32  	%r816, %r96, %r755;
	xor.b32  	%r817, %r95, %r754;
	xor.b32  	%r818, %r98, %r785;
	xor.b32  	%r819, %r97, %r784;
	xor.b32  	%r820, %r96, %r783;
	xor.b32  	%r821, %r95, %r782;
	and.b32  	%r822, %r821, %r817;
	and.b32  	%r823, %r820, %r816;
	and.b32  	%r824, %r819, %r815;
	and.b32  	%r825, %r818, %r814;
	xor.b32  	%r826, %r825, %r98;
	xor.b32  	%r827, %r824, %r97;
	xor.b32  	%r828, %r823, %r96;
	xor.b32  	%r829, %r822, %r95;
	add.s32 	%r830, %r813, %r829;
	add.s32 	%r831, %r812, %r828;
	add.s32 	%r832, %r811, %r827;
	add.s32 	%r833, %r810, %r826;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 3;
	shr.b32 	%rhs, %r830, 29;
	add.u32 	%r99, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 3;
	shr.b32 	%rhs, %r831, 29;
	add.u32 	%r100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r832, 3;
	shr.b32 	%rhs, %r832, 29;
	add.u32 	%r101, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r833, 3;
	shr.b32 	%rhs, %r833, 29;
	add.u32 	%r102, %lhs, %rhs;
	}
	xor.b32  	%r834, %r102, %r785;
	xor.b32  	%r835, %r102, %r98;
	and.b32  	%r836, %r835, %r834;
	xor.b32  	%r837, %r836, %r102;
	add.s32 	%r838, %r757, %r837;
	xor.b32  	%r839, %r101, %r784;
	xor.b32  	%r840, %r101, %r97;
	and.b32  	%r841, %r840, %r839;
	xor.b32  	%r842, %r841, %r101;
	add.s32 	%r843, %r756, %r842;
	xor.b32  	%r844, %r100, %r783;
	xor.b32  	%r845, %r100, %r96;
	and.b32  	%r846, %r845, %r844;
	xor.b32  	%r847, %r846, %r100;
	add.s32 	%r848, %r755, %r847;
	xor.b32  	%r849, %r99, %r782;
	xor.b32  	%r850, %r99, %r95;
	and.b32  	%r851, %r850, %r849;
	xor.b32  	%r852, %r851, %r99;
	add.s32 	%r853, %r754, %r852;
	add.s32 	%r854, %r853, 1518500249;
	add.s32 	%r855, %r848, 1518500249;
	add.s32 	%r856, %r843, 1518500249;
	add.s32 	%r857, %r838, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r854, 5;
	shr.b32 	%rhs, %r854, 27;
	add.u32 	%r103, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r855, 5;
	shr.b32 	%rhs, %r855, 27;
	add.u32 	%r104, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 5;
	shr.b32 	%rhs, %r856, 27;
	add.u32 	%r105, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 5;
	shr.b32 	%rhs, %r857, 27;
	add.u32 	%r106, %lhs, %rhs;
	}
	xor.b32  	%r858, %r106, %r98;
	xor.b32  	%r859, %r106, %r102;
	and.b32  	%r860, %r859, %r858;
	xor.b32  	%r861, %r860, %r106;
	add.s32 	%r862, %r785, %r861;
	xor.b32  	%r863, %r105, %r97;
	xor.b32  	%r864, %r105, %r101;
	and.b32  	%r865, %r864, %r863;
	xor.b32  	%r866, %r865, %r105;
	add.s32 	%r867, %r784, %r866;
	xor.b32  	%r868, %r104, %r96;
	xor.b32  	%r869, %r104, %r100;
	and.b32  	%r870, %r869, %r868;
	xor.b32  	%r871, %r870, %r104;
	add.s32 	%r872, %r783, %r871;
	xor.b32  	%r873, %r103, %r95;
	xor.b32  	%r874, %r103, %r99;
	and.b32  	%r875, %r874, %r873;
	xor.b32  	%r876, %r875, %r103;
	add.s32 	%r877, %r782, %r876;
	add.s32 	%r878, %r877, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r878, 9;
	shr.b32 	%rhs, %r878, 23;
	add.u32 	%r107, %lhs, %rhs;
	}
	add.s32 	%r879, %r872, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r879, 9;
	shr.b32 	%rhs, %r879, 23;
	add.u32 	%r108, %lhs, %rhs;
	}
	add.s32 	%r880, %r867, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r880, 9;
	shr.b32 	%rhs, %r880, 23;
	add.u32 	%r109, %lhs, %rhs;
	}
	add.s32 	%r881, %r862, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r881, 9;
	shr.b32 	%rhs, %r881, 23;
	add.u32 	%r110, %lhs, %rhs;
	}
	sub.s32 	%r882, %r1351, %r277;
	setp.eq.s32	%p3, %r107, %r882;
	sub.s32 	%r883, %r1351, %r276;
	setp.eq.s32	%p4, %r108, %r883;
	or.pred  	%p5, %p3, %p4;
	sub.s32 	%r884, %r1351, %r275;
	setp.eq.s32	%p6, %r109, %r884;
	or.pred  	%p7, %p5, %p6;
	sub.s32 	%r885, %r1351, %r274;
	setp.eq.s32	%p8, %r110, %r885;
	or.pred  	%p9, %p7, %p8;
	@!%p9 bra 	BB4_26;
	bra.uni 	BB4_4;

BB4_4:
	add.s32 	%r1353, %r49, 1518500249;
	add.s32 	%r886, %r98, %r1353;
	add.s32 	%r887, %r97, %r1353;
	add.s32 	%r888, %r96, %r1353;
	add.s32 	%r889, %r95, %r1353;
	xor.b32  	%r890, %r110, %r106;
	xor.b32  	%r891, %r109, %r105;
	xor.b32  	%r892, %r108, %r104;
	xor.b32  	%r893, %r107, %r103;
	xor.b32  	%r894, %r110, %r102;
	xor.b32  	%r895, %r109, %r101;
	xor.b32  	%r896, %r108, %r100;
	xor.b32  	%r897, %r107, %r99;
	and.b32  	%r898, %r893, %r897;
	and.b32  	%r899, %r892, %r896;
	and.b32  	%r900, %r891, %r895;
	and.b32  	%r901, %r890, %r894;
	xor.b32  	%r902, %r901, %r110;
	xor.b32  	%r903, %r900, %r109;
	xor.b32  	%r904, %r899, %r108;
	xor.b32  	%r905, %r898, %r107;
	add.s32 	%r906, %r889, %r905;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r906, 13;
	shr.b32 	%rhs, %r906, 19;
	add.u32 	%r111, %lhs, %rhs;
	}
	add.s32 	%r907, %r888, %r904;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r907, 13;
	shr.b32 	%rhs, %r907, 19;
	add.u32 	%r112, %lhs, %rhs;
	}
	add.s32 	%r908, %r887, %r903;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r908, 13;
	shr.b32 	%rhs, %r908, 19;
	add.u32 	%r113, %lhs, %rhs;
	}
	add.s32 	%r909, %r886, %r902;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r909, 13;
	shr.b32 	%rhs, %r909, 19;
	add.u32 	%r114, %lhs, %rhs;
	}
	setp.eq.s32	%p10, %r111, %r91;
	setp.eq.s32	%p11, %r112, %r92;
	or.pred  	%p12, %p10, %p11;
	setp.eq.s32	%p13, %r113, %r93;
	or.pred  	%p14, %p12, %p13;
	setp.eq.s32	%p15, %r114, %r94;
	or.pred  	%p16, %p14, %p15;
	@!%p16 bra 	BB4_26;
	bra.uni 	BB4_5;

BB4_5:
	add.s32 	%r1354, %r168, 1518500249;
	add.s32 	%r910, %r102, %r1354;
	add.s32 	%r911, %r101, %r1354;
	add.s32 	%r912, %r100, %r1354;
	add.s32 	%r913, %r99, %r1354;
	xor.b32  	%r914, %r114, %r110;
	xor.b32  	%r915, %r113, %r109;
	xor.b32  	%r916, %r112, %r108;
	xor.b32  	%r917, %r111, %r107;
	xor.b32  	%r918, %r114, %r106;
	xor.b32  	%r919, %r113, %r105;
	xor.b32  	%r920, %r112, %r104;
	xor.b32  	%r921, %r111, %r103;
	and.b32  	%r922, %r917, %r921;
	and.b32  	%r923, %r916, %r920;
	and.b32  	%r924, %r915, %r919;
	and.b32  	%r925, %r914, %r918;
	xor.b32  	%r926, %r925, %r114;
	xor.b32  	%r927, %r924, %r113;
	xor.b32  	%r928, %r923, %r112;
	xor.b32  	%r929, %r922, %r111;
	add.s32 	%r930, %r913, %r929;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r930, 3;
	shr.b32 	%rhs, %r930, 29;
	add.u32 	%r115, %lhs, %rhs;
	}
	add.s32 	%r931, %r912, %r928;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r931, 3;
	shr.b32 	%rhs, %r931, 29;
	add.u32 	%r116, %lhs, %rhs;
	}
	add.s32 	%r932, %r911, %r927;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r932, 3;
	shr.b32 	%rhs, %r932, 29;
	add.u32 	%r117, %lhs, %rhs;
	}
	add.s32 	%r933, %r910, %r926;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r933, 3;
	shr.b32 	%rhs, %r933, 29;
	add.u32 	%r118, %lhs, %rhs;
	}
	setp.eq.s32	%p17, %r115, %r87;
	setp.eq.s32	%p18, %r116, %r88;
	or.pred  	%p19, %p17, %p18;
	setp.eq.s32	%p20, %r117, %r89;
	or.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r118, %r90;
	or.pred  	%p23, %p21, %p22;
	@!%p23 bra 	BB4_26;
	bra.uni 	BB4_6;

BB4_6:
	add.s32 	%r1358, %r168, 1859775393;
	add.s32 	%r1357, %r191, 1859775393;
	add.s32 	%r1356, %r214, 1859775393;
	add.s32 	%r1355, %r49, 1859775393;
	xor.b32  	%r934, %r118, %r114;
	xor.b32  	%r935, %r118, %r110;
	and.b32  	%r936, %r934, %r935;
	xor.b32  	%r937, %r936, %r118;
	add.s32 	%r938, %r106, %r937;
	xor.b32  	%r939, %r117, %r113;
	xor.b32  	%r940, %r117, %r109;
	and.b32  	%r941, %r939, %r940;
	xor.b32  	%r942, %r941, %r117;
	add.s32 	%r943, %r105, %r942;
	xor.b32  	%r944, %r116, %r112;
	xor.b32  	%r945, %r116, %r108;
	and.b32  	%r946, %r944, %r945;
	xor.b32  	%r947, %r946, %r116;
	add.s32 	%r948, %r104, %r947;
	xor.b32  	%r949, %r115, %r111;
	xor.b32  	%r950, %r115, %r107;
	and.b32  	%r951, %r949, %r950;
	xor.b32  	%r952, %r951, %r115;
	add.s32 	%r953, %r103, %r952;
	add.s32 	%r954, %r953, 1518500249;
	add.s32 	%r955, %r948, 1518500249;
	add.s32 	%r956, %r943, 1518500249;
	add.s32 	%r957, %r938, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r957, 5;
	shr.b32 	%rhs, %r957, 27;
	add.u32 	%r958, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r956, 5;
	shr.b32 	%rhs, %r956, 27;
	add.u32 	%r959, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r955, 5;
	shr.b32 	%rhs, %r955, 27;
	add.u32 	%r960, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r954, 5;
	shr.b32 	%rhs, %r954, 27;
	add.u32 	%r961, %lhs, %rhs;
	}
	xor.b32  	%r962, %r961, %r111;
	xor.b32  	%r963, %r960, %r112;
	xor.b32  	%r964, %r959, %r113;
	xor.b32  	%r965, %r958, %r114;
	xor.b32  	%r966, %r961, %r115;
	xor.b32  	%r967, %r960, %r116;
	xor.b32  	%r968, %r959, %r117;
	xor.b32  	%r969, %r958, %r118;
	and.b32  	%r970, %r969, %r965;
	and.b32  	%r971, %r968, %r964;
	and.b32  	%r972, %r967, %r963;
	and.b32  	%r973, %r966, %r962;
	xor.b32  	%r974, %r973, %r961;
	xor.b32  	%r975, %r972, %r960;
	xor.b32  	%r976, %r971, %r959;
	xor.b32  	%r977, %r970, %r958;
	add.s32 	%r978, %r110, %r977;
	add.s32 	%r979, %r109, %r976;
	add.s32 	%r980, %r108, %r975;
	add.s32 	%r981, %r107, %r974;
	add.s32 	%r982, %r981, 1518500249;
	add.s32 	%r983, %r980, 1518500249;
	add.s32 	%r984, %r979, 1518500249;
	add.s32 	%r985, %r978, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r985, 9;
	shr.b32 	%rhs, %r985, 23;
	add.u32 	%r986, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r984, 9;
	shr.b32 	%rhs, %r984, 23;
	add.u32 	%r987, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r983, 9;
	shr.b32 	%rhs, %r983, 23;
	add.u32 	%r988, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r982, 9;
	shr.b32 	%rhs, %r982, 23;
	add.u32 	%r989, %lhs, %rhs;
	}
	xor.b32  	%r990, %r989, %r115;
	xor.b32  	%r991, %r988, %r116;
	xor.b32  	%r992, %r987, %r117;
	xor.b32  	%r993, %r986, %r118;
	xor.b32  	%r994, %r989, %r961;
	xor.b32  	%r995, %r988, %r960;
	xor.b32  	%r996, %r987, %r959;
	xor.b32  	%r997, %r986, %r958;
	and.b32  	%r998, %r997, %r993;
	and.b32  	%r999, %r996, %r992;
	and.b32  	%r1000, %r995, %r991;
	and.b32  	%r1001, %r994, %r990;
	xor.b32  	%r1002, %r1001, %r989;
	xor.b32  	%r1003, %r1000, %r988;
	xor.b32  	%r1004, %r999, %r987;
	xor.b32  	%r1005, %r998, %r986;
	add.s32 	%r1006, %r114, %r1005;
	add.s32 	%r1007, %r113, %r1004;
	add.s32 	%r1008, %r112, %r1003;
	add.s32 	%r1009, %r111, %r1002;
	add.s32 	%r1010, %r1009, 1518500249;
	add.s32 	%r1011, %r1008, 1518500249;
	add.s32 	%r1012, %r1007, 1518500249;
	add.s32 	%r1013, %r1006, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1010, 13;
	shr.b32 	%rhs, %r1010, 19;
	add.u32 	%r1014, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1011, 13;
	shr.b32 	%rhs, %r1011, 19;
	add.u32 	%r1015, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1012, 13;
	shr.b32 	%rhs, %r1012, 19;
	add.u32 	%r1016, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1013, 13;
	shr.b32 	%rhs, %r1013, 19;
	add.u32 	%r1017, %lhs, %rhs;
	}
	add.s32 	%r1018, %r115, %r83;
	add.s32 	%r1019, %r116, %r84;
	add.s32 	%r1020, %r117, %r85;
	add.s32 	%r1021, %r118, %r86;
	xor.b32  	%r1022, %r1017, %r986;
	xor.b32  	%r1023, %r1022, %r958;
	add.s32 	%r1024, %r1021, %r1023;
	xor.b32  	%r1025, %r1016, %r987;
	xor.b32  	%r1026, %r1025, %r959;
	add.s32 	%r1027, %r1020, %r1026;
	xor.b32  	%r1028, %r1015, %r988;
	xor.b32  	%r1029, %r1028, %r960;
	add.s32 	%r1030, %r1019, %r1029;
	xor.b32  	%r1031, %r1014, %r989;
	xor.b32  	%r1032, %r1031, %r961;
	add.s32 	%r1033, %r1018, %r1032;
	add.s32 	%r1034, %r1033, 1859775393;
	add.s32 	%r1035, %r1030, 1859775393;
	add.s32 	%r1036, %r1027, 1859775393;
	add.s32 	%r1037, %r1024, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1034, 3;
	shr.b32 	%rhs, %r1034, 29;
	add.u32 	%r1038, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1035, 3;
	shr.b32 	%rhs, %r1035, 29;
	add.u32 	%r1039, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1036, 3;
	shr.b32 	%rhs, %r1036, 29;
	add.u32 	%r1040, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1037, 3;
	shr.b32 	%rhs, %r1037, 29;
	add.u32 	%r1041, %lhs, %rhs;
	}
	xor.b32  	%r1042, %r1041, %r1017;
	xor.b32  	%r1043, %r1042, %r986;
	add.s32 	%r1044, %r958, %r1043;
	xor.b32  	%r1045, %r1040, %r1016;
	xor.b32  	%r1046, %r1045, %r987;
	add.s32 	%r1047, %r959, %r1046;
	xor.b32  	%r1048, %r1039, %r1015;
	xor.b32  	%r1049, %r1048, %r988;
	add.s32 	%r1050, %r960, %r1049;
	xor.b32  	%r1051, %r1038, %r1014;
	xor.b32  	%r1052, %r1051, %r989;
	add.s32 	%r1053, %r961, %r1052;
	add.s32 	%r1054, %r1053, 1859775393;
	add.s32 	%r1055, %r1050, 1859775393;
	add.s32 	%r1056, %r1047, 1859775393;
	add.s32 	%r1057, %r1044, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1054, 9;
	shr.b32 	%rhs, %r1054, 23;
	add.u32 	%r1058, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1055, 9;
	shr.b32 	%rhs, %r1055, 23;
	add.u32 	%r1059, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1056, 9;
	shr.b32 	%rhs, %r1056, 23;
	add.u32 	%r1060, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1057, 9;
	shr.b32 	%rhs, %r1057, 23;
	add.u32 	%r1061, %lhs, %rhs;
	}
	xor.b32  	%r1062, %r1061, %r1041;
	xor.b32  	%r1063, %r1062, %r1017;
	add.s32 	%r1064, %r986, %r1063;
	xor.b32  	%r1065, %r1060, %r1040;
	xor.b32  	%r1066, %r1065, %r1016;
	add.s32 	%r1067, %r987, %r1066;
	xor.b32  	%r1068, %r1059, %r1039;
	xor.b32  	%r1069, %r1068, %r1015;
	add.s32 	%r1070, %r988, %r1069;
	xor.b32  	%r1071, %r1058, %r1038;
	xor.b32  	%r1072, %r1071, %r1014;
	add.s32 	%r1073, %r989, %r1072;
	add.s32 	%r1074, %r1073, 1859775393;
	add.s32 	%r1075, %r1070, 1859775393;
	add.s32 	%r1076, %r1067, 1859775393;
	add.s32 	%r1077, %r1064, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1074, 11;
	shr.b32 	%rhs, %r1074, 21;
	add.u32 	%r1078, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1075, 11;
	shr.b32 	%rhs, %r1075, 21;
	add.u32 	%r1079, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1076, 11;
	shr.b32 	%rhs, %r1076, 21;
	add.u32 	%r1080, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1077, 11;
	shr.b32 	%rhs, %r1077, 21;
	add.u32 	%r1081, %lhs, %rhs;
	}
	xor.b32  	%r1082, %r1081, %r1061;
	xor.b32  	%r1083, %r1082, %r1041;
	add.s32 	%r1084, %r1017, %r1083;
	xor.b32  	%r1085, %r1080, %r1060;
	xor.b32  	%r1086, %r1085, %r1040;
	add.s32 	%r1087, %r1016, %r1086;
	xor.b32  	%r1088, %r1079, %r1059;
	xor.b32  	%r1089, %r1088, %r1039;
	add.s32 	%r1090, %r1015, %r1089;
	xor.b32  	%r1091, %r1078, %r1058;
	xor.b32  	%r1092, %r1091, %r1038;
	add.s32 	%r1093, %r1014, %r1092;
	add.s32 	%r1094, %r1093, 1859775393;
	add.s32 	%r1095, %r1090, 1859775393;
	add.s32 	%r1096, %r1087, 1859775393;
	add.s32 	%r1097, %r1084, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 15;
	shr.b32 	%rhs, %r1097, 17;
	add.u32 	%r1098, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 15;
	shr.b32 	%rhs, %r1096, 17;
	add.u32 	%r1099, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1095, 15;
	shr.b32 	%rhs, %r1095, 17;
	add.u32 	%r1100, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1094, 15;
	shr.b32 	%rhs, %r1094, 17;
	add.u32 	%r1101, %lhs, %rhs;
	}
	add.s32 	%r1102, %r1041, %r1356;
	add.s32 	%r1103, %r1040, %r1356;
	add.s32 	%r1104, %r1039, %r1356;
	add.s32 	%r1105, %r1038, %r1356;
	xor.b32  	%r1106, %r1101, %r1078;
	xor.b32  	%r1107, %r1100, %r1079;
	xor.b32  	%r1108, %r1099, %r1080;
	xor.b32  	%r1109, %r1098, %r1081;
	xor.b32  	%r1110, %r1109, %r1061;
	xor.b32  	%r1111, %r1108, %r1060;
	xor.b32  	%r1112, %r1107, %r1059;
	xor.b32  	%r1113, %r1106, %r1058;
	add.s32 	%r1114, %r1105, %r1113;
	add.s32 	%r1115, %r1104, %r1112;
	add.s32 	%r1116, %r1103, %r1111;
	add.s32 	%r1117, %r1102, %r1110;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1114, 3;
	shr.b32 	%rhs, %r1114, 29;
	add.u32 	%r1118, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1115, 3;
	shr.b32 	%rhs, %r1115, 29;
	add.u32 	%r1119, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1116, 3;
	shr.b32 	%rhs, %r1116, 29;
	add.u32 	%r1120, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1117, 3;
	shr.b32 	%rhs, %r1117, 29;
	add.u32 	%r1121, %lhs, %rhs;
	}
	xor.b32  	%r1122, %r1121, %r1098;
	xor.b32  	%r1123, %r1122, %r1081;
	add.s32 	%r1124, %r1061, %r1123;
	xor.b32  	%r1125, %r1120, %r1099;
	xor.b32  	%r1126, %r1125, %r1080;
	add.s32 	%r1127, %r1060, %r1126;
	xor.b32  	%r1128, %r1119, %r1100;
	xor.b32  	%r1129, %r1128, %r1079;
	add.s32 	%r1130, %r1059, %r1129;
	xor.b32  	%r1131, %r1118, %r1101;
	xor.b32  	%r1132, %r1131, %r1078;
	add.s32 	%r1133, %r1058, %r1132;
	add.s32 	%r1134, %r1133, 1859775393;
	add.s32 	%r1135, %r1130, 1859775393;
	add.s32 	%r1136, %r1127, 1859775393;
	add.s32 	%r1137, %r1124, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1134, 9;
	shr.b32 	%rhs, %r1134, 23;
	add.u32 	%r1138, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1135, 9;
	shr.b32 	%rhs, %r1135, 23;
	add.u32 	%r1139, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1136, 9;
	shr.b32 	%rhs, %r1136, 23;
	add.u32 	%r1140, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1137, 9;
	shr.b32 	%rhs, %r1137, 23;
	add.u32 	%r1141, %lhs, %rhs;
	}
	xor.b32  	%r1142, %r1141, %r1121;
	xor.b32  	%r1143, %r1142, %r1098;
	add.s32 	%r1144, %r1081, %r1143;
	xor.b32  	%r1145, %r1140, %r1120;
	xor.b32  	%r1146, %r1145, %r1099;
	add.s32 	%r1147, %r1080, %r1146;
	xor.b32  	%r1148, %r1139, %r1119;
	xor.b32  	%r1149, %r1148, %r1100;
	add.s32 	%r1150, %r1079, %r1149;
	xor.b32  	%r1151, %r1138, %r1118;
	xor.b32  	%r1152, %r1151, %r1101;
	add.s32 	%r1153, %r1078, %r1152;
	add.s32 	%r1154, %r1153, 1859775393;
	add.s32 	%r1155, %r1150, 1859775393;
	add.s32 	%r1156, %r1147, 1859775393;
	add.s32 	%r1157, %r1144, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1157, 11;
	shr.b32 	%rhs, %r1157, 21;
	add.u32 	%r1158, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1156, 11;
	shr.b32 	%rhs, %r1156, 21;
	add.u32 	%r1159, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1155, 11;
	shr.b32 	%rhs, %r1155, 21;
	add.u32 	%r1160, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1154, 11;
	shr.b32 	%rhs, %r1154, 21;
	add.u32 	%r1161, %lhs, %rhs;
	}
	add.s32 	%r1162, %r1098, %r1355;
	add.s32 	%r1163, %r1099, %r1355;
	add.s32 	%r1164, %r1100, %r1355;
	add.s32 	%r1165, %r1101, %r1355;
	xor.b32  	%r1166, %r1161, %r1138;
	xor.b32  	%r1167, %r1160, %r1139;
	xor.b32  	%r1168, %r1159, %r1140;
	xor.b32  	%r1169, %r1158, %r1141;
	xor.b32  	%r1170, %r1169, %r1121;
	xor.b32  	%r1171, %r1168, %r1120;
	xor.b32  	%r1172, %r1167, %r1119;
	xor.b32  	%r1173, %r1166, %r1118;
	add.s32 	%r1174, %r1165, %r1173;
	add.s32 	%r1175, %r1164, %r1172;
	add.s32 	%r1176, %r1163, %r1171;
	add.s32 	%r1177, %r1162, %r1170;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1177, 15;
	shr.b32 	%rhs, %r1177, 17;
	add.u32 	%r1178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1176, 15;
	shr.b32 	%rhs, %r1176, 17;
	add.u32 	%r1179, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1175, 15;
	shr.b32 	%rhs, %r1175, 17;
	add.u32 	%r1180, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 15;
	shr.b32 	%rhs, %r1174, 17;
	add.u32 	%r1181, %lhs, %rhs;
	}
	add.s32 	%r1182, %r1121, %r1357;
	add.s32 	%r1183, %r1120, %r1357;
	add.s32 	%r1184, %r1119, %r1357;
	add.s32 	%r1185, %r1118, %r1357;
	xor.b32  	%r1186, %r1181, %r1161;
	xor.b32  	%r1187, %r1180, %r1160;
	xor.b32  	%r1188, %r1179, %r1159;
	xor.b32  	%r1189, %r1178, %r1158;
	xor.b32  	%r1190, %r1189, %r1141;
	xor.b32  	%r1191, %r1188, %r1140;
	xor.b32  	%r1192, %r1187, %r1139;
	xor.b32  	%r1193, %r1186, %r1138;
	add.s32 	%r1194, %r1185, %r1193;
	add.s32 	%r1195, %r1184, %r1192;
	add.s32 	%r1196, %r1183, %r1191;
	add.s32 	%r1197, %r1182, %r1190;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1194, 3;
	shr.b32 	%rhs, %r1194, 29;
	add.u32 	%r1198, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1195, 3;
	shr.b32 	%rhs, %r1195, 29;
	add.u32 	%r1199, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1196, 3;
	shr.b32 	%rhs, %r1196, 29;
	add.u32 	%r1200, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1197, 3;
	shr.b32 	%rhs, %r1197, 29;
	add.u32 	%r1201, %lhs, %rhs;
	}
	xor.b32  	%r1202, %r1201, %r1178;
	xor.b32  	%r1203, %r1202, %r1158;
	add.s32 	%r1204, %r1141, %r1203;
	xor.b32  	%r1205, %r1200, %r1179;
	xor.b32  	%r1206, %r1205, %r1159;
	add.s32 	%r1207, %r1140, %r1206;
	xor.b32  	%r1208, %r1199, %r1180;
	xor.b32  	%r1209, %r1208, %r1160;
	add.s32 	%r1210, %r1139, %r1209;
	xor.b32  	%r1211, %r1198, %r1181;
	xor.b32  	%r1212, %r1211, %r1161;
	add.s32 	%r1213, %r1138, %r1212;
	add.s32 	%r1214, %r1213, 1859775393;
	add.s32 	%r1215, %r1210, 1859775393;
	add.s32 	%r1216, %r1207, 1859775393;
	add.s32 	%r1217, %r1204, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1214, 9;
	shr.b32 	%rhs, %r1214, 23;
	add.u32 	%r1218, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1215, 9;
	shr.b32 	%rhs, %r1215, 23;
	add.u32 	%r1219, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1216, 9;
	shr.b32 	%rhs, %r1216, 23;
	add.u32 	%r1220, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1217, 9;
	shr.b32 	%rhs, %r1217, 23;
	add.u32 	%r1221, %lhs, %rhs;
	}
	xor.b32  	%r1222, %r1221, %r1201;
	xor.b32  	%r1223, %r1222, %r1178;
	add.s32 	%r1224, %r1158, %r1223;
	xor.b32  	%r1225, %r1220, %r1200;
	xor.b32  	%r1226, %r1225, %r1179;
	add.s32 	%r1227, %r1159, %r1226;
	xor.b32  	%r1228, %r1219, %r1199;
	xor.b32  	%r1229, %r1228, %r1180;
	add.s32 	%r1230, %r1160, %r1229;
	xor.b32  	%r1231, %r1218, %r1198;
	xor.b32  	%r1232, %r1231, %r1181;
	add.s32 	%r1233, %r1161, %r1232;
	add.s32 	%r1234, %r1233, 1859775393;
	add.s32 	%r1235, %r1230, 1859775393;
	add.s32 	%r1236, %r1227, 1859775393;
	add.s32 	%r1237, %r1224, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1234, 11;
	shr.b32 	%rhs, %r1234, 21;
	add.u32 	%r1238, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1235, 11;
	shr.b32 	%rhs, %r1235, 21;
	add.u32 	%r1239, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1236, 11;
	shr.b32 	%rhs, %r1236, 21;
	add.u32 	%r1240, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1237, 11;
	shr.b32 	%rhs, %r1237, 21;
	add.u32 	%r1241, %lhs, %rhs;
	}
	xor.b32  	%r1242, %r1241, %r1221;
	xor.b32  	%r1243, %r1242, %r1201;
	add.s32 	%r1244, %r1178, %r1243;
	xor.b32  	%r1245, %r1240, %r1220;
	xor.b32  	%r1246, %r1245, %r1200;
	add.s32 	%r1247, %r1179, %r1246;
	xor.b32  	%r1248, %r1239, %r1219;
	xor.b32  	%r1249, %r1248, %r1199;
	add.s32 	%r1250, %r1180, %r1249;
	xor.b32  	%r1251, %r1238, %r1218;
	xor.b32  	%r1252, %r1251, %r1198;
	add.s32 	%r1253, %r1181, %r1252;
	add.s32 	%r1254, %r1253, 1859775393;
	add.s32 	%r1255, %r1250, 1859775393;
	add.s32 	%r1256, %r1247, 1859775393;
	add.s32 	%r1257, %r1244, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1257, 15;
	shr.b32 	%rhs, %r1257, 17;
	add.u32 	%r1258, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1256, 15;
	shr.b32 	%rhs, %r1256, 17;
	add.u32 	%r1259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1255, 15;
	shr.b32 	%rhs, %r1255, 17;
	add.u32 	%r1260, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1254, 15;
	shr.b32 	%rhs, %r1254, 17;
	add.u32 	%r1261, %lhs, %rhs;
	}
	add.s32 	%r1262, %r1201, %r1358;
	add.s32 	%r1263, %r1200, %r1358;
	add.s32 	%r1264, %r1199, %r1358;
	add.s32 	%r1265, %r1198, %r1358;
	xor.b32  	%r1266, %r1261, %r1238;
	xor.b32  	%r1267, %r1260, %r1239;
	xor.b32  	%r1268, %r1259, %r1240;
	xor.b32  	%r1269, %r1258, %r1241;
	xor.b32  	%r1270, %r1269, %r1221;
	xor.b32  	%r1271, %r1268, %r1220;
	xor.b32  	%r1272, %r1267, %r1219;
	xor.b32  	%r1273, %r1266, %r1218;
	add.s32 	%r1274, %r1265, %r1273;
	add.s32 	%r1275, %r1264, %r1272;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1275, 3;
	shr.b32 	%rhs, %r1275, 29;
	add.u32 	%r119, %lhs, %rhs;
	}
	add.s32 	%r1276, %r1263, %r1271;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1276, 3;
	shr.b32 	%rhs, %r1276, 29;
	add.u32 	%r120, %lhs, %rhs;
	}
	add.s32 	%r1277, %r1262, %r1270;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1277, 3;
	shr.b32 	%rhs, %r1277, 29;
	add.u32 	%r121, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1274, 3;
	shr.b32 	%rhs, %r1274, 29;
	add.u32 	%r1278, %lhs, %rhs;
	}
	xor.b32  	%r1279, %r121, %r1258;
	xor.b32  	%r1280, %r1279, %r1241;
	add.s32 	%r1281, %r1221, %r1280;
	xor.b32  	%r1282, %r120, %r1259;
	xor.b32  	%r1283, %r1282, %r1240;
	add.s32 	%r1284, %r1220, %r1283;
	xor.b32  	%r1285, %r119, %r1260;
	xor.b32  	%r1286, %r1285, %r1239;
	add.s32 	%r1287, %r1219, %r1286;
	xor.b32  	%r1288, %r1278, %r1261;
	xor.b32  	%r1289, %r1288, %r1238;
	add.s32 	%r1290, %r1218, %r1289;
	add.s32 	%r1291, %r1290, 1859775393;
	add.s32 	%r1292, %r1287, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1292, 9;
	shr.b32 	%rhs, %r1292, 23;
	add.u32 	%r122, %lhs, %rhs;
	}
	add.s32 	%r1293, %r1284, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1293, 9;
	shr.b32 	%rhs, %r1293, 23;
	add.u32 	%r123, %lhs, %rhs;
	}
	add.s32 	%r1294, %r1281, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1294, 9;
	shr.b32 	%rhs, %r1294, 23;
	add.u32 	%r124, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1291, 9;
	shr.b32 	%rhs, %r1291, 23;
	add.u32 	%r1295, %lhs, %rhs;
	}
	xor.b32  	%r1296, %r124, %r121;
	xor.b32  	%r1297, %r1296, %r1258;
	add.s32 	%r1298, %r1241, %r1297;
	xor.b32  	%r1299, %r123, %r120;
	xor.b32  	%r1300, %r1299, %r1259;
	add.s32 	%r1301, %r1240, %r1300;
	xor.b32  	%r1302, %r122, %r119;
	xor.b32  	%r1303, %r1302, %r1260;
	add.s32 	%r1304, %r1239, %r1303;
	xor.b32  	%r1305, %r1295, %r1278;
	xor.b32  	%r1306, %r1305, %r1261;
	add.s32 	%r1307, %r1238, %r1306;
	add.s32 	%r1308, %r1307, 1859775393;
	add.s32 	%r1309, %r1304, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1309, 11;
	shr.b32 	%rhs, %r1309, 21;
	add.u32 	%r125, %lhs, %rhs;
	}
	add.s32 	%r1310, %r1301, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1310, 11;
	shr.b32 	%rhs, %r1310, 21;
	add.u32 	%r126, %lhs, %rhs;
	}
	add.s32 	%r1311, %r1298, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1311, 11;
	shr.b32 	%rhs, %r1311, 21;
	add.u32 	%r127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1308, 11;
	shr.b32 	%rhs, %r1308, 21;
	add.u32 	%r1312, %lhs, %rhs;
	}
	xor.b32  	%r1313, %r127, %r124;
	xor.b32  	%r1314, %r1313, %r121;
	add.s32 	%r1315, %r1258, %r1314;
	xor.b32  	%r1316, %r126, %r123;
	xor.b32  	%r1317, %r1316, %r120;
	add.s32 	%r1318, %r1259, %r1317;
	xor.b32  	%r1319, %r125, %r122;
	xor.b32  	%r1320, %r1319, %r119;
	add.s32 	%r1321, %r1260, %r1320;
	xor.b32  	%r1322, %r1312, %r1295;
	xor.b32  	%r1323, %r1322, %r1278;
	add.s32 	%r1324, %r1261, %r1323;
	add.s32 	%r1325, %r1324, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 15;
	shr.b32 	%rhs, %r1325, 17;
	add.u32 	%r1326, %lhs, %rhs;
	}
	add.s32 	%r1327, %r1321, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 15;
	shr.b32 	%rhs, %r1327, 17;
	add.u32 	%r128, %lhs, %rhs;
	}
	add.s32 	%r1328, %r1318, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1328, 15;
	shr.b32 	%rhs, %r1328, 17;
	add.u32 	%r129, %lhs, %rhs;
	}
	add.s32 	%r1329, %r1315, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1329, 15;
	shr.b32 	%rhs, %r1329, 17;
	add.u32 	%r130, %lhs, %rhs;
	}
	setp.eq.s32	%p24, %r1278, %r5;
	setp.eq.s32	%p25, %r1295, %r4;
	and.pred  	%p26, %p24, %p25;
	setp.eq.s32	%p27, %r1312, %r3;
	and.pred  	%p28, %p26, %p27;
	setp.eq.s32	%p29, %r1326, %r2;
	and.pred  	%p30, %p28, %p29;
	@!%p30 bra 	BB4_11;
	bra.uni 	BB4_7;

BB4_7:
	mul.wide.u32 	%rd13, %r142, 4;
	add.s64 	%rd14, %rd5, %rd13;
	atom.global.add.u32 	%r1330, [%rd14], 1;
	setp.ne.s32	%p31, %r1330, 0;
	@%p31 bra 	BB4_11;

	atom.global.add.u32 	%r131, [%rd6], 1;
	setp.lt.u32	%p32, %r131, %r141;
	@%p32 bra 	BB4_10;
	bra.uni 	BB4_9;

BB4_10:
	mul.wide.u32 	%rd15, %r131, 20;
	add.s64 	%rd16, %rd3, %rd15;
	st.global.u32 	[%rd16], %r139;
	mov.u32 	%r1332, 0;
	st.global.u32 	[%rd16+4], %r1332;
	st.global.u32 	[%rd16+8], %r142;
	st.global.u32 	[%rd16+12], %r1;
	st.global.u32 	[%rd16+16], %r1359;
	bra.uni 	BB4_11;

BB4_9:
	atom.global.add.u32 	%r1331, [%rd6], -1;

BB4_11:
	setp.eq.s32	%p33, %r119, %r5;
	setp.eq.s32	%p34, %r122, %r4;
	and.pred  	%p35, %p33, %p34;
	setp.eq.s32	%p36, %r125, %r3;
	and.pred  	%p37, %p35, %p36;
	setp.eq.s32	%p38, %r128, %r2;
	and.pred  	%p39, %p37, %p38;
	add.s32 	%r132, %r1359, 1;
	setp.lt.u32	%p40, %r132, %r140;
	and.pred  	%p41, %p39, %p40;
	@!%p41 bra 	BB4_16;
	bra.uni 	BB4_12;

BB4_12:
	mul.wide.u32 	%rd17, %r142, 4;
	add.s64 	%rd18, %rd5, %rd17;
	atom.global.add.u32 	%r1333, [%rd18], 1;
	setp.ne.s32	%p42, %r1333, 0;
	@%p42 bra 	BB4_16;

	atom.global.add.u32 	%r133, [%rd6], 1;
	setp.lt.u32	%p43, %r133, %r141;
	@%p43 bra 	BB4_15;
	bra.uni 	BB4_14;

BB4_15:
	mul.wide.u32 	%rd19, %r133, 20;
	add.s64 	%rd20, %rd3, %rd19;
	st.global.u32 	[%rd20], %r139;
	mov.u32 	%r1335, 0;
	st.global.u32 	[%rd20+4], %r1335;
	st.global.u32 	[%rd20+8], %r142;
	st.global.u32 	[%rd20+12], %r1;
	add.s32 	%r1342, %r1359, 1;
	st.global.u32 	[%rd20+16], %r1342;
	bra.uni 	BB4_16;

BB4_14:
	atom.global.add.u32 	%r1334, [%rd6], -1;

BB4_16:
	setp.eq.s32	%p44, %r120, %r5;
	setp.eq.s32	%p45, %r123, %r4;
	and.pred  	%p46, %p44, %p45;
	setp.eq.s32	%p47, %r126, %r3;
	and.pred  	%p48, %p46, %p47;
	setp.eq.s32	%p49, %r129, %r2;
	and.pred  	%p50, %p48, %p49;
	add.s32 	%r134, %r1359, 2;
	setp.lt.u32	%p51, %r134, %r140;
	and.pred  	%p52, %p50, %p51;
	@!%p52 bra 	BB4_21;
	bra.uni 	BB4_17;

BB4_17:
	mul.wide.u32 	%rd21, %r142, 4;
	add.s64 	%rd22, %rd5, %rd21;
	atom.global.add.u32 	%r1336, [%rd22], 1;
	setp.ne.s32	%p53, %r1336, 0;
	@%p53 bra 	BB4_21;

	atom.global.add.u32 	%r135, [%rd6], 1;
	setp.lt.u32	%p54, %r135, %r141;
	@%p54 bra 	BB4_20;
	bra.uni 	BB4_19;

BB4_20:
	mul.wide.u32 	%rd23, %r135, 20;
	add.s64 	%rd24, %rd3, %rd23;
	st.global.u32 	[%rd24], %r139;
	mov.u32 	%r1338, 0;
	st.global.u32 	[%rd24+4], %r1338;
	st.global.u32 	[%rd24+8], %r142;
	st.global.u32 	[%rd24+12], %r1;
	add.s32 	%r1343, %r1359, 2;
	st.global.u32 	[%rd24+16], %r1343;
	bra.uni 	BB4_21;

BB4_19:
	atom.global.add.u32 	%r1337, [%rd6], -1;

BB4_21:
	setp.eq.s32	%p55, %r121, %r5;
	setp.eq.s32	%p56, %r124, %r4;
	and.pred  	%p57, %p55, %p56;
	setp.eq.s32	%p58, %r127, %r3;
	and.pred  	%p59, %p57, %p58;
	setp.eq.s32	%p60, %r130, %r2;
	and.pred  	%p61, %p59, %p60;
	add.s32 	%r136, %r1359, 3;
	setp.lt.u32	%p62, %r136, %r140;
	and.pred  	%p63, %p61, %p62;
	@!%p63 bra 	BB4_26;
	bra.uni 	BB4_22;

BB4_22:
	mul.wide.u32 	%rd25, %r142, 4;
	add.s64 	%rd26, %rd5, %rd25;
	atom.global.add.u32 	%r1339, [%rd26], 1;
	setp.ne.s32	%p64, %r1339, 0;
	@%p64 bra 	BB4_26;

	atom.global.add.u32 	%r137, [%rd6], 1;
	setp.lt.u32	%p65, %r137, %r141;
	@%p65 bra 	BB4_25;
	bra.uni 	BB4_24;

BB4_25:
	mul.wide.u32 	%rd27, %r137, 20;
	add.s64 	%rd28, %rd3, %rd27;
	st.global.u32 	[%rd28], %r139;
	mov.u32 	%r1341, 0;
	st.global.u32 	[%rd28+4], %r1341;
	st.global.u32 	[%rd28+8], %r142;
	st.global.u32 	[%rd28+12], %r1;
	add.s32 	%r1344, %r1359, 3;
	st.global.u32 	[%rd28+16], %r1344;
	bra.uni 	BB4_26;

BB4_24:
	atom.global.add.u32 	%r1340, [%rd6], -1;

BB4_26:
	add.s32 	%r1359, %r1359, 4;
	setp.lt.u32	%p66, %r1359, %r140;
	@%p66 bra 	BB4_3;

BB4_27:
	ret;
}

	// .globl	m00900_s08
.entry m00900_s08(
	.param .u64 .ptr .global .align 4 m00900_s08_param_0,
	.param .u64 .ptr .global .align 4 m00900_s08_param_1,
	.param .u64 .ptr .global .align 4 m00900_s08_param_2,
	.param .u64 .ptr .global .align 16 m00900_s08_param_3,
	.param .u64 .ptr .global .align 1 m00900_s08_param_4,
	.param .u64 .ptr .global .align 1 m00900_s08_param_5,
	.param .u64 .ptr .global .align 4 m00900_s08_param_6,
	.param .u64 .ptr .global .align 4 m00900_s08_param_7,
	.param .u64 .ptr .global .align 4 m00900_s08_param_8,
	.param .u64 .ptr .global .align 4 m00900_s08_param_9,
	.param .u64 .ptr .global .align 4 m00900_s08_param_10,
	.param .u64 .ptr .global .align 4 m00900_s08_param_11,
	.param .u64 .ptr .global .align 4 m00900_s08_param_12,
	.param .u64 .ptr .global .align 4 m00900_s08_param_13,
	.param .u64 .ptr .global .align 4 m00900_s08_param_14,
	.param .u64 .ptr .global .align 4 m00900_s08_param_15,
	.param .u64 .ptr .global .align 4 m00900_s08_param_16,
	.param .u64 .ptr .global .align 4 m00900_s08_param_17,
	.param .u64 .ptr .global .align 1 m00900_s08_param_18,
	.param .u64 .ptr .global .align 4 m00900_s08_param_19,
	.param .u64 .ptr .global .align 4 m00900_s08_param_20,
	.param .u64 .ptr .global .align 4 m00900_s08_param_21,
	.param .u64 .ptr .global .align 4 m00900_s08_param_22,
	.param .u64 .ptr .global .align 4 m00900_s08_param_23,
	.param .u32 m00900_s08_param_24,
	.param .u32 m00900_s08_param_25,
	.param .u32 m00900_s08_param_26,
	.param .u32 m00900_s08_param_27,
	.param .u32 m00900_s08_param_28,
	.param .u32 m00900_s08_param_29,
	.param .u32 m00900_s08_param_30,
	.param .u32 m00900_s08_param_31,
	.param .u32 m00900_s08_param_32,
	.param .u32 m00900_s08_param_33,
	.param .u32 m00900_s08_param_34
)
{
	.reg .pred 	%p<67>;
	.reg .b32 	%r<1436>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd1, [m00900_s08_param_0];
	ld.param.u64 	%rd3, [m00900_s08_param_14];
	ld.param.u64 	%rd4, [m00900_s08_param_15];
	ld.param.u64 	%rd5, [m00900_s08_param_16];
	ld.param.u64 	%rd6, [m00900_s08_param_19];
	ld.param.u32 	%r187, [m00900_s08_param_27];
	ld.param.u32 	%r188, [m00900_s08_param_30];
	ld.param.u32 	%r189, [m00900_s08_param_31];
	ld.param.u32 	%r190, [m00900_s08_param_32];
	ld.param.u32 	%r191, [m00900_s08_param_34];
	mov.b32	%r192, %envreg3;
	mov.u32 	%r193, %ctaid.x;
	mov.u32 	%r194, %ntid.x;
	mad.lo.s32 	%r195, %r193, %r194, %r192;
	mov.u32 	%r196, %tid.x;
	add.s32 	%r1, %r195, %r196;
	setp.ge.u32	%p1, %r1, %r191;
	@%p1 bra 	BB5_27;

	mul.wide.u32 	%rd7, %r190, 16;
	add.s64 	%rd8, %rd4, %rd7;
	ldu.global.u32 	%r2, [%rd8+4];
	ldu.global.u32 	%r3, [%rd8+8];
	ldu.global.u32 	%r4, [%rd8+12];
	ldu.global.u32 	%r5, [%rd8];
	setp.eq.s32	%p2, %r188, 0;
	@%p2 bra 	BB5_27;

	mul.wide.u32 	%rd9, %r1, 80;
	add.s64 	%rd10, %rd1, %rd9;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 17;
	shr.b32 	%rhs, %r2, 15;
	add.u32 	%r198, %lhs, %rhs;
	}
	xor.b32  	%r199, %r3, %r4;
	xor.b32  	%r200, %r199, %r5;
	sub.s32 	%r201, %r198, %r200;
	add.s32 	%r202, %r201, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 21;
	shr.b32 	%rhs, %r3, 11;
	add.u32 	%r203, %lhs, %rhs;
	}
	xor.b32  	%r204, %r5, %r4;
	xor.b32  	%r205, %r204, %r202;
	ld.global.u32 	%r61, [%rd10+28];
	mov.u32 	%r206, -1859775393;
	sub.s32 	%r207, %r206, %r61;
	add.s32 	%r208, %r207, %r203;
	sub.s32 	%r209, %r208, %r205;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 23;
	shr.b32 	%rhs, %r4, 9;
	add.u32 	%r210, %lhs, %rhs;
	}
	xor.b32  	%r211, %r202, %r5;
	xor.b32  	%r212, %r211, %r209;
	sub.s32 	%r213, %r210, %r212;
	add.s32 	%r214, %r213, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 29;
	shr.b32 	%rhs, %r5, 3;
	add.u32 	%r215, %lhs, %rhs;
	}
	xor.b32  	%r216, %r209, %r202;
	xor.b32  	%r217, %r216, %r214;
	ld.global.u32 	%r218, [%rd10+12];
	sub.s32 	%r219, %r206, %r218;
	add.s32 	%r220, %r219, %r215;
	sub.s32 	%r221, %r220, %r217;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r202, 17;
	shr.b32 	%rhs, %r202, 15;
	add.u32 	%r222, %lhs, %rhs;
	}
	xor.b32  	%r223, %r214, %r209;
	xor.b32  	%r224, %r223, %r221;
	sub.s32 	%r225, %r222, %r224;
	add.s32 	%r226, %r225, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r209, 21;
	shr.b32 	%rhs, %r209, 11;
	add.u32 	%r227, %lhs, %rhs;
	}
	xor.b32  	%r228, %r221, %r214;
	xor.b32  	%r229, %r228, %r226;
	ld.global.u32 	%r53, [%rd10+20];
	sub.s32 	%r230, %r206, %r53;
	add.s32 	%r231, %r230, %r227;
	sub.s32 	%r232, %r231, %r229;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r214, 23;
	shr.b32 	%rhs, %r214, 9;
	add.u32 	%r233, %lhs, %rhs;
	}
	xor.b32  	%r234, %r226, %r221;
	xor.b32  	%r235, %r234, %r232;
	sub.s32 	%r236, %r233, %r235;
	add.s32 	%r237, %r236, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r221, 29;
	shr.b32 	%rhs, %r221, 3;
	add.u32 	%r238, %lhs, %rhs;
	}
	xor.b32  	%r239, %r232, %r226;
	xor.b32  	%r240, %r239, %r237;
	ld.global.u32 	%r241, [%rd10+4];
	sub.s32 	%r242, %r206, %r241;
	add.s32 	%r243, %r242, %r238;
	sub.s32 	%r244, %r243, %r240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r226, 17;
	shr.b32 	%rhs, %r226, 15;
	add.u32 	%r245, %lhs, %rhs;
	}
	xor.b32  	%r246, %r237, %r232;
	xor.b32  	%r247, %r246, %r244;
	ld.global.u32 	%r65, [%rd10+56];
	sub.s32 	%r248, %r206, %r65;
	add.s32 	%r249, %r248, %r245;
	sub.s32 	%r250, %r249, %r247;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r232, 21;
	shr.b32 	%rhs, %r232, 11;
	add.u32 	%r251, %lhs, %rhs;
	}
	xor.b32  	%r252, %r244, %r237;
	xor.b32  	%r253, %r252, %r250;
	ld.global.u32 	%r57, [%rd10+24];
	sub.s32 	%r254, %r206, %r57;
	add.s32 	%r255, %r254, %r251;
	sub.s32 	%r256, %r255, %r253;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r237, 23;
	shr.b32 	%rhs, %r237, 9;
	add.u32 	%r257, %lhs, %rhs;
	}
	xor.b32  	%r258, %r250, %r244;
	xor.b32  	%r259, %r258, %r256;
	sub.s32 	%r260, %r257, %r259;
	add.s32 	%r261, %r260, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r244, 29;
	shr.b32 	%rhs, %r244, 3;
	add.u32 	%r262, %lhs, %rhs;
	}
	xor.b32  	%r263, %r256, %r250;
	xor.b32  	%r264, %r263, %r261;
	ld.global.u32 	%r265, [%rd10+8];
	sub.s32 	%r266, %r206, %r265;
	add.s32 	%r267, %r266, %r262;
	sub.s32 	%r268, %r267, %r264;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r250, 17;
	shr.b32 	%rhs, %r250, 15;
	add.u32 	%r269, %lhs, %rhs;
	}
	xor.b32  	%r270, %r261, %r256;
	xor.b32  	%r271, %r270, %r268;
	sub.s32 	%r272, %r269, %r271;
	add.s32 	%r273, %r272, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r256, 21;
	shr.b32 	%rhs, %r256, 11;
	add.u32 	%r274, %lhs, %rhs;
	}
	xor.b32  	%r275, %r268, %r261;
	xor.b32  	%r276, %r275, %r273;
	ld.global.u32 	%r49, [%rd10+16];
	sub.s32 	%r277, %r206, %r49;
	add.s32 	%r278, %r277, %r274;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r261, 23;
	shr.b32 	%rhs, %r261, 9;
	add.u32 	%r279, %lhs, %rhs;
	}
	xor.b32  	%r280, %r273, %r268;
	sub.s32 	%r26, %r278, %r276;
	xor.b32  	%r281, %r280, %r26;
	sub.s32 	%r282, %r279, %r281;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r268, 29;
	shr.b32 	%rhs, %r268, 3;
	add.u32 	%r283, %lhs, %rhs;
	}
	xor.b32  	%r284, %r26, %r273;
	add.s32 	%r30, %r282, -1859775393;
	xor.b32  	%r285, %r284, %r30;
	add.s32 	%r286, %r283, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r273, 19;
	shr.b32 	%rhs, %r273, 13;
	add.u32 	%r288, %lhs, %rhs;
	}
	ld.global.u32 	%r9, [%rd10];
	sub.s32 	%r10, %r286, %r285;
	add.s32 	%r14, %r288, -1518500249;
	mov.u32 	%r1435, 0;

BB5_3:
	add.s32 	%r1423, %r265, 1518500249;
	add.s32 	%r1422, %r241, 1518500249;
	add.s32 	%r1421, %r218, -271733879;
	add.s32 	%r1420, %r265, -1732584194;
	add.s32 	%r1419, %r241, 271733878;
	and.b32  	%r1418, %r30, %r26;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 23;
	shr.b32 	%rhs, %r26, 9;
	add.u32 	%r1417, %lhs, %rhs;
	}
	add.s32 	%r1416, %r1417, -1518500249;
	add.s32 	%r1415, %r57, 1518500249;
	add.s32 	%r1414, %r53, 1518500249;
	add.s32 	%r1413, %r49, 1518500249;
	ld.param.u64 	%rd29, [m00900_s08_param_3];
	shr.u32 	%r289, %r1435, 2;
	mul.wide.u32 	%rd11, %r289, 16;
	add.s64 	%rd12, %rd29, %rd11;
	ld.global.v4.u32 	{%r290, %r291, %r292, %r293}, [%rd12];
	or.b32  	%r134, %r9, %r293;
	or.b32  	%r133, %r9, %r292;
	or.b32  	%r132, %r9, %r291;
	or.b32  	%r131, %r9, %r290;
	sub.s32 	%r135, %r10, %r131;
	sub.s32 	%r136, %r10, %r132;
	sub.s32 	%r137, %r10, %r133;
	sub.s32 	%r138, %r10, %r134;
	and.b32  	%r298, %r26, %r138;
	and.b32  	%r299, %r26, %r137;
	and.b32  	%r300, %r26, %r136;
	and.b32  	%r301, %r26, %r135;
	or.b32  	%r302, %r1418, %r301;
	or.b32  	%r303, %r1418, %r300;
	or.b32  	%r304, %r1418, %r299;
	or.b32  	%r305, %r1418, %r298;
	and.b32  	%r306, %r30, %r135;
	and.b32  	%r307, %r30, %r136;
	and.b32  	%r308, %r30, %r137;
	and.b32  	%r309, %r30, %r138;
	or.b32  	%r310, %r305, %r309;
	or.b32  	%r311, %r304, %r308;
	or.b32  	%r312, %r303, %r307;
	or.b32  	%r313, %r302, %r306;
	sub.s32 	%r139, %r14, %r313;
	sub.s32 	%r140, %r14, %r312;
	sub.s32 	%r141, %r14, %r311;
	sub.s32 	%r142, %r14, %r310;
	and.b32  	%r314, %r30, %r142;
	and.b32  	%r315, %r30, %r141;
	and.b32  	%r316, %r30, %r140;
	and.b32  	%r317, %r30, %r139;
	or.b32  	%r318, %r306, %r317;
	or.b32  	%r319, %r307, %r316;
	or.b32  	%r320, %r308, %r315;
	or.b32  	%r321, %r309, %r314;
	and.b32  	%r322, %r135, %r139;
	and.b32  	%r323, %r136, %r140;
	and.b32  	%r324, %r137, %r141;
	and.b32  	%r325, %r138, %r142;
	or.b32  	%r326, %r321, %r325;
	or.b32  	%r327, %r320, %r324;
	or.b32  	%r328, %r319, %r323;
	or.b32  	%r329, %r318, %r322;
	add.s32 	%r330, %r131, -1;
	add.s32 	%r331, %r132, -1;
	add.s32 	%r332, %r133, -1;
	add.s32 	%r333, %r134, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r333, 3;
	shr.b32 	%rhs, %r333, 29;
	add.u32 	%r334, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 3;
	shr.b32 	%rhs, %r332, 29;
	add.u32 	%r335, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r331, 3;
	shr.b32 	%rhs, %r331, 29;
	add.u32 	%r336, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r330, 3;
	shr.b32 	%rhs, %r330, 29;
	add.u32 	%r337, %lhs, %rhs;
	}
	and.b32  	%r338, %r337, 2004318071;
	and.b32  	%r339, %r336, 2004318071;
	and.b32  	%r340, %r335, 2004318071;
	and.b32  	%r341, %r334, 2004318071;
	xor.b32  	%r342, %r341, -1732584194;
	xor.b32  	%r343, %r340, -1732584194;
	xor.b32  	%r344, %r339, -1732584194;
	xor.b32  	%r345, %r338, -1732584194;
	add.s32 	%r346, %r1419, %r345;
	add.s32 	%r347, %r1419, %r344;
	add.s32 	%r348, %r1419, %r343;
	add.s32 	%r349, %r1419, %r342;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r349, 7;
	shr.b32 	%rhs, %r349, 25;
	add.u32 	%r350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r348, 7;
	shr.b32 	%rhs, %r348, 25;
	add.u32 	%r351, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r347, 7;
	shr.b32 	%rhs, %r347, 25;
	add.u32 	%r352, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r346, 7;
	shr.b32 	%rhs, %r346, 25;
	add.u32 	%r353, %lhs, %rhs;
	}
	xor.b32  	%r354, %r334, -271733879;
	xor.b32  	%r355, %r335, -271733879;
	xor.b32  	%r356, %r336, -271733879;
	xor.b32  	%r357, %r337, -271733879;
	and.b32  	%r358, %r357, %r353;
	and.b32  	%r359, %r356, %r352;
	and.b32  	%r360, %r355, %r351;
	and.b32  	%r361, %r354, %r350;
	xor.b32  	%r362, %r361, -271733879;
	xor.b32  	%r363, %r360, -271733879;
	xor.b32  	%r364, %r359, -271733879;
	xor.b32  	%r365, %r358, -271733879;
	add.s32 	%r366, %r1420, %r365;
	add.s32 	%r367, %r1420, %r364;
	add.s32 	%r368, %r1420, %r363;
	add.s32 	%r369, %r1420, %r362;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r369, 11;
	shr.b32 	%rhs, %r369, 21;
	add.u32 	%r370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r368, 11;
	shr.b32 	%rhs, %r368, 21;
	add.u32 	%r371, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r367, 11;
	shr.b32 	%rhs, %r367, 21;
	add.u32 	%r372, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r366, 11;
	shr.b32 	%rhs, %r366, 21;
	add.u32 	%r373, %lhs, %rhs;
	}
	xor.b32  	%r374, %r334, %r350;
	xor.b32  	%r375, %r335, %r351;
	xor.b32  	%r376, %r336, %r352;
	xor.b32  	%r377, %r337, %r353;
	and.b32  	%r378, %r377, %r373;
	and.b32  	%r379, %r376, %r372;
	and.b32  	%r380, %r375, %r371;
	and.b32  	%r381, %r374, %r370;
	xor.b32  	%r382, %r381, %r334;
	xor.b32  	%r383, %r380, %r335;
	xor.b32  	%r384, %r379, %r336;
	xor.b32  	%r385, %r378, %r337;
	add.s32 	%r386, %r1421, %r385;
	add.s32 	%r387, %r1421, %r384;
	add.s32 	%r388, %r1421, %r383;
	add.s32 	%r389, %r1421, %r382;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r389, 19;
	shr.b32 	%rhs, %r389, 13;
	add.u32 	%r390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r388, 19;
	shr.b32 	%rhs, %r388, 13;
	add.u32 	%r391, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r387, 19;
	shr.b32 	%rhs, %r387, 13;
	add.u32 	%r392, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r386, 19;
	shr.b32 	%rhs, %r386, 13;
	add.u32 	%r393, %lhs, %rhs;
	}
	add.s32 	%r394, %r334, %r49;
	add.s32 	%r395, %r335, %r49;
	add.s32 	%r396, %r336, %r49;
	add.s32 	%r397, %r337, %r49;
	xor.b32  	%r398, %r350, %r370;
	xor.b32  	%r399, %r351, %r371;
	xor.b32  	%r400, %r352, %r372;
	xor.b32  	%r401, %r353, %r373;
	and.b32  	%r402, %r401, %r393;
	and.b32  	%r403, %r400, %r392;
	and.b32  	%r404, %r399, %r391;
	and.b32  	%r405, %r398, %r390;
	xor.b32  	%r406, %r405, %r350;
	xor.b32  	%r407, %r404, %r351;
	xor.b32  	%r408, %r403, %r352;
	xor.b32  	%r409, %r402, %r353;
	add.s32 	%r410, %r397, %r409;
	add.s32 	%r411, %r396, %r408;
	add.s32 	%r412, %r395, %r407;
	add.s32 	%r413, %r394, %r406;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r413, 3;
	shr.b32 	%rhs, %r413, 29;
	add.u32 	%r414, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r412, 3;
	shr.b32 	%rhs, %r412, 29;
	add.u32 	%r415, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r411, 3;
	shr.b32 	%rhs, %r411, 29;
	add.u32 	%r416, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r410, 3;
	shr.b32 	%rhs, %r410, 29;
	add.u32 	%r417, %lhs, %rhs;
	}
	add.s32 	%r418, %r350, %r53;
	add.s32 	%r419, %r351, %r53;
	add.s32 	%r420, %r352, %r53;
	add.s32 	%r421, %r353, %r53;
	xor.b32  	%r422, %r370, %r390;
	xor.b32  	%r423, %r371, %r391;
	xor.b32  	%r424, %r372, %r392;
	xor.b32  	%r425, %r373, %r393;
	and.b32  	%r426, %r425, %r417;
	and.b32  	%r427, %r424, %r416;
	and.b32  	%r428, %r423, %r415;
	and.b32  	%r429, %r422, %r414;
	xor.b32  	%r430, %r429, %r370;
	xor.b32  	%r431, %r428, %r371;
	xor.b32  	%r432, %r427, %r372;
	xor.b32  	%r433, %r426, %r373;
	add.s32 	%r434, %r421, %r433;
	add.s32 	%r435, %r420, %r432;
	add.s32 	%r436, %r419, %r431;
	add.s32 	%r437, %r418, %r430;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r437, 7;
	shr.b32 	%rhs, %r437, 25;
	add.u32 	%r438, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r436, 7;
	shr.b32 	%rhs, %r436, 25;
	add.u32 	%r439, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r435, 7;
	shr.b32 	%rhs, %r435, 25;
	add.u32 	%r440, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r434, 7;
	shr.b32 	%rhs, %r434, 25;
	add.u32 	%r441, %lhs, %rhs;
	}
	add.s32 	%r442, %r370, %r57;
	add.s32 	%r443, %r371, %r57;
	add.s32 	%r444, %r372, %r57;
	add.s32 	%r445, %r373, %r57;
	xor.b32  	%r446, %r390, %r414;
	xor.b32  	%r447, %r391, %r415;
	xor.b32  	%r448, %r392, %r416;
	xor.b32  	%r449, %r393, %r417;
	and.b32  	%r450, %r449, %r441;
	and.b32  	%r451, %r448, %r440;
	and.b32  	%r452, %r447, %r439;
	and.b32  	%r453, %r446, %r438;
	xor.b32  	%r454, %r453, %r390;
	xor.b32  	%r455, %r452, %r391;
	xor.b32  	%r456, %r451, %r392;
	xor.b32  	%r457, %r450, %r393;
	add.s32 	%r458, %r445, %r457;
	add.s32 	%r459, %r444, %r456;
	add.s32 	%r460, %r443, %r455;
	add.s32 	%r461, %r442, %r454;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 11;
	shr.b32 	%rhs, %r461, 21;
	add.u32 	%r462, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r460, 11;
	shr.b32 	%rhs, %r460, 21;
	add.u32 	%r463, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r459, 11;
	shr.b32 	%rhs, %r459, 21;
	add.u32 	%r464, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r458, 11;
	shr.b32 	%rhs, %r458, 21;
	add.u32 	%r465, %lhs, %rhs;
	}
	add.s32 	%r466, %r390, %r61;
	add.s32 	%r467, %r391, %r61;
	add.s32 	%r468, %r392, %r61;
	add.s32 	%r469, %r393, %r61;
	xor.b32  	%r470, %r414, %r438;
	xor.b32  	%r471, %r415, %r439;
	xor.b32  	%r472, %r416, %r440;
	xor.b32  	%r473, %r417, %r441;
	and.b32  	%r474, %r473, %r465;
	and.b32  	%r475, %r472, %r464;
	and.b32  	%r476, %r471, %r463;
	and.b32  	%r477, %r470, %r462;
	xor.b32  	%r478, %r477, %r414;
	xor.b32  	%r479, %r476, %r415;
	xor.b32  	%r480, %r475, %r416;
	xor.b32  	%r481, %r474, %r417;
	add.s32 	%r482, %r469, %r481;
	add.s32 	%r483, %r468, %r480;
	add.s32 	%r484, %r467, %r479;
	add.s32 	%r485, %r466, %r478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r485, 19;
	shr.b32 	%rhs, %r485, 13;
	add.u32 	%r486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r484, 19;
	shr.b32 	%rhs, %r484, 13;
	add.u32 	%r487, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 19;
	shr.b32 	%rhs, %r483, 13;
	add.u32 	%r488, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 19;
	shr.b32 	%rhs, %r482, 13;
	add.u32 	%r489, %lhs, %rhs;
	}
	xor.b32  	%r490, %r438, %r462;
	xor.b32  	%r491, %r439, %r463;
	xor.b32  	%r492, %r440, %r464;
	xor.b32  	%r493, %r441, %r465;
	and.b32  	%r494, %r493, %r489;
	and.b32  	%r495, %r492, %r488;
	and.b32  	%r496, %r491, %r487;
	and.b32  	%r497, %r490, %r486;
	xor.b32  	%r498, %r497, %r438;
	xor.b32  	%r499, %r496, %r439;
	xor.b32  	%r500, %r495, %r440;
	xor.b32  	%r501, %r494, %r441;
	add.s32 	%r502, %r417, %r501;
	add.s32 	%r503, %r416, %r500;
	add.s32 	%r504, %r415, %r499;
	add.s32 	%r505, %r414, %r498;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 3;
	shr.b32 	%rhs, %r505, 29;
	add.u32 	%r506, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 3;
	shr.b32 	%rhs, %r504, 29;
	add.u32 	%r507, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r503, 3;
	shr.b32 	%rhs, %r503, 29;
	add.u32 	%r508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r502, 3;
	shr.b32 	%rhs, %r502, 29;
	add.u32 	%r509, %lhs, %rhs;
	}
	xor.b32  	%r510, %r462, %r486;
	xor.b32  	%r511, %r463, %r487;
	xor.b32  	%r512, %r464, %r488;
	xor.b32  	%r513, %r465, %r489;
	and.b32  	%r514, %r513, %r509;
	and.b32  	%r515, %r512, %r508;
	and.b32  	%r516, %r511, %r507;
	and.b32  	%r517, %r510, %r506;
	xor.b32  	%r518, %r517, %r462;
	xor.b32  	%r519, %r516, %r463;
	xor.b32  	%r520, %r515, %r464;
	xor.b32  	%r521, %r514, %r465;
	add.s32 	%r522, %r441, %r521;
	add.s32 	%r523, %r440, %r520;
	add.s32 	%r524, %r439, %r519;
	add.s32 	%r525, %r438, %r518;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r525, 7;
	shr.b32 	%rhs, %r525, 25;
	add.u32 	%r526, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r524, 7;
	shr.b32 	%rhs, %r524, 25;
	add.u32 	%r527, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r523, 7;
	shr.b32 	%rhs, %r523, 25;
	add.u32 	%r528, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r522, 7;
	shr.b32 	%rhs, %r522, 25;
	add.u32 	%r529, %lhs, %rhs;
	}
	xor.b32  	%r530, %r486, %r506;
	xor.b32  	%r531, %r487, %r507;
	xor.b32  	%r532, %r488, %r508;
	xor.b32  	%r533, %r489, %r509;
	and.b32  	%r534, %r533, %r529;
	and.b32  	%r535, %r532, %r528;
	and.b32  	%r536, %r531, %r527;
	and.b32  	%r537, %r530, %r526;
	xor.b32  	%r538, %r537, %r486;
	xor.b32  	%r539, %r536, %r487;
	xor.b32  	%r540, %r535, %r488;
	xor.b32  	%r541, %r534, %r489;
	add.s32 	%r542, %r465, %r541;
	add.s32 	%r543, %r464, %r540;
	add.s32 	%r544, %r463, %r539;
	add.s32 	%r545, %r462, %r538;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r545, 11;
	shr.b32 	%rhs, %r545, 21;
	add.u32 	%r546, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r544, 11;
	shr.b32 	%rhs, %r544, 21;
	add.u32 	%r547, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r543, 11;
	shr.b32 	%rhs, %r543, 21;
	add.u32 	%r548, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r542, 11;
	shr.b32 	%rhs, %r542, 21;
	add.u32 	%r549, %lhs, %rhs;
	}
	xor.b32  	%r550, %r506, %r526;
	xor.b32  	%r551, %r507, %r527;
	xor.b32  	%r552, %r508, %r528;
	xor.b32  	%r553, %r509, %r529;
	and.b32  	%r554, %r553, %r549;
	and.b32  	%r555, %r552, %r548;
	and.b32  	%r556, %r551, %r547;
	and.b32  	%r557, %r550, %r546;
	xor.b32  	%r558, %r557, %r506;
	xor.b32  	%r559, %r556, %r507;
	xor.b32  	%r560, %r555, %r508;
	xor.b32  	%r561, %r554, %r509;
	add.s32 	%r562, %r489, %r561;
	add.s32 	%r563, %r488, %r560;
	add.s32 	%r564, %r487, %r559;
	add.s32 	%r565, %r486, %r558;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r565, 19;
	shr.b32 	%rhs, %r565, 13;
	add.u32 	%r566, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r564, 19;
	shr.b32 	%rhs, %r564, 13;
	add.u32 	%r567, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r563, 19;
	shr.b32 	%rhs, %r563, 13;
	add.u32 	%r568, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r562, 19;
	shr.b32 	%rhs, %r562, 13;
	add.u32 	%r569, %lhs, %rhs;
	}
	xor.b32  	%r570, %r526, %r546;
	xor.b32  	%r571, %r527, %r547;
	xor.b32  	%r572, %r528, %r548;
	xor.b32  	%r573, %r529, %r549;
	and.b32  	%r574, %r573, %r569;
	and.b32  	%r575, %r572, %r568;
	and.b32  	%r576, %r571, %r567;
	and.b32  	%r577, %r570, %r566;
	xor.b32  	%r578, %r577, %r526;
	xor.b32  	%r579, %r576, %r527;
	xor.b32  	%r580, %r575, %r528;
	xor.b32  	%r581, %r574, %r529;
	add.s32 	%r582, %r509, %r581;
	add.s32 	%r583, %r508, %r580;
	add.s32 	%r584, %r507, %r579;
	add.s32 	%r585, %r506, %r578;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r585, 3;
	shr.b32 	%rhs, %r585, 29;
	add.u32 	%r586, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r584, 3;
	shr.b32 	%rhs, %r584, 29;
	add.u32 	%r587, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r583, 3;
	shr.b32 	%rhs, %r583, 29;
	add.u32 	%r588, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r582, 3;
	shr.b32 	%rhs, %r582, 29;
	add.u32 	%r589, %lhs, %rhs;
	}
	xor.b32  	%r590, %r546, %r566;
	xor.b32  	%r591, %r547, %r567;
	xor.b32  	%r592, %r548, %r568;
	xor.b32  	%r593, %r549, %r569;
	and.b32  	%r594, %r593, %r589;
	and.b32  	%r595, %r592, %r588;
	and.b32  	%r596, %r591, %r587;
	and.b32  	%r597, %r590, %r586;
	xor.b32  	%r598, %r597, %r546;
	xor.b32  	%r599, %r596, %r547;
	xor.b32  	%r600, %r595, %r548;
	xor.b32  	%r601, %r594, %r549;
	add.s32 	%r602, %r529, %r601;
	add.s32 	%r603, %r528, %r600;
	add.s32 	%r604, %r527, %r599;
	add.s32 	%r605, %r526, %r598;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r605, 7;
	shr.b32 	%rhs, %r605, 25;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r604, 7;
	shr.b32 	%rhs, %r604, 25;
	add.u32 	%r607, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r603, 7;
	shr.b32 	%rhs, %r603, 25;
	add.u32 	%r608, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 7;
	shr.b32 	%rhs, %r602, 25;
	add.u32 	%r609, %lhs, %rhs;
	}
	add.s32 	%r610, %r546, %r65;
	add.s32 	%r611, %r547, %r65;
	add.s32 	%r612, %r548, %r65;
	add.s32 	%r613, %r549, %r65;
	xor.b32  	%r614, %r566, %r586;
	xor.b32  	%r615, %r567, %r587;
	xor.b32  	%r616, %r568, %r588;
	xor.b32  	%r617, %r569, %r589;
	and.b32  	%r618, %r617, %r609;
	and.b32  	%r619, %r616, %r608;
	and.b32  	%r620, %r615, %r607;
	and.b32  	%r621, %r614, %r606;
	xor.b32  	%r622, %r621, %r566;
	xor.b32  	%r623, %r620, %r567;
	xor.b32  	%r624, %r619, %r568;
	xor.b32  	%r625, %r618, %r569;
	add.s32 	%r626, %r613, %r625;
	add.s32 	%r627, %r612, %r624;
	add.s32 	%r628, %r611, %r623;
	add.s32 	%r629, %r610, %r622;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r629, 11;
	shr.b32 	%rhs, %r629, 21;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r628, 11;
	shr.b32 	%rhs, %r628, 21;
	add.u32 	%r631, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 11;
	shr.b32 	%rhs, %r627, 21;
	add.u32 	%r632, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 11;
	shr.b32 	%rhs, %r626, 21;
	add.u32 	%r633, %lhs, %rhs;
	}
	xor.b32  	%r634, %r586, %r606;
	xor.b32  	%r635, %r587, %r607;
	xor.b32  	%r636, %r588, %r608;
	xor.b32  	%r637, %r589, %r609;
	and.b32  	%r638, %r637, %r633;
	and.b32  	%r639, %r636, %r632;
	and.b32  	%r640, %r635, %r631;
	and.b32  	%r641, %r634, %r630;
	xor.b32  	%r642, %r641, %r586;
	xor.b32  	%r643, %r640, %r587;
	xor.b32  	%r644, %r639, %r588;
	xor.b32  	%r645, %r638, %r589;
	add.s32 	%r646, %r569, %r645;
	add.s32 	%r647, %r568, %r644;
	add.s32 	%r648, %r567, %r643;
	add.s32 	%r649, %r566, %r642;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r646, 19;
	shr.b32 	%rhs, %r646, 13;
	add.u32 	%r650, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r647, 19;
	shr.b32 	%rhs, %r647, 13;
	add.u32 	%r651, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 19;
	shr.b32 	%rhs, %r648, 13;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 19;
	shr.b32 	%rhs, %r649, 13;
	add.u32 	%r653, %lhs, %rhs;
	}
	add.s32 	%r654, %r589, %r131;
	add.s32 	%r655, %r588, %r132;
	add.s32 	%r656, %r587, %r133;
	add.s32 	%r657, %r586, %r134;
	xor.b32  	%r658, %r653, %r606;
	xor.b32  	%r659, %r653, %r630;
	and.b32  	%r660, %r659, %r658;
	xor.b32  	%r661, %r660, %r653;
	add.s32 	%r662, %r657, %r661;
	xor.b32  	%r663, %r652, %r607;
	xor.b32  	%r664, %r652, %r631;
	and.b32  	%r665, %r664, %r663;
	xor.b32  	%r666, %r665, %r652;
	add.s32 	%r667, %r656, %r666;
	xor.b32  	%r668, %r651, %r608;
	xor.b32  	%r669, %r651, %r632;
	and.b32  	%r670, %r669, %r668;
	xor.b32  	%r671, %r670, %r651;
	add.s32 	%r672, %r655, %r671;
	xor.b32  	%r673, %r650, %r609;
	xor.b32  	%r674, %r650, %r633;
	and.b32  	%r675, %r674, %r673;
	xor.b32  	%r676, %r675, %r650;
	add.s32 	%r677, %r654, %r676;
	add.s32 	%r678, %r677, 1518500249;
	add.s32 	%r679, %r672, 1518500249;
	add.s32 	%r680, %r667, 1518500249;
	add.s32 	%r681, %r662, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r678, 3;
	shr.b32 	%rhs, %r678, 29;
	add.u32 	%r682, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r679, 3;
	shr.b32 	%rhs, %r679, 29;
	add.u32 	%r683, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r680, 3;
	shr.b32 	%rhs, %r680, 29;
	add.u32 	%r684, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r681, 3;
	shr.b32 	%rhs, %r681, 29;
	add.u32 	%r685, %lhs, %rhs;
	}
	add.s32 	%r686, %r606, %r1413;
	add.s32 	%r687, %r607, %r1413;
	add.s32 	%r688, %r608, %r1413;
	add.s32 	%r689, %r609, %r1413;
	xor.b32  	%r690, %r685, %r630;
	xor.b32  	%r691, %r684, %r631;
	xor.b32  	%r692, %r683, %r632;
	xor.b32  	%r693, %r682, %r633;
	xor.b32  	%r694, %r685, %r653;
	xor.b32  	%r695, %r684, %r652;
	xor.b32  	%r696, %r683, %r651;
	xor.b32  	%r697, %r682, %r650;
	and.b32  	%r698, %r697, %r693;
	and.b32  	%r699, %r696, %r692;
	and.b32  	%r700, %r695, %r691;
	and.b32  	%r701, %r694, %r690;
	xor.b32  	%r702, %r701, %r685;
	xor.b32  	%r703, %r700, %r684;
	xor.b32  	%r704, %r699, %r683;
	xor.b32  	%r705, %r698, %r682;
	add.s32 	%r706, %r689, %r705;
	add.s32 	%r707, %r688, %r704;
	add.s32 	%r708, %r687, %r703;
	add.s32 	%r709, %r686, %r702;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r706, 5;
	shr.b32 	%rhs, %r706, 27;
	add.u32 	%r710, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r707, 5;
	shr.b32 	%rhs, %r707, 27;
	add.u32 	%r711, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r708, 5;
	shr.b32 	%rhs, %r708, 27;
	add.u32 	%r712, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r709, 5;
	shr.b32 	%rhs, %r709, 27;
	add.u32 	%r713, %lhs, %rhs;
	}
	xor.b32  	%r714, %r713, %r653;
	xor.b32  	%r715, %r713, %r685;
	and.b32  	%r716, %r715, %r714;
	xor.b32  	%r717, %r716, %r713;
	add.s32 	%r718, %r630, %r717;
	xor.b32  	%r719, %r712, %r652;
	xor.b32  	%r720, %r712, %r684;
	and.b32  	%r721, %r720, %r719;
	xor.b32  	%r722, %r721, %r712;
	add.s32 	%r723, %r631, %r722;
	xor.b32  	%r724, %r711, %r651;
	xor.b32  	%r725, %r711, %r683;
	and.b32  	%r726, %r725, %r724;
	xor.b32  	%r727, %r726, %r711;
	add.s32 	%r728, %r632, %r727;
	xor.b32  	%r729, %r710, %r650;
	xor.b32  	%r730, %r710, %r682;
	and.b32  	%r731, %r730, %r729;
	xor.b32  	%r732, %r731, %r710;
	add.s32 	%r733, %r633, %r732;
	add.s32 	%r734, %r733, 1518500249;
	add.s32 	%r735, %r728, 1518500249;
	add.s32 	%r736, %r723, 1518500249;
	add.s32 	%r737, %r718, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r734, 9;
	shr.b32 	%rhs, %r734, 23;
	add.u32 	%r738, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r735, 9;
	shr.b32 	%rhs, %r735, 23;
	add.u32 	%r739, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r736, 9;
	shr.b32 	%rhs, %r736, 23;
	add.u32 	%r740, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r737, 9;
	shr.b32 	%rhs, %r737, 23;
	add.u32 	%r741, %lhs, %rhs;
	}
	xor.b32  	%r742, %r741, %r685;
	xor.b32  	%r743, %r741, %r713;
	and.b32  	%r744, %r743, %r742;
	xor.b32  	%r745, %r744, %r741;
	add.s32 	%r746, %r653, %r745;
	xor.b32  	%r747, %r740, %r684;
	xor.b32  	%r748, %r740, %r712;
	and.b32  	%r749, %r748, %r747;
	xor.b32  	%r750, %r749, %r740;
	add.s32 	%r751, %r652, %r750;
	xor.b32  	%r752, %r739, %r683;
	xor.b32  	%r753, %r739, %r711;
	and.b32  	%r754, %r753, %r752;
	xor.b32  	%r755, %r754, %r739;
	add.s32 	%r756, %r651, %r755;
	xor.b32  	%r757, %r738, %r682;
	xor.b32  	%r758, %r738, %r710;
	and.b32  	%r759, %r758, %r757;
	xor.b32  	%r760, %r759, %r738;
	add.s32 	%r761, %r650, %r760;
	add.s32 	%r762, %r761, 1518500249;
	add.s32 	%r763, %r756, 1518500249;
	add.s32 	%r764, %r751, 1518500249;
	add.s32 	%r765, %r746, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r762, 13;
	shr.b32 	%rhs, %r762, 19;
	add.u32 	%r766, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r763, 13;
	shr.b32 	%rhs, %r763, 19;
	add.u32 	%r767, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r764, 13;
	shr.b32 	%rhs, %r764, 19;
	add.u32 	%r768, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r765, 13;
	shr.b32 	%rhs, %r765, 19;
	add.u32 	%r769, %lhs, %rhs;
	}
	add.s32 	%r770, %r685, %r1422;
	add.s32 	%r771, %r684, %r1422;
	add.s32 	%r772, %r683, %r1422;
	add.s32 	%r773, %r682, %r1422;
	xor.b32  	%r774, %r769, %r713;
	xor.b32  	%r775, %r768, %r712;
	xor.b32  	%r776, %r767, %r711;
	xor.b32  	%r777, %r766, %r710;
	xor.b32  	%r778, %r769, %r741;
	xor.b32  	%r779, %r768, %r740;
	xor.b32  	%r780, %r767, %r739;
	xor.b32  	%r781, %r766, %r738;
	and.b32  	%r782, %r781, %r777;
	and.b32  	%r783, %r780, %r776;
	and.b32  	%r784, %r779, %r775;
	and.b32  	%r785, %r778, %r774;
	xor.b32  	%r786, %r785, %r769;
	xor.b32  	%r787, %r784, %r768;
	xor.b32  	%r788, %r783, %r767;
	xor.b32  	%r789, %r782, %r766;
	add.s32 	%r790, %r773, %r789;
	add.s32 	%r791, %r772, %r788;
	add.s32 	%r792, %r771, %r787;
	add.s32 	%r793, %r770, %r786;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r790, 3;
	shr.b32 	%rhs, %r790, 29;
	add.u32 	%r794, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r791, 3;
	shr.b32 	%rhs, %r791, 29;
	add.u32 	%r795, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r792, 3;
	shr.b32 	%rhs, %r792, 29;
	add.u32 	%r796, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r793, 3;
	shr.b32 	%rhs, %r793, 29;
	add.u32 	%r797, %lhs, %rhs;
	}
	add.s32 	%r798, %r713, %r1414;
	add.s32 	%r799, %r712, %r1414;
	add.s32 	%r800, %r711, %r1414;
	add.s32 	%r801, %r710, %r1414;
	xor.b32  	%r802, %r797, %r741;
	xor.b32  	%r803, %r796, %r740;
	xor.b32  	%r804, %r795, %r739;
	xor.b32  	%r805, %r794, %r738;
	xor.b32  	%r806, %r797, %r769;
	xor.b32  	%r807, %r796, %r768;
	xor.b32  	%r808, %r795, %r767;
	xor.b32  	%r809, %r794, %r766;
	and.b32  	%r810, %r809, %r805;
	and.b32  	%r811, %r808, %r804;
	and.b32  	%r812, %r807, %r803;
	and.b32  	%r813, %r806, %r802;
	xor.b32  	%r814, %r813, %r797;
	xor.b32  	%r815, %r812, %r796;
	xor.b32  	%r816, %r811, %r795;
	xor.b32  	%r817, %r810, %r794;
	add.s32 	%r818, %r801, %r817;
	add.s32 	%r819, %r800, %r816;
	add.s32 	%r820, %r799, %r815;
	add.s32 	%r821, %r798, %r814;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r818, 5;
	shr.b32 	%rhs, %r818, 27;
	add.u32 	%r822, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r819, 5;
	shr.b32 	%rhs, %r819, 27;
	add.u32 	%r823, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r820, 5;
	shr.b32 	%rhs, %r820, 27;
	add.u32 	%r824, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r821, 5;
	shr.b32 	%rhs, %r821, 27;
	add.u32 	%r825, %lhs, %rhs;
	}
	xor.b32  	%r826, %r825, %r769;
	xor.b32  	%r827, %r825, %r797;
	and.b32  	%r828, %r827, %r826;
	xor.b32  	%r829, %r828, %r825;
	add.s32 	%r830, %r741, %r829;
	xor.b32  	%r831, %r824, %r768;
	xor.b32  	%r832, %r824, %r796;
	and.b32  	%r833, %r832, %r831;
	xor.b32  	%r834, %r833, %r824;
	add.s32 	%r835, %r740, %r834;
	xor.b32  	%r836, %r823, %r767;
	xor.b32  	%r837, %r823, %r795;
	and.b32  	%r838, %r837, %r836;
	xor.b32  	%r839, %r838, %r823;
	add.s32 	%r840, %r739, %r839;
	xor.b32  	%r841, %r822, %r766;
	xor.b32  	%r842, %r822, %r794;
	and.b32  	%r843, %r842, %r841;
	xor.b32  	%r844, %r843, %r822;
	add.s32 	%r845, %r738, %r844;
	add.s32 	%r846, %r845, 1518500249;
	add.s32 	%r847, %r840, 1518500249;
	add.s32 	%r848, %r835, 1518500249;
	add.s32 	%r849, %r830, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r846, 9;
	shr.b32 	%rhs, %r846, 23;
	add.u32 	%r850, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r847, 9;
	shr.b32 	%rhs, %r847, 23;
	add.u32 	%r851, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r848, 9;
	shr.b32 	%rhs, %r848, 23;
	add.u32 	%r852, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r849, 9;
	shr.b32 	%rhs, %r849, 23;
	add.u32 	%r853, %lhs, %rhs;
	}
	xor.b32  	%r854, %r853, %r797;
	xor.b32  	%r855, %r853, %r825;
	and.b32  	%r856, %r855, %r854;
	xor.b32  	%r857, %r856, %r853;
	add.s32 	%r858, %r769, %r857;
	xor.b32  	%r859, %r852, %r796;
	xor.b32  	%r860, %r852, %r824;
	and.b32  	%r861, %r860, %r859;
	xor.b32  	%r862, %r861, %r852;
	add.s32 	%r863, %r768, %r862;
	xor.b32  	%r864, %r851, %r795;
	xor.b32  	%r865, %r851, %r823;
	and.b32  	%r866, %r865, %r864;
	xor.b32  	%r867, %r866, %r851;
	add.s32 	%r868, %r767, %r867;
	xor.b32  	%r869, %r850, %r794;
	xor.b32  	%r870, %r850, %r822;
	and.b32  	%r871, %r870, %r869;
	xor.b32  	%r872, %r871, %r850;
	add.s32 	%r873, %r766, %r872;
	add.s32 	%r874, %r873, 1518500249;
	add.s32 	%r875, %r868, 1518500249;
	add.s32 	%r876, %r863, 1518500249;
	add.s32 	%r877, %r858, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r874, 13;
	shr.b32 	%rhs, %r874, 19;
	add.u32 	%r143, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r875, 13;
	shr.b32 	%rhs, %r875, 19;
	add.u32 	%r144, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r876, 13;
	shr.b32 	%rhs, %r876, 19;
	add.u32 	%r145, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r877, 13;
	shr.b32 	%rhs, %r877, 19;
	add.u32 	%r146, %lhs, %rhs;
	}
	add.s32 	%r878, %r797, %r1423;
	add.s32 	%r879, %r796, %r1423;
	add.s32 	%r880, %r795, %r1423;
	add.s32 	%r881, %r794, %r1423;
	xor.b32  	%r882, %r146, %r825;
	xor.b32  	%r883, %r145, %r824;
	xor.b32  	%r884, %r144, %r823;
	xor.b32  	%r885, %r143, %r822;
	xor.b32  	%r886, %r146, %r853;
	xor.b32  	%r887, %r145, %r852;
	xor.b32  	%r888, %r144, %r851;
	xor.b32  	%r889, %r143, %r850;
	and.b32  	%r890, %r889, %r885;
	and.b32  	%r891, %r888, %r884;
	and.b32  	%r892, %r887, %r883;
	and.b32  	%r893, %r886, %r882;
	xor.b32  	%r894, %r893, %r146;
	xor.b32  	%r895, %r892, %r145;
	xor.b32  	%r896, %r891, %r144;
	xor.b32  	%r897, %r890, %r143;
	add.s32 	%r898, %r881, %r897;
	add.s32 	%r899, %r880, %r896;
	add.s32 	%r900, %r879, %r895;
	add.s32 	%r901, %r878, %r894;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r898, 3;
	shr.b32 	%rhs, %r898, 29;
	add.u32 	%r147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r899, 3;
	shr.b32 	%rhs, %r899, 29;
	add.u32 	%r148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r900, 3;
	shr.b32 	%rhs, %r900, 29;
	add.u32 	%r149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r901, 3;
	shr.b32 	%rhs, %r901, 29;
	add.u32 	%r150, %lhs, %rhs;
	}
	add.s32 	%r902, %r825, %r1415;
	add.s32 	%r903, %r824, %r1415;
	add.s32 	%r904, %r823, %r1415;
	add.s32 	%r905, %r822, %r1415;
	xor.b32  	%r906, %r150, %r853;
	xor.b32  	%r907, %r149, %r852;
	xor.b32  	%r908, %r148, %r851;
	xor.b32  	%r909, %r147, %r850;
	xor.b32  	%r910, %r150, %r146;
	xor.b32  	%r911, %r149, %r145;
	xor.b32  	%r912, %r148, %r144;
	xor.b32  	%r913, %r147, %r143;
	and.b32  	%r914, %r913, %r909;
	and.b32  	%r915, %r912, %r908;
	and.b32  	%r916, %r911, %r907;
	and.b32  	%r917, %r910, %r906;
	xor.b32  	%r918, %r917, %r150;
	xor.b32  	%r919, %r916, %r149;
	xor.b32  	%r920, %r915, %r148;
	xor.b32  	%r921, %r914, %r147;
	add.s32 	%r922, %r905, %r921;
	add.s32 	%r923, %r904, %r920;
	add.s32 	%r924, %r903, %r919;
	add.s32 	%r925, %r902, %r918;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r922, 5;
	shr.b32 	%rhs, %r922, 27;
	add.u32 	%r151, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r923, 5;
	shr.b32 	%rhs, %r923, 27;
	add.u32 	%r152, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r924, 5;
	shr.b32 	%rhs, %r924, 27;
	add.u32 	%r153, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r925, 5;
	shr.b32 	%rhs, %r925, 27;
	add.u32 	%r154, %lhs, %rhs;
	}
	xor.b32  	%r926, %r154, %r146;
	xor.b32  	%r927, %r154, %r150;
	and.b32  	%r928, %r927, %r926;
	xor.b32  	%r929, %r928, %r154;
	add.s32 	%r930, %r853, %r929;
	xor.b32  	%r931, %r153, %r145;
	xor.b32  	%r932, %r153, %r149;
	and.b32  	%r933, %r932, %r931;
	xor.b32  	%r934, %r933, %r153;
	add.s32 	%r935, %r852, %r934;
	xor.b32  	%r936, %r152, %r144;
	xor.b32  	%r937, %r152, %r148;
	and.b32  	%r938, %r937, %r936;
	xor.b32  	%r939, %r938, %r152;
	add.s32 	%r940, %r851, %r939;
	xor.b32  	%r941, %r151, %r143;
	xor.b32  	%r942, %r151, %r147;
	and.b32  	%r943, %r942, %r941;
	xor.b32  	%r944, %r943, %r151;
	add.s32 	%r945, %r850, %r944;
	add.s32 	%r946, %r945, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r946, 9;
	shr.b32 	%rhs, %r946, 23;
	add.u32 	%r155, %lhs, %rhs;
	}
	add.s32 	%r947, %r940, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r947, 9;
	shr.b32 	%rhs, %r947, 23;
	add.u32 	%r156, %lhs, %rhs;
	}
	add.s32 	%r948, %r935, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r948, 9;
	shr.b32 	%rhs, %r948, 23;
	add.u32 	%r157, %lhs, %rhs;
	}
	add.s32 	%r949, %r930, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r949, 9;
	shr.b32 	%rhs, %r949, 23;
	add.u32 	%r158, %lhs, %rhs;
	}
	sub.s32 	%r950, %r1416, %r329;
	setp.eq.s32	%p3, %r155, %r950;
	sub.s32 	%r951, %r1416, %r328;
	setp.eq.s32	%p4, %r156, %r951;
	or.pred  	%p5, %p3, %p4;
	sub.s32 	%r952, %r1416, %r327;
	setp.eq.s32	%p6, %r157, %r952;
	or.pred  	%p7, %p5, %p6;
	sub.s32 	%r953, %r1416, %r326;
	setp.eq.s32	%p8, %r158, %r953;
	or.pred  	%p9, %p7, %p8;
	@!%p9 bra 	BB5_26;
	bra.uni 	BB5_4;

BB5_4:
	add.s32 	%r1424, %r65, 1518500249;
	add.s32 	%r954, %r146, %r1424;
	add.s32 	%r955, %r145, %r1424;
	add.s32 	%r956, %r144, %r1424;
	add.s32 	%r957, %r143, %r1424;
	xor.b32  	%r958, %r158, %r154;
	xor.b32  	%r959, %r157, %r153;
	xor.b32  	%r960, %r156, %r152;
	xor.b32  	%r961, %r155, %r151;
	xor.b32  	%r962, %r158, %r150;
	xor.b32  	%r963, %r157, %r149;
	xor.b32  	%r964, %r156, %r148;
	xor.b32  	%r965, %r155, %r147;
	and.b32  	%r966, %r961, %r965;
	and.b32  	%r967, %r960, %r964;
	and.b32  	%r968, %r959, %r963;
	and.b32  	%r969, %r958, %r962;
	xor.b32  	%r970, %r969, %r158;
	xor.b32  	%r971, %r968, %r157;
	xor.b32  	%r972, %r967, %r156;
	xor.b32  	%r973, %r966, %r155;
	add.s32 	%r974, %r957, %r973;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r974, 13;
	shr.b32 	%rhs, %r974, 19;
	add.u32 	%r159, %lhs, %rhs;
	}
	add.s32 	%r975, %r956, %r972;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r975, 13;
	shr.b32 	%rhs, %r975, 19;
	add.u32 	%r160, %lhs, %rhs;
	}
	add.s32 	%r976, %r955, %r971;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r976, 13;
	shr.b32 	%rhs, %r976, 19;
	add.u32 	%r161, %lhs, %rhs;
	}
	add.s32 	%r977, %r954, %r970;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r977, 13;
	shr.b32 	%rhs, %r977, 19;
	add.u32 	%r162, %lhs, %rhs;
	}
	setp.eq.s32	%p10, %r159, %r139;
	setp.eq.s32	%p11, %r160, %r140;
	or.pred  	%p12, %p10, %p11;
	setp.eq.s32	%p13, %r161, %r141;
	or.pred  	%p14, %p12, %p13;
	setp.eq.s32	%p15, %r162, %r142;
	or.pred  	%p16, %p14, %p15;
	@!%p16 bra 	BB5_26;
	bra.uni 	BB5_5;

BB5_5:
	add.s32 	%r1425, %r218, 1518500249;
	add.s32 	%r978, %r150, %r1425;
	add.s32 	%r979, %r149, %r1425;
	add.s32 	%r980, %r148, %r1425;
	add.s32 	%r981, %r147, %r1425;
	xor.b32  	%r982, %r162, %r158;
	xor.b32  	%r983, %r161, %r157;
	xor.b32  	%r984, %r160, %r156;
	xor.b32  	%r985, %r159, %r155;
	xor.b32  	%r986, %r162, %r154;
	xor.b32  	%r987, %r161, %r153;
	xor.b32  	%r988, %r160, %r152;
	xor.b32  	%r989, %r159, %r151;
	and.b32  	%r990, %r985, %r989;
	and.b32  	%r991, %r984, %r988;
	and.b32  	%r992, %r983, %r987;
	and.b32  	%r993, %r982, %r986;
	xor.b32  	%r994, %r993, %r162;
	xor.b32  	%r995, %r992, %r161;
	xor.b32  	%r996, %r991, %r160;
	xor.b32  	%r997, %r990, %r159;
	add.s32 	%r998, %r981, %r997;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 3;
	shr.b32 	%rhs, %r998, 29;
	add.u32 	%r163, %lhs, %rhs;
	}
	add.s32 	%r999, %r980, %r996;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 3;
	shr.b32 	%rhs, %r999, 29;
	add.u32 	%r164, %lhs, %rhs;
	}
	add.s32 	%r1000, %r979, %r995;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1000, 3;
	shr.b32 	%rhs, %r1000, 29;
	add.u32 	%r165, %lhs, %rhs;
	}
	add.s32 	%r1001, %r978, %r994;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1001, 3;
	shr.b32 	%rhs, %r1001, 29;
	add.u32 	%r166, %lhs, %rhs;
	}
	setp.eq.s32	%p17, %r163, %r135;
	setp.eq.s32	%p18, %r164, %r136;
	or.pred  	%p19, %p17, %p18;
	setp.eq.s32	%p20, %r165, %r137;
	or.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r166, %r138;
	or.pred  	%p23, %p21, %p22;
	@!%p23 bra 	BB5_26;
	bra.uni 	BB5_6;

BB5_6:
	add.s32 	%r1434, %r218, 1859775393;
	add.s32 	%r1433, %r241, 1859775393;
	add.s32 	%r1432, %r265, 1859775393;
	add.s32 	%r1431, %r61, 1859775393;
	add.s32 	%r1430, %r53, 1859775393;
	add.s32 	%r1429, %r65, 1859775393;
	add.s32 	%r1428, %r57, 1859775393;
	add.s32 	%r1427, %r49, 1859775393;
	add.s32 	%r1426, %r61, 1518500249;
	add.s32 	%r1002, %r154, %r1426;
	add.s32 	%r1003, %r153, %r1426;
	add.s32 	%r1004, %r152, %r1426;
	add.s32 	%r1005, %r151, %r1426;
	xor.b32  	%r1006, %r166, %r162;
	xor.b32  	%r1007, %r165, %r161;
	xor.b32  	%r1008, %r164, %r160;
	xor.b32  	%r1009, %r163, %r159;
	xor.b32  	%r1010, %r166, %r158;
	xor.b32  	%r1011, %r165, %r157;
	xor.b32  	%r1012, %r164, %r156;
	xor.b32  	%r1013, %r163, %r155;
	and.b32  	%r1014, %r1009, %r1013;
	and.b32  	%r1015, %r1008, %r1012;
	and.b32  	%r1016, %r1007, %r1011;
	and.b32  	%r1017, %r1006, %r1010;
	xor.b32  	%r1018, %r1017, %r166;
	xor.b32  	%r1019, %r1016, %r165;
	xor.b32  	%r1020, %r1015, %r164;
	xor.b32  	%r1021, %r1014, %r163;
	add.s32 	%r1022, %r1005, %r1021;
	add.s32 	%r1023, %r1004, %r1020;
	add.s32 	%r1024, %r1003, %r1019;
	add.s32 	%r1025, %r1002, %r1018;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1025, 5;
	shr.b32 	%rhs, %r1025, 27;
	add.u32 	%r1026, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1024, 5;
	shr.b32 	%rhs, %r1024, 27;
	add.u32 	%r1027, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 5;
	shr.b32 	%rhs, %r1023, 27;
	add.u32 	%r1028, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 5;
	shr.b32 	%rhs, %r1022, 27;
	add.u32 	%r1029, %lhs, %rhs;
	}
	xor.b32  	%r1030, %r1029, %r159;
	xor.b32  	%r1031, %r1028, %r160;
	xor.b32  	%r1032, %r1027, %r161;
	xor.b32  	%r1033, %r1026, %r162;
	xor.b32  	%r1034, %r1029, %r163;
	xor.b32  	%r1035, %r1028, %r164;
	xor.b32  	%r1036, %r1027, %r165;
	xor.b32  	%r1037, %r1026, %r166;
	and.b32  	%r1038, %r1037, %r1033;
	and.b32  	%r1039, %r1036, %r1032;
	and.b32  	%r1040, %r1035, %r1031;
	and.b32  	%r1041, %r1034, %r1030;
	xor.b32  	%r1042, %r1041, %r1029;
	xor.b32  	%r1043, %r1040, %r1028;
	xor.b32  	%r1044, %r1039, %r1027;
	xor.b32  	%r1045, %r1038, %r1026;
	add.s32 	%r1046, %r158, %r1045;
	add.s32 	%r1047, %r157, %r1044;
	add.s32 	%r1048, %r156, %r1043;
	add.s32 	%r1049, %r155, %r1042;
	add.s32 	%r1050, %r1049, 1518500249;
	add.s32 	%r1051, %r1048, 1518500249;
	add.s32 	%r1052, %r1047, 1518500249;
	add.s32 	%r1053, %r1046, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1053, 9;
	shr.b32 	%rhs, %r1053, 23;
	add.u32 	%r1054, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1052, 9;
	shr.b32 	%rhs, %r1052, 23;
	add.u32 	%r1055, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1051, 9;
	shr.b32 	%rhs, %r1051, 23;
	add.u32 	%r1056, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1050, 9;
	shr.b32 	%rhs, %r1050, 23;
	add.u32 	%r1057, %lhs, %rhs;
	}
	xor.b32  	%r1058, %r1057, %r163;
	xor.b32  	%r1059, %r1056, %r164;
	xor.b32  	%r1060, %r1055, %r165;
	xor.b32  	%r1061, %r1054, %r166;
	xor.b32  	%r1062, %r1057, %r1029;
	xor.b32  	%r1063, %r1056, %r1028;
	xor.b32  	%r1064, %r1055, %r1027;
	xor.b32  	%r1065, %r1054, %r1026;
	and.b32  	%r1066, %r1065, %r1061;
	and.b32  	%r1067, %r1064, %r1060;
	and.b32  	%r1068, %r1063, %r1059;
	and.b32  	%r1069, %r1062, %r1058;
	xor.b32  	%r1070, %r1069, %r1057;
	xor.b32  	%r1071, %r1068, %r1056;
	xor.b32  	%r1072, %r1067, %r1055;
	xor.b32  	%r1073, %r1066, %r1054;
	add.s32 	%r1074, %r162, %r1073;
	add.s32 	%r1075, %r161, %r1072;
	add.s32 	%r1076, %r160, %r1071;
	add.s32 	%r1077, %r159, %r1070;
	add.s32 	%r1078, %r1077, 1518500249;
	add.s32 	%r1079, %r1076, 1518500249;
	add.s32 	%r1080, %r1075, 1518500249;
	add.s32 	%r1081, %r1074, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1078, 13;
	shr.b32 	%rhs, %r1078, 19;
	add.u32 	%r1082, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1079, 13;
	shr.b32 	%rhs, %r1079, 19;
	add.u32 	%r1083, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1080, 13;
	shr.b32 	%rhs, %r1080, 19;
	add.u32 	%r1084, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1081, 13;
	shr.b32 	%rhs, %r1081, 19;
	add.u32 	%r1085, %lhs, %rhs;
	}
	add.s32 	%r1086, %r163, %r131;
	add.s32 	%r1087, %r164, %r132;
	add.s32 	%r1088, %r165, %r133;
	add.s32 	%r1089, %r166, %r134;
	xor.b32  	%r1090, %r1085, %r1054;
	xor.b32  	%r1091, %r1090, %r1026;
	add.s32 	%r1092, %r1089, %r1091;
	xor.b32  	%r1093, %r1084, %r1055;
	xor.b32  	%r1094, %r1093, %r1027;
	add.s32 	%r1095, %r1088, %r1094;
	xor.b32  	%r1096, %r1083, %r1056;
	xor.b32  	%r1097, %r1096, %r1028;
	add.s32 	%r1098, %r1087, %r1097;
	xor.b32  	%r1099, %r1082, %r1057;
	xor.b32  	%r1100, %r1099, %r1029;
	add.s32 	%r1101, %r1086, %r1100;
	add.s32 	%r1102, %r1101, 1859775393;
	add.s32 	%r1103, %r1098, 1859775393;
	add.s32 	%r1104, %r1095, 1859775393;
	add.s32 	%r1105, %r1092, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1102, 3;
	shr.b32 	%rhs, %r1102, 29;
	add.u32 	%r1106, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1103, 3;
	shr.b32 	%rhs, %r1103, 29;
	add.u32 	%r1107, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1104, 3;
	shr.b32 	%rhs, %r1104, 29;
	add.u32 	%r1108, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1105, 3;
	shr.b32 	%rhs, %r1105, 29;
	add.u32 	%r1109, %lhs, %rhs;
	}
	xor.b32  	%r1110, %r1109, %r1085;
	xor.b32  	%r1111, %r1110, %r1054;
	add.s32 	%r1112, %r1026, %r1111;
	xor.b32  	%r1113, %r1108, %r1084;
	xor.b32  	%r1114, %r1113, %r1055;
	add.s32 	%r1115, %r1027, %r1114;
	xor.b32  	%r1116, %r1107, %r1083;
	xor.b32  	%r1117, %r1116, %r1056;
	add.s32 	%r1118, %r1028, %r1117;
	xor.b32  	%r1119, %r1106, %r1082;
	xor.b32  	%r1120, %r1119, %r1057;
	add.s32 	%r1121, %r1029, %r1120;
	add.s32 	%r1122, %r1121, 1859775393;
	add.s32 	%r1123, %r1118, 1859775393;
	add.s32 	%r1124, %r1115, 1859775393;
	add.s32 	%r1125, %r1112, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1125, 9;
	shr.b32 	%rhs, %r1125, 23;
	add.u32 	%r1126, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1124, 9;
	shr.b32 	%rhs, %r1124, 23;
	add.u32 	%r1127, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1123, 9;
	shr.b32 	%rhs, %r1123, 23;
	add.u32 	%r1128, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 9;
	shr.b32 	%rhs, %r1122, 23;
	add.u32 	%r1129, %lhs, %rhs;
	}
	add.s32 	%r1130, %r1054, %r1427;
	add.s32 	%r1131, %r1055, %r1427;
	add.s32 	%r1132, %r1056, %r1427;
	add.s32 	%r1133, %r1057, %r1427;
	xor.b32  	%r1134, %r1129, %r1106;
	xor.b32  	%r1135, %r1128, %r1107;
	xor.b32  	%r1136, %r1127, %r1108;
	xor.b32  	%r1137, %r1126, %r1109;
	xor.b32  	%r1138, %r1137, %r1085;
	xor.b32  	%r1139, %r1136, %r1084;
	xor.b32  	%r1140, %r1135, %r1083;
	xor.b32  	%r1141, %r1134, %r1082;
	add.s32 	%r1142, %r1133, %r1141;
	add.s32 	%r1143, %r1132, %r1140;
	add.s32 	%r1144, %r1131, %r1139;
	add.s32 	%r1145, %r1130, %r1138;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1142, 11;
	shr.b32 	%rhs, %r1142, 21;
	add.u32 	%r1146, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1143, 11;
	shr.b32 	%rhs, %r1143, 21;
	add.u32 	%r1147, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 11;
	shr.b32 	%rhs, %r1144, 21;
	add.u32 	%r1148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 11;
	shr.b32 	%rhs, %r1145, 21;
	add.u32 	%r1149, %lhs, %rhs;
	}
	xor.b32  	%r1150, %r1149, %r1126;
	xor.b32  	%r1151, %r1150, %r1109;
	add.s32 	%r1152, %r1085, %r1151;
	xor.b32  	%r1153, %r1148, %r1127;
	xor.b32  	%r1154, %r1153, %r1108;
	add.s32 	%r1155, %r1084, %r1154;
	xor.b32  	%r1156, %r1147, %r1128;
	xor.b32  	%r1157, %r1156, %r1107;
	add.s32 	%r1158, %r1083, %r1157;
	xor.b32  	%r1159, %r1146, %r1129;
	xor.b32  	%r1160, %r1159, %r1106;
	add.s32 	%r1161, %r1082, %r1160;
	add.s32 	%r1162, %r1161, 1859775393;
	add.s32 	%r1163, %r1158, 1859775393;
	add.s32 	%r1164, %r1155, 1859775393;
	add.s32 	%r1165, %r1152, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1165, 15;
	shr.b32 	%rhs, %r1165, 17;
	add.u32 	%r1166, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1164, 15;
	shr.b32 	%rhs, %r1164, 17;
	add.u32 	%r1167, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1163, 15;
	shr.b32 	%rhs, %r1163, 17;
	add.u32 	%r1168, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1162, 15;
	shr.b32 	%rhs, %r1162, 17;
	add.u32 	%r1169, %lhs, %rhs;
	}
	add.s32 	%r1170, %r1109, %r1432;
	add.s32 	%r1171, %r1108, %r1432;
	add.s32 	%r1172, %r1107, %r1432;
	add.s32 	%r1173, %r1106, %r1432;
	xor.b32  	%r1174, %r1169, %r1146;
	xor.b32  	%r1175, %r1168, %r1147;
	xor.b32  	%r1176, %r1167, %r1148;
	xor.b32  	%r1177, %r1166, %r1149;
	xor.b32  	%r1178, %r1177, %r1126;
	xor.b32  	%r1179, %r1176, %r1127;
	xor.b32  	%r1180, %r1175, %r1128;
	xor.b32  	%r1181, %r1174, %r1129;
	add.s32 	%r1182, %r1173, %r1181;
	add.s32 	%r1183, %r1172, %r1180;
	add.s32 	%r1184, %r1171, %r1179;
	add.s32 	%r1185, %r1170, %r1178;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1182, 3;
	shr.b32 	%rhs, %r1182, 29;
	add.u32 	%r1186, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1183, 3;
	shr.b32 	%rhs, %r1183, 29;
	add.u32 	%r1187, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1184, 3;
	shr.b32 	%rhs, %r1184, 29;
	add.u32 	%r1188, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1185, 3;
	shr.b32 	%rhs, %r1185, 29;
	add.u32 	%r1189, %lhs, %rhs;
	}
	xor.b32  	%r1190, %r1189, %r1166;
	xor.b32  	%r1191, %r1190, %r1149;
	add.s32 	%r1192, %r1126, %r1191;
	xor.b32  	%r1193, %r1188, %r1167;
	xor.b32  	%r1194, %r1193, %r1148;
	add.s32 	%r1195, %r1127, %r1194;
	xor.b32  	%r1196, %r1187, %r1168;
	xor.b32  	%r1197, %r1196, %r1147;
	add.s32 	%r1198, %r1128, %r1197;
	xor.b32  	%r1199, %r1186, %r1169;
	xor.b32  	%r1200, %r1199, %r1146;
	add.s32 	%r1201, %r1129, %r1200;
	add.s32 	%r1202, %r1201, 1859775393;
	add.s32 	%r1203, %r1198, 1859775393;
	add.s32 	%r1204, %r1195, 1859775393;
	add.s32 	%r1205, %r1192, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1205, 9;
	shr.b32 	%rhs, %r1205, 23;
	add.u32 	%r1206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1204, 9;
	shr.b32 	%rhs, %r1204, 23;
	add.u32 	%r1207, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1203, 9;
	shr.b32 	%rhs, %r1203, 23;
	add.u32 	%r1208, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 9;
	shr.b32 	%rhs, %r1202, 23;
	add.u32 	%r1209, %lhs, %rhs;
	}
	add.s32 	%r1210, %r1149, %r1428;
	add.s32 	%r1211, %r1148, %r1428;
	add.s32 	%r1212, %r1147, %r1428;
	add.s32 	%r1213, %r1146, %r1428;
	xor.b32  	%r1214, %r1209, %r1186;
	xor.b32  	%r1215, %r1208, %r1187;
	xor.b32  	%r1216, %r1207, %r1188;
	xor.b32  	%r1217, %r1206, %r1189;
	xor.b32  	%r1218, %r1217, %r1166;
	xor.b32  	%r1219, %r1216, %r1167;
	xor.b32  	%r1220, %r1215, %r1168;
	xor.b32  	%r1221, %r1214, %r1169;
	add.s32 	%r1222, %r1213, %r1221;
	add.s32 	%r1223, %r1212, %r1220;
	add.s32 	%r1224, %r1211, %r1219;
	add.s32 	%r1225, %r1210, %r1218;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 11;
	shr.b32 	%rhs, %r1225, 21;
	add.u32 	%r1226, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 11;
	shr.b32 	%rhs, %r1224, 21;
	add.u32 	%r1227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1223, 11;
	shr.b32 	%rhs, %r1223, 21;
	add.u32 	%r1228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1222, 11;
	shr.b32 	%rhs, %r1222, 21;
	add.u32 	%r1229, %lhs, %rhs;
	}
	add.s32 	%r1230, %r1166, %r1429;
	add.s32 	%r1231, %r1167, %r1429;
	add.s32 	%r1232, %r1168, %r1429;
	add.s32 	%r1233, %r1169, %r1429;
	xor.b32  	%r1234, %r1229, %r1209;
	xor.b32  	%r1235, %r1228, %r1208;
	xor.b32  	%r1236, %r1227, %r1207;
	xor.b32  	%r1237, %r1226, %r1206;
	xor.b32  	%r1238, %r1237, %r1189;
	xor.b32  	%r1239, %r1236, %r1188;
	xor.b32  	%r1240, %r1235, %r1187;
	xor.b32  	%r1241, %r1234, %r1186;
	add.s32 	%r1242, %r1233, %r1241;
	add.s32 	%r1243, %r1232, %r1240;
	add.s32 	%r1244, %r1231, %r1239;
	add.s32 	%r1245, %r1230, %r1238;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 15;
	shr.b32 	%rhs, %r1245, 17;
	add.u32 	%r1246, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 15;
	shr.b32 	%rhs, %r1244, 17;
	add.u32 	%r1247, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1243, 15;
	shr.b32 	%rhs, %r1243, 17;
	add.u32 	%r1248, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1242, 15;
	shr.b32 	%rhs, %r1242, 17;
	add.u32 	%r1249, %lhs, %rhs;
	}
	add.s32 	%r1250, %r1189, %r1433;
	add.s32 	%r1251, %r1188, %r1433;
	add.s32 	%r1252, %r1187, %r1433;
	add.s32 	%r1253, %r1186, %r1433;
	xor.b32  	%r1254, %r1249, %r1229;
	xor.b32  	%r1255, %r1248, %r1228;
	xor.b32  	%r1256, %r1247, %r1227;
	xor.b32  	%r1257, %r1246, %r1226;
	xor.b32  	%r1258, %r1257, %r1206;
	xor.b32  	%r1259, %r1256, %r1207;
	xor.b32  	%r1260, %r1255, %r1208;
	xor.b32  	%r1261, %r1254, %r1209;
	add.s32 	%r1262, %r1253, %r1261;
	add.s32 	%r1263, %r1252, %r1260;
	add.s32 	%r1264, %r1251, %r1259;
	add.s32 	%r1265, %r1250, %r1258;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1262, 3;
	shr.b32 	%rhs, %r1262, 29;
	add.u32 	%r1266, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1263, 3;
	shr.b32 	%rhs, %r1263, 29;
	add.u32 	%r1267, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1264, 3;
	shr.b32 	%rhs, %r1264, 29;
	add.u32 	%r1268, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 3;
	shr.b32 	%rhs, %r1265, 29;
	add.u32 	%r1269, %lhs, %rhs;
	}
	xor.b32  	%r1270, %r1269, %r1246;
	xor.b32  	%r1271, %r1270, %r1226;
	add.s32 	%r1272, %r1206, %r1271;
	xor.b32  	%r1273, %r1268, %r1247;
	xor.b32  	%r1274, %r1273, %r1227;
	add.s32 	%r1275, %r1207, %r1274;
	xor.b32  	%r1276, %r1267, %r1248;
	xor.b32  	%r1277, %r1276, %r1228;
	add.s32 	%r1278, %r1208, %r1277;
	xor.b32  	%r1279, %r1266, %r1249;
	xor.b32  	%r1280, %r1279, %r1229;
	add.s32 	%r1281, %r1209, %r1280;
	add.s32 	%r1282, %r1281, 1859775393;
	add.s32 	%r1283, %r1278, 1859775393;
	add.s32 	%r1284, %r1275, 1859775393;
	add.s32 	%r1285, %r1272, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 9;
	shr.b32 	%rhs, %r1285, 23;
	add.u32 	%r1286, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1284, 9;
	shr.b32 	%rhs, %r1284, 23;
	add.u32 	%r1287, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1283, 9;
	shr.b32 	%rhs, %r1283, 23;
	add.u32 	%r1288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1282, 9;
	shr.b32 	%rhs, %r1282, 23;
	add.u32 	%r1289, %lhs, %rhs;
	}
	add.s32 	%r1290, %r1226, %r1430;
	add.s32 	%r1291, %r1227, %r1430;
	add.s32 	%r1292, %r1228, %r1430;
	add.s32 	%r1293, %r1229, %r1430;
	xor.b32  	%r1294, %r1289, %r1266;
	xor.b32  	%r1295, %r1288, %r1267;
	xor.b32  	%r1296, %r1287, %r1268;
	xor.b32  	%r1297, %r1286, %r1269;
	xor.b32  	%r1298, %r1297, %r1246;
	xor.b32  	%r1299, %r1296, %r1247;
	xor.b32  	%r1300, %r1295, %r1248;
	xor.b32  	%r1301, %r1294, %r1249;
	add.s32 	%r1302, %r1293, %r1301;
	add.s32 	%r1303, %r1292, %r1300;
	add.s32 	%r1304, %r1291, %r1299;
	add.s32 	%r1305, %r1290, %r1298;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1302, 11;
	shr.b32 	%rhs, %r1302, 21;
	add.u32 	%r1306, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1303, 11;
	shr.b32 	%rhs, %r1303, 21;
	add.u32 	%r1307, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 11;
	shr.b32 	%rhs, %r1304, 21;
	add.u32 	%r1308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 11;
	shr.b32 	%rhs, %r1305, 21;
	add.u32 	%r1309, %lhs, %rhs;
	}
	xor.b32  	%r1310, %r1309, %r1286;
	xor.b32  	%r1311, %r1310, %r1269;
	add.s32 	%r1312, %r1246, %r1311;
	xor.b32  	%r1313, %r1308, %r1287;
	xor.b32  	%r1314, %r1313, %r1268;
	add.s32 	%r1315, %r1247, %r1314;
	xor.b32  	%r1316, %r1307, %r1288;
	xor.b32  	%r1317, %r1316, %r1267;
	add.s32 	%r1318, %r1248, %r1317;
	xor.b32  	%r1319, %r1306, %r1289;
	xor.b32  	%r1320, %r1319, %r1266;
	add.s32 	%r1321, %r1249, %r1320;
	add.s32 	%r1322, %r1321, 1859775393;
	add.s32 	%r1323, %r1318, 1859775393;
	add.s32 	%r1324, %r1315, 1859775393;
	add.s32 	%r1325, %r1312, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 15;
	shr.b32 	%rhs, %r1325, 17;
	add.u32 	%r1326, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1324, 15;
	shr.b32 	%rhs, %r1324, 17;
	add.u32 	%r1327, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1323, 15;
	shr.b32 	%rhs, %r1323, 17;
	add.u32 	%r1328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1322, 15;
	shr.b32 	%rhs, %r1322, 17;
	add.u32 	%r1329, %lhs, %rhs;
	}
	add.s32 	%r1330, %r1269, %r1434;
	add.s32 	%r1331, %r1268, %r1434;
	add.s32 	%r1332, %r1267, %r1434;
	add.s32 	%r1333, %r1266, %r1434;
	xor.b32  	%r1334, %r1329, %r1306;
	xor.b32  	%r1335, %r1328, %r1307;
	xor.b32  	%r1336, %r1327, %r1308;
	xor.b32  	%r1337, %r1326, %r1309;
	xor.b32  	%r1338, %r1337, %r1286;
	xor.b32  	%r1339, %r1336, %r1287;
	xor.b32  	%r1340, %r1335, %r1288;
	xor.b32  	%r1341, %r1334, %r1289;
	add.s32 	%r1342, %r1333, %r1341;
	add.s32 	%r1343, %r1332, %r1340;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1343, 3;
	shr.b32 	%rhs, %r1343, 29;
	add.u32 	%r167, %lhs, %rhs;
	}
	add.s32 	%r1344, %r1331, %r1339;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 3;
	shr.b32 	%rhs, %r1344, 29;
	add.u32 	%r168, %lhs, %rhs;
	}
	add.s32 	%r1345, %r1330, %r1338;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1345, 3;
	shr.b32 	%rhs, %r1345, 29;
	add.u32 	%r169, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1342, 3;
	shr.b32 	%rhs, %r1342, 29;
	add.u32 	%r1346, %lhs, %rhs;
	}
	xor.b32  	%r1347, %r169, %r1326;
	xor.b32  	%r1348, %r1347, %r1309;
	add.s32 	%r1349, %r1286, %r1348;
	xor.b32  	%r1350, %r168, %r1327;
	xor.b32  	%r1351, %r1350, %r1308;
	add.s32 	%r1352, %r1287, %r1351;
	xor.b32  	%r1353, %r167, %r1328;
	xor.b32  	%r1354, %r1353, %r1307;
	add.s32 	%r1355, %r1288, %r1354;
	xor.b32  	%r1356, %r1346, %r1329;
	xor.b32  	%r1357, %r1356, %r1306;
	add.s32 	%r1358, %r1289, %r1357;
	add.s32 	%r1359, %r1358, 1859775393;
	add.s32 	%r1360, %r1355, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1360, 9;
	shr.b32 	%rhs, %r1360, 23;
	add.u32 	%r170, %lhs, %rhs;
	}
	add.s32 	%r1361, %r1352, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1361, 9;
	shr.b32 	%rhs, %r1361, 23;
	add.u32 	%r171, %lhs, %rhs;
	}
	add.s32 	%r1362, %r1349, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1362, 9;
	shr.b32 	%rhs, %r1362, 23;
	add.u32 	%r172, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1359, 9;
	shr.b32 	%rhs, %r1359, 23;
	add.u32 	%r1363, %lhs, %rhs;
	}
	add.s32 	%r1364, %r1309, %r1431;
	add.s32 	%r1365, %r1308, %r1431;
	add.s32 	%r1366, %r1307, %r1431;
	add.s32 	%r1367, %r1306, %r1431;
	xor.b32  	%r1368, %r1363, %r1346;
	xor.b32  	%r1369, %r170, %r167;
	xor.b32  	%r1370, %r171, %r168;
	xor.b32  	%r1371, %r172, %r169;
	xor.b32  	%r1372, %r1371, %r1326;
	xor.b32  	%r1373, %r1370, %r1327;
	xor.b32  	%r1374, %r1369, %r1328;
	xor.b32  	%r1375, %r1368, %r1329;
	add.s32 	%r1376, %r1367, %r1375;
	add.s32 	%r1377, %r1366, %r1374;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1377, 11;
	shr.b32 	%rhs, %r1377, 21;
	add.u32 	%r173, %lhs, %rhs;
	}
	add.s32 	%r1378, %r1365, %r1373;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1378, 11;
	shr.b32 	%rhs, %r1378, 21;
	add.u32 	%r174, %lhs, %rhs;
	}
	add.s32 	%r1379, %r1364, %r1372;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1379, 11;
	shr.b32 	%rhs, %r1379, 21;
	add.u32 	%r175, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1376, 11;
	shr.b32 	%rhs, %r1376, 21;
	add.u32 	%r1380, %lhs, %rhs;
	}
	xor.b32  	%r1381, %r175, %r172;
	xor.b32  	%r1382, %r1381, %r169;
	add.s32 	%r1383, %r1326, %r1382;
	xor.b32  	%r1384, %r174, %r171;
	xor.b32  	%r1385, %r1384, %r168;
	add.s32 	%r1386, %r1327, %r1385;
	xor.b32  	%r1387, %r173, %r170;
	xor.b32  	%r1388, %r1387, %r167;
	add.s32 	%r1389, %r1328, %r1388;
	xor.b32  	%r1390, %r1380, %r1363;
	xor.b32  	%r1391, %r1390, %r1346;
	add.s32 	%r1392, %r1329, %r1391;
	add.s32 	%r1393, %r1392, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1393, 15;
	shr.b32 	%rhs, %r1393, 17;
	add.u32 	%r1394, %lhs, %rhs;
	}
	add.s32 	%r1395, %r1389, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1395, 15;
	shr.b32 	%rhs, %r1395, 17;
	add.u32 	%r176, %lhs, %rhs;
	}
	add.s32 	%r1396, %r1386, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1396, 15;
	shr.b32 	%rhs, %r1396, 17;
	add.u32 	%r177, %lhs, %rhs;
	}
	add.s32 	%r1397, %r1383, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1397, 15;
	shr.b32 	%rhs, %r1397, 17;
	add.u32 	%r178, %lhs, %rhs;
	}
	setp.eq.s32	%p24, %r1346, %r5;
	setp.eq.s32	%p25, %r1363, %r4;
	and.pred  	%p26, %p24, %p25;
	setp.eq.s32	%p27, %r1380, %r3;
	and.pred  	%p28, %p26, %p27;
	setp.eq.s32	%p29, %r1394, %r2;
	and.pred  	%p30, %p28, %p29;
	@!%p30 bra 	BB5_11;
	bra.uni 	BB5_7;

BB5_7:
	mul.wide.u32 	%rd13, %r190, 4;
	add.s64 	%rd14, %rd5, %rd13;
	atom.global.add.u32 	%r1398, [%rd14], 1;
	setp.ne.s32	%p31, %r1398, 0;
	@%p31 bra 	BB5_11;

	atom.global.add.u32 	%r179, [%rd6], 1;
	setp.lt.u32	%p32, %r179, %r189;
	@%p32 bra 	BB5_10;
	bra.uni 	BB5_9;

BB5_10:
	mul.wide.u32 	%rd15, %r179, 20;
	add.s64 	%rd16, %rd3, %rd15;
	st.global.u32 	[%rd16], %r187;
	mov.u32 	%r1400, 0;
	st.global.u32 	[%rd16+4], %r1400;
	st.global.u32 	[%rd16+8], %r190;
	st.global.u32 	[%rd16+12], %r1;
	st.global.u32 	[%rd16+16], %r1435;
	bra.uni 	BB5_11;

BB5_9:
	atom.global.add.u32 	%r1399, [%rd6], -1;

BB5_11:
	setp.eq.s32	%p33, %r167, %r5;
	setp.eq.s32	%p34, %r170, %r4;
	and.pred  	%p35, %p33, %p34;
	setp.eq.s32	%p36, %r173, %r3;
	and.pred  	%p37, %p35, %p36;
	setp.eq.s32	%p38, %r176, %r2;
	and.pred  	%p39, %p37, %p38;
	add.s32 	%r180, %r1435, 1;
	setp.lt.u32	%p40, %r180, %r188;
	and.pred  	%p41, %p39, %p40;
	@!%p41 bra 	BB5_16;
	bra.uni 	BB5_12;

BB5_12:
	mul.wide.u32 	%rd17, %r190, 4;
	add.s64 	%rd18, %rd5, %rd17;
	atom.global.add.u32 	%r1401, [%rd18], 1;
	setp.ne.s32	%p42, %r1401, 0;
	@%p42 bra 	BB5_16;

	atom.global.add.u32 	%r181, [%rd6], 1;
	setp.lt.u32	%p43, %r181, %r189;
	@%p43 bra 	BB5_15;
	bra.uni 	BB5_14;

BB5_15:
	mul.wide.u32 	%rd19, %r181, 20;
	add.s64 	%rd20, %rd3, %rd19;
	st.global.u32 	[%rd20], %r187;
	mov.u32 	%r1403, 0;
	st.global.u32 	[%rd20+4], %r1403;
	st.global.u32 	[%rd20+8], %r190;
	st.global.u32 	[%rd20+12], %r1;
	add.s32 	%r1410, %r1435, 1;
	st.global.u32 	[%rd20+16], %r1410;
	bra.uni 	BB5_16;

BB5_14:
	atom.global.add.u32 	%r1402, [%rd6], -1;

BB5_16:
	setp.eq.s32	%p44, %r168, %r5;
	setp.eq.s32	%p45, %r171, %r4;
	and.pred  	%p46, %p44, %p45;
	setp.eq.s32	%p47, %r174, %r3;
	and.pred  	%p48, %p46, %p47;
	setp.eq.s32	%p49, %r177, %r2;
	and.pred  	%p50, %p48, %p49;
	add.s32 	%r182, %r1435, 2;
	setp.lt.u32	%p51, %r182, %r188;
	and.pred  	%p52, %p50, %p51;
	@!%p52 bra 	BB5_21;
	bra.uni 	BB5_17;

BB5_17:
	mul.wide.u32 	%rd21, %r190, 4;
	add.s64 	%rd22, %rd5, %rd21;
	atom.global.add.u32 	%r1404, [%rd22], 1;
	setp.ne.s32	%p53, %r1404, 0;
	@%p53 bra 	BB5_21;

	atom.global.add.u32 	%r183, [%rd6], 1;
	setp.lt.u32	%p54, %r183, %r189;
	@%p54 bra 	BB5_20;
	bra.uni 	BB5_19;

BB5_20:
	mul.wide.u32 	%rd23, %r183, 20;
	add.s64 	%rd24, %rd3, %rd23;
	st.global.u32 	[%rd24], %r187;
	mov.u32 	%r1406, 0;
	st.global.u32 	[%rd24+4], %r1406;
	st.global.u32 	[%rd24+8], %r190;
	st.global.u32 	[%rd24+12], %r1;
	add.s32 	%r1411, %r1435, 2;
	st.global.u32 	[%rd24+16], %r1411;
	bra.uni 	BB5_21;

BB5_19:
	atom.global.add.u32 	%r1405, [%rd6], -1;

BB5_21:
	setp.eq.s32	%p55, %r169, %r5;
	setp.eq.s32	%p56, %r172, %r4;
	and.pred  	%p57, %p55, %p56;
	setp.eq.s32	%p58, %r175, %r3;
	and.pred  	%p59, %p57, %p58;
	setp.eq.s32	%p60, %r178, %r2;
	and.pred  	%p61, %p59, %p60;
	add.s32 	%r184, %r1435, 3;
	setp.lt.u32	%p62, %r184, %r188;
	and.pred  	%p63, %p61, %p62;
	@!%p63 bra 	BB5_26;
	bra.uni 	BB5_22;

BB5_22:
	mul.wide.u32 	%rd25, %r190, 4;
	add.s64 	%rd26, %rd5, %rd25;
	atom.global.add.u32 	%r1407, [%rd26], 1;
	setp.ne.s32	%p64, %r1407, 0;
	@%p64 bra 	BB5_26;

	atom.global.add.u32 	%r185, [%rd6], 1;
	setp.lt.u32	%p65, %r185, %r189;
	@%p65 bra 	BB5_25;
	bra.uni 	BB5_24;

BB5_25:
	mul.wide.u32 	%rd27, %r185, 20;
	add.s64 	%rd28, %rd3, %rd27;
	st.global.u32 	[%rd28], %r187;
	mov.u32 	%r1409, 0;
	st.global.u32 	[%rd28+4], %r1409;
	st.global.u32 	[%rd28+8], %r190;
	st.global.u32 	[%rd28+12], %r1;
	add.s32 	%r1412, %r1435, 3;
	st.global.u32 	[%rd28+16], %r1412;
	bra.uni 	BB5_26;

BB5_24:
	atom.global.add.u32 	%r1408, [%rd6], -1;

BB5_26:
	add.s32 	%r1435, %r1435, 4;
	setp.lt.u32	%p66, %r1435, %r188;
	@%p66 bra 	BB5_3;

BB5_27:
	ret;
}

	// .globl	m00900_s16
.entry m00900_s16(
	.param .u64 .ptr .global .align 4 m00900_s16_param_0,
	.param .u64 .ptr .global .align 4 m00900_s16_param_1,
	.param .u64 .ptr .global .align 4 m00900_s16_param_2,
	.param .u64 .ptr .global .align 16 m00900_s16_param_3,
	.param .u64 .ptr .global .align 1 m00900_s16_param_4,
	.param .u64 .ptr .global .align 1 m00900_s16_param_5,
	.param .u64 .ptr .global .align 4 m00900_s16_param_6,
	.param .u64 .ptr .global .align 4 m00900_s16_param_7,
	.param .u64 .ptr .global .align 4 m00900_s16_param_8,
	.param .u64 .ptr .global .align 4 m00900_s16_param_9,
	.param .u64 .ptr .global .align 4 m00900_s16_param_10,
	.param .u64 .ptr .global .align 4 m00900_s16_param_11,
	.param .u64 .ptr .global .align 4 m00900_s16_param_12,
	.param .u64 .ptr .global .align 4 m00900_s16_param_13,
	.param .u64 .ptr .global .align 4 m00900_s16_param_14,
	.param .u64 .ptr .global .align 4 m00900_s16_param_15,
	.param .u64 .ptr .global .align 4 m00900_s16_param_16,
	.param .u64 .ptr .global .align 4 m00900_s16_param_17,
	.param .u64 .ptr .global .align 1 m00900_s16_param_18,
	.param .u64 .ptr .global .align 4 m00900_s16_param_19,
	.param .u64 .ptr .global .align 4 m00900_s16_param_20,
	.param .u64 .ptr .global .align 4 m00900_s16_param_21,
	.param .u64 .ptr .global .align 4 m00900_s16_param_22,
	.param .u64 .ptr .global .align 4 m00900_s16_param_23,
	.param .u32 m00900_s16_param_24,
	.param .u32 m00900_s16_param_25,
	.param .u32 m00900_s16_param_26,
	.param .u32 m00900_s16_param_27,
	.param .u32 m00900_s16_param_28,
	.param .u32 m00900_s16_param_29,
	.param .u32 m00900_s16_param_30,
	.param .u32 m00900_s16_param_31,
	.param .u32 m00900_s16_param_32,
	.param .u32 m00900_s16_param_33,
	.param .u32 m00900_s16_param_34
)
{
	.reg .pred 	%p<67>;
	.reg .b32 	%r<1569>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd1, [m00900_s16_param_0];
	ld.param.u64 	%rd3, [m00900_s16_param_14];
	ld.param.u64 	%rd4, [m00900_s16_param_15];
	ld.param.u64 	%rd5, [m00900_s16_param_16];
	ld.param.u64 	%rd6, [m00900_s16_param_19];
	ld.param.u32 	%r271, [m00900_s16_param_27];
	ld.param.u32 	%r272, [m00900_s16_param_30];
	ld.param.u32 	%r273, [m00900_s16_param_31];
	ld.param.u32 	%r274, [m00900_s16_param_32];
	ld.param.u32 	%r275, [m00900_s16_param_34];
	mov.b32	%r276, %envreg3;
	mov.u32 	%r277, %ctaid.x;
	mov.u32 	%r278, %ntid.x;
	mad.lo.s32 	%r279, %r277, %r278, %r276;
	mov.u32 	%r280, %tid.x;
	add.s32 	%r1, %r279, %r280;
	setp.ge.u32	%p1, %r1, %r275;
	@%p1 bra 	BB6_27;

	mul.wide.u32 	%rd7, %r274, 16;
	add.s64 	%rd8, %rd4, %rd7;
	ldu.global.u32 	%r2, [%rd8+4];
	ldu.global.u32 	%r3, [%rd8+8];
	ldu.global.u32 	%r4, [%rd8+12];
	ldu.global.u32 	%r5, [%rd8];
	setp.eq.s32	%p2, %r272, 0;
	@%p2 bra 	BB6_27;

	mul.wide.u32 	%rd9, %r1, 80;
	add.s64 	%rd10, %rd1, %rd9;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r2, 17;
	shr.b32 	%rhs, %r2, 15;
	add.u32 	%r282, %lhs, %rhs;
	}
	xor.b32  	%r283, %r3, %r4;
	xor.b32  	%r284, %r283, %r5;
	ld.global.u32 	%r93, [%rd10+60];
	mov.u32 	%r285, -1859775393;
	sub.s32 	%r286, %r285, %r93;
	sub.s32 	%r287, %r286, %r284;
	add.s32 	%r288, %r287, %r282;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r3, 21;
	shr.b32 	%rhs, %r3, 11;
	add.u32 	%r289, %lhs, %rhs;
	}
	xor.b32  	%r290, %r5, %r4;
	xor.b32  	%r291, %r290, %r288;
	ld.global.u32 	%r61, [%rd10+28];
	sub.s32 	%r292, %r285, %r61;
	add.s32 	%r293, %r292, %r289;
	sub.s32 	%r294, %r293, %r291;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r4, 23;
	shr.b32 	%rhs, %r4, 9;
	add.u32 	%r295, %lhs, %rhs;
	}
	xor.b32  	%r296, %r288, %r5;
	xor.b32  	%r297, %r296, %r294;
	ld.global.u32 	%r77, [%rd10+44];
	sub.s32 	%r298, %r285, %r77;
	add.s32 	%r299, %r298, %r295;
	sub.s32 	%r300, %r299, %r297;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r5, 29;
	shr.b32 	%rhs, %r5, 3;
	add.u32 	%r301, %lhs, %rhs;
	}
	xor.b32  	%r302, %r294, %r288;
	xor.b32  	%r303, %r302, %r300;
	ld.global.u32 	%r304, [%rd10+12];
	sub.s32 	%r305, %r285, %r304;
	add.s32 	%r306, %r305, %r301;
	sub.s32 	%r307, %r306, %r303;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r288, 17;
	shr.b32 	%rhs, %r288, 15;
	add.u32 	%r308, %lhs, %rhs;
	}
	xor.b32  	%r309, %r300, %r294;
	xor.b32  	%r310, %r309, %r307;
	ld.global.u32 	%r85, [%rd10+52];
	sub.s32 	%r311, %r285, %r85;
	add.s32 	%r312, %r311, %r308;
	sub.s32 	%r313, %r312, %r310;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r294, 21;
	shr.b32 	%rhs, %r294, 11;
	add.u32 	%r314, %lhs, %rhs;
	}
	xor.b32  	%r315, %r307, %r300;
	xor.b32  	%r316, %r315, %r313;
	ld.global.u32 	%r53, [%rd10+20];
	sub.s32 	%r317, %r285, %r53;
	add.s32 	%r318, %r317, %r314;
	sub.s32 	%r319, %r318, %r316;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r300, 23;
	shr.b32 	%rhs, %r300, 9;
	add.u32 	%r320, %lhs, %rhs;
	}
	xor.b32  	%r321, %r313, %r307;
	xor.b32  	%r322, %r321, %r319;
	ld.global.u32 	%r69, [%rd10+36];
	sub.s32 	%r323, %r285, %r69;
	add.s32 	%r324, %r323, %r320;
	sub.s32 	%r325, %r324, %r322;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r307, 29;
	shr.b32 	%rhs, %r307, 3;
	add.u32 	%r326, %lhs, %rhs;
	}
	xor.b32  	%r327, %r319, %r313;
	xor.b32  	%r328, %r327, %r325;
	ld.global.u32 	%r329, [%rd10+4];
	sub.s32 	%r330, %r285, %r329;
	add.s32 	%r331, %r330, %r326;
	sub.s32 	%r332, %r331, %r328;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r313, 17;
	shr.b32 	%rhs, %r313, 15;
	add.u32 	%r333, %lhs, %rhs;
	}
	xor.b32  	%r334, %r325, %r319;
	xor.b32  	%r335, %r334, %r332;
	ld.global.u32 	%r89, [%rd10+56];
	sub.s32 	%r336, %r285, %r89;
	add.s32 	%r337, %r336, %r333;
	sub.s32 	%r338, %r337, %r335;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r319, 21;
	shr.b32 	%rhs, %r319, 11;
	add.u32 	%r339, %lhs, %rhs;
	}
	xor.b32  	%r340, %r332, %r325;
	xor.b32  	%r341, %r340, %r338;
	ld.global.u32 	%r57, [%rd10+24];
	sub.s32 	%r342, %r285, %r57;
	add.s32 	%r343, %r342, %r339;
	sub.s32 	%r344, %r343, %r341;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r325, 23;
	shr.b32 	%rhs, %r325, 9;
	add.u32 	%r345, %lhs, %rhs;
	}
	xor.b32  	%r346, %r338, %r332;
	xor.b32  	%r347, %r346, %r344;
	ld.global.u32 	%r73, [%rd10+40];
	sub.s32 	%r348, %r285, %r73;
	add.s32 	%r349, %r348, %r345;
	sub.s32 	%r350, %r349, %r347;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r332, 29;
	shr.b32 	%rhs, %r332, 3;
	add.u32 	%r351, %lhs, %rhs;
	}
	xor.b32  	%r352, %r344, %r338;
	xor.b32  	%r353, %r352, %r350;
	ld.global.u32 	%r354, [%rd10+8];
	sub.s32 	%r355, %r285, %r354;
	add.s32 	%r356, %r355, %r351;
	sub.s32 	%r357, %r356, %r353;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r338, 17;
	shr.b32 	%rhs, %r338, 15;
	add.u32 	%r358, %lhs, %rhs;
	}
	xor.b32  	%r359, %r350, %r344;
	xor.b32  	%r360, %r359, %r357;
	ld.global.u32 	%r81, [%rd10+48];
	sub.s32 	%r361, %r285, %r81;
	add.s32 	%r362, %r361, %r358;
	sub.s32 	%r363, %r362, %r360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r344, 21;
	shr.b32 	%rhs, %r344, 11;
	add.u32 	%r364, %lhs, %rhs;
	}
	xor.b32  	%r365, %r357, %r350;
	xor.b32  	%r366, %r365, %r363;
	ld.global.u32 	%r49, [%rd10+16];
	sub.s32 	%r367, %r285, %r49;
	add.s32 	%r368, %r367, %r364;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r350, 23;
	shr.b32 	%rhs, %r350, 9;
	add.u32 	%r369, %lhs, %rhs;
	}
	xor.b32  	%r370, %r363, %r357;
	sub.s32 	%r26, %r368, %r366;
	xor.b32  	%r371, %r370, %r26;
	ld.global.u32 	%r65, [%rd10+32];
	sub.s32 	%r372, %r285, %r65;
	add.s32 	%r373, %r372, %r369;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r357, 29;
	shr.b32 	%rhs, %r357, 3;
	add.u32 	%r374, %lhs, %rhs;
	}
	xor.b32  	%r375, %r26, %r363;
	sub.s32 	%r30, %r373, %r371;
	xor.b32  	%r376, %r375, %r30;
	add.s32 	%r377, %r374, -1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r363, 19;
	shr.b32 	%rhs, %r363, 13;
	add.u32 	%r378, %lhs, %rhs;
	}
	mov.u32 	%r379, -1518500249;
	sub.s32 	%r380, %r379, %r93;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r26, 23;
	shr.b32 	%rhs, %r26, 9;
	add.u32 	%r381, %lhs, %rhs;
	}
	sub.s32 	%r382, %r379, %r77;
	ld.global.u32 	%r9, [%rd10];
	sub.s32 	%r10, %r377, %r376;
	add.s32 	%r14, %r380, %r378;
	add.s32 	%r18, %r382, %r381;
	and.b32  	%r22, %r30, %r26;
	mov.u32 	%r1568, 0;

BB6_3:
	add.s32 	%r1547, %r354, 1518500249;
	add.s32 	%r1546, %r329, 1518500249;
	add.s32 	%r1545, %r304, -271733879;
	add.s32 	%r1544, %r354, -1732584194;
	add.s32 	%r1543, %r329, 271733878;
	add.s32 	%r1542, %r73, 1518500249;
	add.s32 	%r1541, %r57, 1518500249;
	add.s32 	%r1540, %r85, 1518500249;
	add.s32 	%r1539, %r69, 1518500249;
	add.s32 	%r1538, %r53, 1518500249;
	add.s32 	%r1537, %r81, 1518500249;
	add.s32 	%r1536, %r65, 1518500249;
	add.s32 	%r1535, %r49, 1518500249;
	ld.param.u64 	%rd29, [m00900_s16_param_3];
	shr.u32 	%r383, %r1568, 2;
	mul.wide.u32 	%rd11, %r383, 16;
	add.s64 	%rd12, %rd29, %rd11;
	ld.global.v4.u32 	{%r384, %r385, %r386, %r387}, [%rd12];
	or.b32  	%r218, %r9, %r387;
	or.b32  	%r217, %r9, %r386;
	or.b32  	%r216, %r9, %r385;
	or.b32  	%r215, %r9, %r384;
	sub.s32 	%r219, %r10, %r215;
	sub.s32 	%r220, %r10, %r216;
	sub.s32 	%r221, %r10, %r217;
	sub.s32 	%r222, %r10, %r218;
	and.b32  	%r392, %r26, %r222;
	and.b32  	%r393, %r26, %r221;
	and.b32  	%r394, %r26, %r220;
	and.b32  	%r395, %r26, %r219;
	or.b32  	%r396, %r22, %r395;
	or.b32  	%r397, %r22, %r394;
	or.b32  	%r398, %r22, %r393;
	or.b32  	%r399, %r22, %r392;
	and.b32  	%r400, %r30, %r219;
	and.b32  	%r401, %r30, %r220;
	and.b32  	%r402, %r30, %r221;
	and.b32  	%r403, %r30, %r222;
	or.b32  	%r404, %r399, %r403;
	or.b32  	%r405, %r398, %r402;
	or.b32  	%r406, %r397, %r401;
	or.b32  	%r407, %r396, %r400;
	sub.s32 	%r223, %r14, %r407;
	sub.s32 	%r224, %r14, %r406;
	sub.s32 	%r225, %r14, %r405;
	sub.s32 	%r226, %r14, %r404;
	and.b32  	%r408, %r30, %r226;
	and.b32  	%r409, %r30, %r225;
	and.b32  	%r410, %r30, %r224;
	and.b32  	%r411, %r30, %r223;
	or.b32  	%r412, %r400, %r411;
	or.b32  	%r413, %r401, %r410;
	or.b32  	%r414, %r402, %r409;
	or.b32  	%r415, %r403, %r408;
	and.b32  	%r416, %r219, %r223;
	and.b32  	%r417, %r220, %r224;
	and.b32  	%r418, %r221, %r225;
	and.b32  	%r419, %r222, %r226;
	or.b32  	%r420, %r415, %r419;
	or.b32  	%r421, %r414, %r418;
	or.b32  	%r422, %r413, %r417;
	or.b32  	%r423, %r412, %r416;
	add.s32 	%r424, %r215, -1;
	add.s32 	%r425, %r216, -1;
	add.s32 	%r426, %r217, -1;
	add.s32 	%r427, %r218, -1;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r427, 3;
	shr.b32 	%rhs, %r427, 29;
	add.u32 	%r428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r426, 3;
	shr.b32 	%rhs, %r426, 29;
	add.u32 	%r429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r425, 3;
	shr.b32 	%rhs, %r425, 29;
	add.u32 	%r430, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r424, 3;
	shr.b32 	%rhs, %r424, 29;
	add.u32 	%r431, %lhs, %rhs;
	}
	and.b32  	%r432, %r431, 2004318071;
	and.b32  	%r433, %r430, 2004318071;
	and.b32  	%r434, %r429, 2004318071;
	and.b32  	%r435, %r428, 2004318071;
	xor.b32  	%r436, %r435, -1732584194;
	xor.b32  	%r437, %r434, -1732584194;
	xor.b32  	%r438, %r433, -1732584194;
	xor.b32  	%r439, %r432, -1732584194;
	add.s32 	%r440, %r1543, %r439;
	add.s32 	%r441, %r1543, %r438;
	add.s32 	%r442, %r1543, %r437;
	add.s32 	%r443, %r1543, %r436;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r443, 7;
	shr.b32 	%rhs, %r443, 25;
	add.u32 	%r444, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r442, 7;
	shr.b32 	%rhs, %r442, 25;
	add.u32 	%r445, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r441, 7;
	shr.b32 	%rhs, %r441, 25;
	add.u32 	%r446, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r440, 7;
	shr.b32 	%rhs, %r440, 25;
	add.u32 	%r447, %lhs, %rhs;
	}
	xor.b32  	%r448, %r428, -271733879;
	xor.b32  	%r449, %r429, -271733879;
	xor.b32  	%r450, %r430, -271733879;
	xor.b32  	%r451, %r431, -271733879;
	and.b32  	%r452, %r451, %r447;
	and.b32  	%r453, %r450, %r446;
	and.b32  	%r454, %r449, %r445;
	and.b32  	%r455, %r448, %r444;
	xor.b32  	%r456, %r455, -271733879;
	xor.b32  	%r457, %r454, -271733879;
	xor.b32  	%r458, %r453, -271733879;
	xor.b32  	%r459, %r452, -271733879;
	add.s32 	%r460, %r1544, %r459;
	add.s32 	%r461, %r1544, %r458;
	add.s32 	%r462, %r1544, %r457;
	add.s32 	%r463, %r1544, %r456;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r463, 11;
	shr.b32 	%rhs, %r463, 21;
	add.u32 	%r464, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r462, 11;
	shr.b32 	%rhs, %r462, 21;
	add.u32 	%r465, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r461, 11;
	shr.b32 	%rhs, %r461, 21;
	add.u32 	%r466, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r460, 11;
	shr.b32 	%rhs, %r460, 21;
	add.u32 	%r467, %lhs, %rhs;
	}
	xor.b32  	%r468, %r428, %r444;
	xor.b32  	%r469, %r429, %r445;
	xor.b32  	%r470, %r430, %r446;
	xor.b32  	%r471, %r431, %r447;
	and.b32  	%r472, %r471, %r467;
	and.b32  	%r473, %r470, %r466;
	and.b32  	%r474, %r469, %r465;
	and.b32  	%r475, %r468, %r464;
	xor.b32  	%r476, %r475, %r428;
	xor.b32  	%r477, %r474, %r429;
	xor.b32  	%r478, %r473, %r430;
	xor.b32  	%r479, %r472, %r431;
	add.s32 	%r480, %r1545, %r479;
	add.s32 	%r481, %r1545, %r478;
	add.s32 	%r482, %r1545, %r477;
	add.s32 	%r483, %r1545, %r476;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r483, 19;
	shr.b32 	%rhs, %r483, 13;
	add.u32 	%r484, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r482, 19;
	shr.b32 	%rhs, %r482, 13;
	add.u32 	%r485, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r481, 19;
	shr.b32 	%rhs, %r481, 13;
	add.u32 	%r486, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r480, 19;
	shr.b32 	%rhs, %r480, 13;
	add.u32 	%r487, %lhs, %rhs;
	}
	add.s32 	%r488, %r428, %r49;
	add.s32 	%r489, %r429, %r49;
	add.s32 	%r490, %r430, %r49;
	add.s32 	%r491, %r431, %r49;
	xor.b32  	%r492, %r444, %r464;
	xor.b32  	%r493, %r445, %r465;
	xor.b32  	%r494, %r446, %r466;
	xor.b32  	%r495, %r447, %r467;
	and.b32  	%r496, %r495, %r487;
	and.b32  	%r497, %r494, %r486;
	and.b32  	%r498, %r493, %r485;
	and.b32  	%r499, %r492, %r484;
	xor.b32  	%r500, %r499, %r444;
	xor.b32  	%r501, %r498, %r445;
	xor.b32  	%r502, %r497, %r446;
	xor.b32  	%r503, %r496, %r447;
	add.s32 	%r504, %r491, %r503;
	add.s32 	%r505, %r490, %r502;
	add.s32 	%r506, %r489, %r501;
	add.s32 	%r507, %r488, %r500;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r507, 3;
	shr.b32 	%rhs, %r507, 29;
	add.u32 	%r508, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r506, 3;
	shr.b32 	%rhs, %r506, 29;
	add.u32 	%r509, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r505, 3;
	shr.b32 	%rhs, %r505, 29;
	add.u32 	%r510, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r504, 3;
	shr.b32 	%rhs, %r504, 29;
	add.u32 	%r511, %lhs, %rhs;
	}
	add.s32 	%r512, %r444, %r53;
	add.s32 	%r513, %r445, %r53;
	add.s32 	%r514, %r446, %r53;
	add.s32 	%r515, %r447, %r53;
	xor.b32  	%r516, %r464, %r484;
	xor.b32  	%r517, %r465, %r485;
	xor.b32  	%r518, %r466, %r486;
	xor.b32  	%r519, %r467, %r487;
	and.b32  	%r520, %r519, %r511;
	and.b32  	%r521, %r518, %r510;
	and.b32  	%r522, %r517, %r509;
	and.b32  	%r523, %r516, %r508;
	xor.b32  	%r524, %r523, %r464;
	xor.b32  	%r525, %r522, %r465;
	xor.b32  	%r526, %r521, %r466;
	xor.b32  	%r527, %r520, %r467;
	add.s32 	%r528, %r515, %r527;
	add.s32 	%r529, %r514, %r526;
	add.s32 	%r530, %r513, %r525;
	add.s32 	%r531, %r512, %r524;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r531, 7;
	shr.b32 	%rhs, %r531, 25;
	add.u32 	%r532, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r530, 7;
	shr.b32 	%rhs, %r530, 25;
	add.u32 	%r533, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r529, 7;
	shr.b32 	%rhs, %r529, 25;
	add.u32 	%r534, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r528, 7;
	shr.b32 	%rhs, %r528, 25;
	add.u32 	%r535, %lhs, %rhs;
	}
	add.s32 	%r536, %r464, %r57;
	add.s32 	%r537, %r465, %r57;
	add.s32 	%r538, %r466, %r57;
	add.s32 	%r539, %r467, %r57;
	xor.b32  	%r540, %r484, %r508;
	xor.b32  	%r541, %r485, %r509;
	xor.b32  	%r542, %r486, %r510;
	xor.b32  	%r543, %r487, %r511;
	and.b32  	%r544, %r543, %r535;
	and.b32  	%r545, %r542, %r534;
	and.b32  	%r546, %r541, %r533;
	and.b32  	%r547, %r540, %r532;
	xor.b32  	%r548, %r547, %r484;
	xor.b32  	%r549, %r546, %r485;
	xor.b32  	%r550, %r545, %r486;
	xor.b32  	%r551, %r544, %r487;
	add.s32 	%r552, %r539, %r551;
	add.s32 	%r553, %r538, %r550;
	add.s32 	%r554, %r537, %r549;
	add.s32 	%r555, %r536, %r548;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r555, 11;
	shr.b32 	%rhs, %r555, 21;
	add.u32 	%r556, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r554, 11;
	shr.b32 	%rhs, %r554, 21;
	add.u32 	%r557, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r553, 11;
	shr.b32 	%rhs, %r553, 21;
	add.u32 	%r558, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r552, 11;
	shr.b32 	%rhs, %r552, 21;
	add.u32 	%r559, %lhs, %rhs;
	}
	add.s32 	%r560, %r484, %r61;
	add.s32 	%r561, %r485, %r61;
	add.s32 	%r562, %r486, %r61;
	add.s32 	%r563, %r487, %r61;
	xor.b32  	%r564, %r508, %r532;
	xor.b32  	%r565, %r509, %r533;
	xor.b32  	%r566, %r510, %r534;
	xor.b32  	%r567, %r511, %r535;
	and.b32  	%r568, %r567, %r559;
	and.b32  	%r569, %r566, %r558;
	and.b32  	%r570, %r565, %r557;
	and.b32  	%r571, %r564, %r556;
	xor.b32  	%r572, %r571, %r508;
	xor.b32  	%r573, %r570, %r509;
	xor.b32  	%r574, %r569, %r510;
	xor.b32  	%r575, %r568, %r511;
	add.s32 	%r576, %r563, %r575;
	add.s32 	%r577, %r562, %r574;
	add.s32 	%r578, %r561, %r573;
	add.s32 	%r579, %r560, %r572;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r579, 19;
	shr.b32 	%rhs, %r579, 13;
	add.u32 	%r580, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r578, 19;
	shr.b32 	%rhs, %r578, 13;
	add.u32 	%r581, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r577, 19;
	shr.b32 	%rhs, %r577, 13;
	add.u32 	%r582, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r576, 19;
	shr.b32 	%rhs, %r576, 13;
	add.u32 	%r583, %lhs, %rhs;
	}
	add.s32 	%r584, %r508, %r65;
	add.s32 	%r585, %r509, %r65;
	add.s32 	%r586, %r510, %r65;
	add.s32 	%r587, %r511, %r65;
	xor.b32  	%r588, %r532, %r556;
	xor.b32  	%r589, %r533, %r557;
	xor.b32  	%r590, %r534, %r558;
	xor.b32  	%r591, %r535, %r559;
	and.b32  	%r592, %r591, %r583;
	and.b32  	%r593, %r590, %r582;
	and.b32  	%r594, %r589, %r581;
	and.b32  	%r595, %r588, %r580;
	xor.b32  	%r596, %r595, %r532;
	xor.b32  	%r597, %r594, %r533;
	xor.b32  	%r598, %r593, %r534;
	xor.b32  	%r599, %r592, %r535;
	add.s32 	%r600, %r587, %r599;
	add.s32 	%r601, %r586, %r598;
	add.s32 	%r602, %r585, %r597;
	add.s32 	%r603, %r584, %r596;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r603, 3;
	shr.b32 	%rhs, %r603, 29;
	add.u32 	%r604, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r602, 3;
	shr.b32 	%rhs, %r602, 29;
	add.u32 	%r605, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r601, 3;
	shr.b32 	%rhs, %r601, 29;
	add.u32 	%r606, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r600, 3;
	shr.b32 	%rhs, %r600, 29;
	add.u32 	%r607, %lhs, %rhs;
	}
	add.s32 	%r608, %r532, %r69;
	add.s32 	%r609, %r533, %r69;
	add.s32 	%r610, %r534, %r69;
	add.s32 	%r611, %r535, %r69;
	xor.b32  	%r612, %r556, %r580;
	xor.b32  	%r613, %r557, %r581;
	xor.b32  	%r614, %r558, %r582;
	xor.b32  	%r615, %r559, %r583;
	and.b32  	%r616, %r615, %r607;
	and.b32  	%r617, %r614, %r606;
	and.b32  	%r618, %r613, %r605;
	and.b32  	%r619, %r612, %r604;
	xor.b32  	%r620, %r619, %r556;
	xor.b32  	%r621, %r618, %r557;
	xor.b32  	%r622, %r617, %r558;
	xor.b32  	%r623, %r616, %r559;
	add.s32 	%r624, %r611, %r623;
	add.s32 	%r625, %r610, %r622;
	add.s32 	%r626, %r609, %r621;
	add.s32 	%r627, %r608, %r620;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r627, 7;
	shr.b32 	%rhs, %r627, 25;
	add.u32 	%r628, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r626, 7;
	shr.b32 	%rhs, %r626, 25;
	add.u32 	%r629, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r625, 7;
	shr.b32 	%rhs, %r625, 25;
	add.u32 	%r630, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r624, 7;
	shr.b32 	%rhs, %r624, 25;
	add.u32 	%r631, %lhs, %rhs;
	}
	add.s32 	%r632, %r556, %r73;
	add.s32 	%r633, %r557, %r73;
	add.s32 	%r634, %r558, %r73;
	add.s32 	%r635, %r559, %r73;
	xor.b32  	%r636, %r580, %r604;
	xor.b32  	%r637, %r581, %r605;
	xor.b32  	%r638, %r582, %r606;
	xor.b32  	%r639, %r583, %r607;
	and.b32  	%r640, %r639, %r631;
	and.b32  	%r641, %r638, %r630;
	and.b32  	%r642, %r637, %r629;
	and.b32  	%r643, %r636, %r628;
	xor.b32  	%r644, %r643, %r580;
	xor.b32  	%r645, %r642, %r581;
	xor.b32  	%r646, %r641, %r582;
	xor.b32  	%r647, %r640, %r583;
	add.s32 	%r648, %r635, %r647;
	add.s32 	%r649, %r634, %r646;
	add.s32 	%r650, %r633, %r645;
	add.s32 	%r651, %r632, %r644;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r651, 11;
	shr.b32 	%rhs, %r651, 21;
	add.u32 	%r652, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r650, 11;
	shr.b32 	%rhs, %r650, 21;
	add.u32 	%r653, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r649, 11;
	shr.b32 	%rhs, %r649, 21;
	add.u32 	%r654, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r648, 11;
	shr.b32 	%rhs, %r648, 21;
	add.u32 	%r655, %lhs, %rhs;
	}
	add.s32 	%r656, %r580, %r77;
	add.s32 	%r657, %r581, %r77;
	add.s32 	%r658, %r582, %r77;
	add.s32 	%r659, %r583, %r77;
	xor.b32  	%r660, %r604, %r628;
	xor.b32  	%r661, %r605, %r629;
	xor.b32  	%r662, %r606, %r630;
	xor.b32  	%r663, %r607, %r631;
	and.b32  	%r664, %r663, %r655;
	and.b32  	%r665, %r662, %r654;
	and.b32  	%r666, %r661, %r653;
	and.b32  	%r667, %r660, %r652;
	xor.b32  	%r668, %r667, %r604;
	xor.b32  	%r669, %r666, %r605;
	xor.b32  	%r670, %r665, %r606;
	xor.b32  	%r671, %r664, %r607;
	add.s32 	%r672, %r659, %r671;
	add.s32 	%r673, %r658, %r670;
	add.s32 	%r674, %r657, %r669;
	add.s32 	%r675, %r656, %r668;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r675, 19;
	shr.b32 	%rhs, %r675, 13;
	add.u32 	%r676, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r674, 19;
	shr.b32 	%rhs, %r674, 13;
	add.u32 	%r677, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r673, 19;
	shr.b32 	%rhs, %r673, 13;
	add.u32 	%r678, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r672, 19;
	shr.b32 	%rhs, %r672, 13;
	add.u32 	%r679, %lhs, %rhs;
	}
	add.s32 	%r680, %r604, %r81;
	add.s32 	%r681, %r605, %r81;
	add.s32 	%r682, %r606, %r81;
	add.s32 	%r683, %r607, %r81;
	xor.b32  	%r684, %r628, %r652;
	xor.b32  	%r685, %r629, %r653;
	xor.b32  	%r686, %r630, %r654;
	xor.b32  	%r687, %r631, %r655;
	and.b32  	%r688, %r687, %r679;
	and.b32  	%r689, %r686, %r678;
	and.b32  	%r690, %r685, %r677;
	and.b32  	%r691, %r684, %r676;
	xor.b32  	%r692, %r691, %r628;
	xor.b32  	%r693, %r690, %r629;
	xor.b32  	%r694, %r689, %r630;
	xor.b32  	%r695, %r688, %r631;
	add.s32 	%r696, %r683, %r695;
	add.s32 	%r697, %r682, %r694;
	add.s32 	%r698, %r681, %r693;
	add.s32 	%r699, %r680, %r692;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r699, 3;
	shr.b32 	%rhs, %r699, 29;
	add.u32 	%r700, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r698, 3;
	shr.b32 	%rhs, %r698, 29;
	add.u32 	%r701, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r697, 3;
	shr.b32 	%rhs, %r697, 29;
	add.u32 	%r702, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r696, 3;
	shr.b32 	%rhs, %r696, 29;
	add.u32 	%r703, %lhs, %rhs;
	}
	add.s32 	%r704, %r628, %r85;
	add.s32 	%r705, %r629, %r85;
	add.s32 	%r706, %r630, %r85;
	add.s32 	%r707, %r631, %r85;
	xor.b32  	%r708, %r652, %r676;
	xor.b32  	%r709, %r653, %r677;
	xor.b32  	%r710, %r654, %r678;
	xor.b32  	%r711, %r655, %r679;
	and.b32  	%r712, %r711, %r703;
	and.b32  	%r713, %r710, %r702;
	and.b32  	%r714, %r709, %r701;
	and.b32  	%r715, %r708, %r700;
	xor.b32  	%r716, %r715, %r652;
	xor.b32  	%r717, %r714, %r653;
	xor.b32  	%r718, %r713, %r654;
	xor.b32  	%r719, %r712, %r655;
	add.s32 	%r720, %r707, %r719;
	add.s32 	%r721, %r706, %r718;
	add.s32 	%r722, %r705, %r717;
	add.s32 	%r723, %r704, %r716;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r723, 7;
	shr.b32 	%rhs, %r723, 25;
	add.u32 	%r724, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r722, 7;
	shr.b32 	%rhs, %r722, 25;
	add.u32 	%r725, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r721, 7;
	shr.b32 	%rhs, %r721, 25;
	add.u32 	%r726, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r720, 7;
	shr.b32 	%rhs, %r720, 25;
	add.u32 	%r727, %lhs, %rhs;
	}
	add.s32 	%r728, %r652, %r89;
	add.s32 	%r729, %r653, %r89;
	add.s32 	%r730, %r654, %r89;
	add.s32 	%r731, %r655, %r89;
	xor.b32  	%r732, %r676, %r700;
	xor.b32  	%r733, %r677, %r701;
	xor.b32  	%r734, %r678, %r702;
	xor.b32  	%r735, %r679, %r703;
	and.b32  	%r736, %r735, %r727;
	and.b32  	%r737, %r734, %r726;
	and.b32  	%r738, %r733, %r725;
	and.b32  	%r739, %r732, %r724;
	xor.b32  	%r740, %r739, %r676;
	xor.b32  	%r741, %r738, %r677;
	xor.b32  	%r742, %r737, %r678;
	xor.b32  	%r743, %r736, %r679;
	add.s32 	%r744, %r731, %r743;
	add.s32 	%r745, %r730, %r742;
	add.s32 	%r746, %r729, %r741;
	add.s32 	%r747, %r728, %r740;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r747, 11;
	shr.b32 	%rhs, %r747, 21;
	add.u32 	%r748, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r746, 11;
	shr.b32 	%rhs, %r746, 21;
	add.u32 	%r749, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r745, 11;
	shr.b32 	%rhs, %r745, 21;
	add.u32 	%r750, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r744, 11;
	shr.b32 	%rhs, %r744, 21;
	add.u32 	%r751, %lhs, %rhs;
	}
	add.s32 	%r752, %r676, %r93;
	add.s32 	%r753, %r677, %r93;
	add.s32 	%r754, %r678, %r93;
	add.s32 	%r755, %r679, %r93;
	xor.b32  	%r756, %r700, %r724;
	xor.b32  	%r757, %r701, %r725;
	xor.b32  	%r758, %r702, %r726;
	xor.b32  	%r759, %r703, %r727;
	and.b32  	%r760, %r759, %r751;
	and.b32  	%r761, %r758, %r750;
	and.b32  	%r762, %r757, %r749;
	and.b32  	%r763, %r756, %r748;
	xor.b32  	%r764, %r763, %r700;
	xor.b32  	%r765, %r762, %r701;
	xor.b32  	%r766, %r761, %r702;
	xor.b32  	%r767, %r760, %r703;
	add.s32 	%r768, %r755, %r767;
	add.s32 	%r769, %r754, %r766;
	add.s32 	%r770, %r753, %r765;
	add.s32 	%r771, %r752, %r764;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r768, 19;
	shr.b32 	%rhs, %r768, 13;
	add.u32 	%r772, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r769, 19;
	shr.b32 	%rhs, %r769, 13;
	add.u32 	%r773, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r770, 19;
	shr.b32 	%rhs, %r770, 13;
	add.u32 	%r774, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r771, 19;
	shr.b32 	%rhs, %r771, 13;
	add.u32 	%r775, %lhs, %rhs;
	}
	add.s32 	%r776, %r703, %r215;
	add.s32 	%r777, %r702, %r216;
	add.s32 	%r778, %r701, %r217;
	add.s32 	%r779, %r700, %r218;
	xor.b32  	%r780, %r775, %r724;
	xor.b32  	%r781, %r775, %r748;
	and.b32  	%r782, %r781, %r780;
	xor.b32  	%r783, %r782, %r775;
	add.s32 	%r784, %r779, %r783;
	xor.b32  	%r785, %r774, %r725;
	xor.b32  	%r786, %r774, %r749;
	and.b32  	%r787, %r786, %r785;
	xor.b32  	%r788, %r787, %r774;
	add.s32 	%r789, %r778, %r788;
	xor.b32  	%r790, %r773, %r726;
	xor.b32  	%r791, %r773, %r750;
	and.b32  	%r792, %r791, %r790;
	xor.b32  	%r793, %r792, %r773;
	add.s32 	%r794, %r777, %r793;
	xor.b32  	%r795, %r772, %r727;
	xor.b32  	%r796, %r772, %r751;
	and.b32  	%r797, %r796, %r795;
	xor.b32  	%r798, %r797, %r772;
	add.s32 	%r799, %r776, %r798;
	add.s32 	%r800, %r799, 1518500249;
	add.s32 	%r801, %r794, 1518500249;
	add.s32 	%r802, %r789, 1518500249;
	add.s32 	%r803, %r784, 1518500249;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r800, 3;
	shr.b32 	%rhs, %r800, 29;
	add.u32 	%r804, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r801, 3;
	shr.b32 	%rhs, %r801, 29;
	add.u32 	%r805, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r802, 3;
	shr.b32 	%rhs, %r802, 29;
	add.u32 	%r806, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r803, 3;
	shr.b32 	%rhs, %r803, 29;
	add.u32 	%r807, %lhs, %rhs;
	}
	add.s32 	%r808, %r724, %r1535;
	add.s32 	%r809, %r725, %r1535;
	add.s32 	%r810, %r726, %r1535;
	add.s32 	%r811, %r727, %r1535;
	xor.b32  	%r812, %r807, %r748;
	xor.b32  	%r813, %r806, %r749;
	xor.b32  	%r814, %r805, %r750;
	xor.b32  	%r815, %r804, %r751;
	xor.b32  	%r816, %r807, %r775;
	xor.b32  	%r817, %r806, %r774;
	xor.b32  	%r818, %r805, %r773;
	xor.b32  	%r819, %r804, %r772;
	and.b32  	%r820, %r819, %r815;
	and.b32  	%r821, %r818, %r814;
	and.b32  	%r822, %r817, %r813;
	and.b32  	%r823, %r816, %r812;
	xor.b32  	%r824, %r823, %r807;
	xor.b32  	%r825, %r822, %r806;
	xor.b32  	%r826, %r821, %r805;
	xor.b32  	%r827, %r820, %r804;
	add.s32 	%r828, %r811, %r827;
	add.s32 	%r829, %r810, %r826;
	add.s32 	%r830, %r809, %r825;
	add.s32 	%r831, %r808, %r824;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r828, 5;
	shr.b32 	%rhs, %r828, 27;
	add.u32 	%r832, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r829, 5;
	shr.b32 	%rhs, %r829, 27;
	add.u32 	%r833, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r830, 5;
	shr.b32 	%rhs, %r830, 27;
	add.u32 	%r834, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r831, 5;
	shr.b32 	%rhs, %r831, 27;
	add.u32 	%r835, %lhs, %rhs;
	}
	add.s32 	%r836, %r748, %r1536;
	add.s32 	%r837, %r749, %r1536;
	add.s32 	%r838, %r750, %r1536;
	add.s32 	%r839, %r751, %r1536;
	xor.b32  	%r840, %r835, %r775;
	xor.b32  	%r841, %r834, %r774;
	xor.b32  	%r842, %r833, %r773;
	xor.b32  	%r843, %r832, %r772;
	xor.b32  	%r844, %r835, %r807;
	xor.b32  	%r845, %r834, %r806;
	xor.b32  	%r846, %r833, %r805;
	xor.b32  	%r847, %r832, %r804;
	and.b32  	%r848, %r847, %r843;
	and.b32  	%r849, %r846, %r842;
	and.b32  	%r850, %r845, %r841;
	and.b32  	%r851, %r844, %r840;
	xor.b32  	%r852, %r851, %r835;
	xor.b32  	%r853, %r850, %r834;
	xor.b32  	%r854, %r849, %r833;
	xor.b32  	%r855, %r848, %r832;
	add.s32 	%r856, %r839, %r855;
	add.s32 	%r857, %r838, %r854;
	add.s32 	%r858, %r837, %r853;
	add.s32 	%r859, %r836, %r852;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r856, 9;
	shr.b32 	%rhs, %r856, 23;
	add.u32 	%r860, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r857, 9;
	shr.b32 	%rhs, %r857, 23;
	add.u32 	%r861, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r858, 9;
	shr.b32 	%rhs, %r858, 23;
	add.u32 	%r862, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r859, 9;
	shr.b32 	%rhs, %r859, 23;
	add.u32 	%r863, %lhs, %rhs;
	}
	add.s32 	%r864, %r775, %r1537;
	add.s32 	%r865, %r774, %r1537;
	add.s32 	%r866, %r773, %r1537;
	add.s32 	%r867, %r772, %r1537;
	xor.b32  	%r868, %r863, %r807;
	xor.b32  	%r869, %r862, %r806;
	xor.b32  	%r870, %r861, %r805;
	xor.b32  	%r871, %r860, %r804;
	xor.b32  	%r872, %r863, %r835;
	xor.b32  	%r873, %r862, %r834;
	xor.b32  	%r874, %r861, %r833;
	xor.b32  	%r875, %r860, %r832;
	and.b32  	%r876, %r875, %r871;
	and.b32  	%r877, %r874, %r870;
	and.b32  	%r878, %r873, %r869;
	and.b32  	%r879, %r872, %r868;
	xor.b32  	%r880, %r879, %r863;
	xor.b32  	%r881, %r878, %r862;
	xor.b32  	%r882, %r877, %r861;
	xor.b32  	%r883, %r876, %r860;
	add.s32 	%r884, %r867, %r883;
	add.s32 	%r885, %r866, %r882;
	add.s32 	%r886, %r865, %r881;
	add.s32 	%r887, %r864, %r880;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r884, 13;
	shr.b32 	%rhs, %r884, 19;
	add.u32 	%r888, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r885, 13;
	shr.b32 	%rhs, %r885, 19;
	add.u32 	%r889, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r886, 13;
	shr.b32 	%rhs, %r886, 19;
	add.u32 	%r890, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r887, 13;
	shr.b32 	%rhs, %r887, 19;
	add.u32 	%r891, %lhs, %rhs;
	}
	add.s32 	%r892, %r807, %r1546;
	add.s32 	%r893, %r806, %r1546;
	add.s32 	%r894, %r805, %r1546;
	add.s32 	%r895, %r804, %r1546;
	xor.b32  	%r896, %r891, %r835;
	xor.b32  	%r897, %r890, %r834;
	xor.b32  	%r898, %r889, %r833;
	xor.b32  	%r899, %r888, %r832;
	xor.b32  	%r900, %r891, %r863;
	xor.b32  	%r901, %r890, %r862;
	xor.b32  	%r902, %r889, %r861;
	xor.b32  	%r903, %r888, %r860;
	and.b32  	%r904, %r903, %r899;
	and.b32  	%r905, %r902, %r898;
	and.b32  	%r906, %r901, %r897;
	and.b32  	%r907, %r900, %r896;
	xor.b32  	%r908, %r907, %r891;
	xor.b32  	%r909, %r906, %r890;
	xor.b32  	%r910, %r905, %r889;
	xor.b32  	%r911, %r904, %r888;
	add.s32 	%r912, %r895, %r911;
	add.s32 	%r913, %r894, %r910;
	add.s32 	%r914, %r893, %r909;
	add.s32 	%r915, %r892, %r908;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r912, 3;
	shr.b32 	%rhs, %r912, 29;
	add.u32 	%r916, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r913, 3;
	shr.b32 	%rhs, %r913, 29;
	add.u32 	%r917, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r914, 3;
	shr.b32 	%rhs, %r914, 29;
	add.u32 	%r918, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r915, 3;
	shr.b32 	%rhs, %r915, 29;
	add.u32 	%r919, %lhs, %rhs;
	}
	add.s32 	%r920, %r835, %r1538;
	add.s32 	%r921, %r834, %r1538;
	add.s32 	%r922, %r833, %r1538;
	add.s32 	%r923, %r832, %r1538;
	xor.b32  	%r924, %r919, %r863;
	xor.b32  	%r925, %r918, %r862;
	xor.b32  	%r926, %r917, %r861;
	xor.b32  	%r927, %r916, %r860;
	xor.b32  	%r928, %r919, %r891;
	xor.b32  	%r929, %r918, %r890;
	xor.b32  	%r930, %r917, %r889;
	xor.b32  	%r931, %r916, %r888;
	and.b32  	%r932, %r931, %r927;
	and.b32  	%r933, %r930, %r926;
	and.b32  	%r934, %r929, %r925;
	and.b32  	%r935, %r928, %r924;
	xor.b32  	%r936, %r935, %r919;
	xor.b32  	%r937, %r934, %r918;
	xor.b32  	%r938, %r933, %r917;
	xor.b32  	%r939, %r932, %r916;
	add.s32 	%r940, %r923, %r939;
	add.s32 	%r941, %r922, %r938;
	add.s32 	%r942, %r921, %r937;
	add.s32 	%r943, %r920, %r936;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r940, 5;
	shr.b32 	%rhs, %r940, 27;
	add.u32 	%r944, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r941, 5;
	shr.b32 	%rhs, %r941, 27;
	add.u32 	%r945, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r942, 5;
	shr.b32 	%rhs, %r942, 27;
	add.u32 	%r946, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r943, 5;
	shr.b32 	%rhs, %r943, 27;
	add.u32 	%r947, %lhs, %rhs;
	}
	add.s32 	%r948, %r863, %r1539;
	add.s32 	%r949, %r862, %r1539;
	add.s32 	%r950, %r861, %r1539;
	add.s32 	%r951, %r860, %r1539;
	xor.b32  	%r952, %r947, %r891;
	xor.b32  	%r953, %r946, %r890;
	xor.b32  	%r954, %r945, %r889;
	xor.b32  	%r955, %r944, %r888;
	xor.b32  	%r956, %r947, %r919;
	xor.b32  	%r957, %r946, %r918;
	xor.b32  	%r958, %r945, %r917;
	xor.b32  	%r959, %r944, %r916;
	and.b32  	%r960, %r959, %r955;
	and.b32  	%r961, %r958, %r954;
	and.b32  	%r962, %r957, %r953;
	and.b32  	%r963, %r956, %r952;
	xor.b32  	%r964, %r963, %r947;
	xor.b32  	%r965, %r962, %r946;
	xor.b32  	%r966, %r961, %r945;
	xor.b32  	%r967, %r960, %r944;
	add.s32 	%r968, %r951, %r967;
	add.s32 	%r969, %r950, %r966;
	add.s32 	%r970, %r949, %r965;
	add.s32 	%r971, %r948, %r964;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r968, 9;
	shr.b32 	%rhs, %r968, 23;
	add.u32 	%r972, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r969, 9;
	shr.b32 	%rhs, %r969, 23;
	add.u32 	%r973, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r970, 9;
	shr.b32 	%rhs, %r970, 23;
	add.u32 	%r974, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r971, 9;
	shr.b32 	%rhs, %r971, 23;
	add.u32 	%r975, %lhs, %rhs;
	}
	add.s32 	%r976, %r891, %r1540;
	add.s32 	%r977, %r890, %r1540;
	add.s32 	%r978, %r889, %r1540;
	add.s32 	%r979, %r888, %r1540;
	xor.b32  	%r980, %r975, %r919;
	xor.b32  	%r981, %r974, %r918;
	xor.b32  	%r982, %r973, %r917;
	xor.b32  	%r983, %r972, %r916;
	xor.b32  	%r984, %r975, %r947;
	xor.b32  	%r985, %r974, %r946;
	xor.b32  	%r986, %r973, %r945;
	xor.b32  	%r987, %r972, %r944;
	and.b32  	%r988, %r987, %r983;
	and.b32  	%r989, %r986, %r982;
	and.b32  	%r990, %r985, %r981;
	and.b32  	%r991, %r984, %r980;
	xor.b32  	%r992, %r991, %r975;
	xor.b32  	%r993, %r990, %r974;
	xor.b32  	%r994, %r989, %r973;
	xor.b32  	%r995, %r988, %r972;
	add.s32 	%r996, %r979, %r995;
	add.s32 	%r997, %r978, %r994;
	add.s32 	%r998, %r977, %r993;
	add.s32 	%r999, %r976, %r992;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r996, 13;
	shr.b32 	%rhs, %r996, 19;
	add.u32 	%r227, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r997, 13;
	shr.b32 	%rhs, %r997, 19;
	add.u32 	%r228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r998, 13;
	shr.b32 	%rhs, %r998, 19;
	add.u32 	%r229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r999, 13;
	shr.b32 	%rhs, %r999, 19;
	add.u32 	%r230, %lhs, %rhs;
	}
	add.s32 	%r1000, %r919, %r1547;
	add.s32 	%r1001, %r918, %r1547;
	add.s32 	%r1002, %r917, %r1547;
	add.s32 	%r1003, %r916, %r1547;
	xor.b32  	%r1004, %r230, %r947;
	xor.b32  	%r1005, %r229, %r946;
	xor.b32  	%r1006, %r228, %r945;
	xor.b32  	%r1007, %r227, %r944;
	xor.b32  	%r1008, %r230, %r975;
	xor.b32  	%r1009, %r229, %r974;
	xor.b32  	%r1010, %r228, %r973;
	xor.b32  	%r1011, %r227, %r972;
	and.b32  	%r1012, %r1011, %r1007;
	and.b32  	%r1013, %r1010, %r1006;
	and.b32  	%r1014, %r1009, %r1005;
	and.b32  	%r1015, %r1008, %r1004;
	xor.b32  	%r1016, %r1015, %r230;
	xor.b32  	%r1017, %r1014, %r229;
	xor.b32  	%r1018, %r1013, %r228;
	xor.b32  	%r1019, %r1012, %r227;
	add.s32 	%r1020, %r1003, %r1019;
	add.s32 	%r1021, %r1002, %r1018;
	add.s32 	%r1022, %r1001, %r1017;
	add.s32 	%r1023, %r1000, %r1016;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1020, 3;
	shr.b32 	%rhs, %r1020, 29;
	add.u32 	%r231, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1021, 3;
	shr.b32 	%rhs, %r1021, 29;
	add.u32 	%r232, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1022, 3;
	shr.b32 	%rhs, %r1022, 29;
	add.u32 	%r233, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1023, 3;
	shr.b32 	%rhs, %r1023, 29;
	add.u32 	%r234, %lhs, %rhs;
	}
	add.s32 	%r1024, %r947, %r1541;
	add.s32 	%r1025, %r946, %r1541;
	add.s32 	%r1026, %r945, %r1541;
	add.s32 	%r1027, %r944, %r1541;
	xor.b32  	%r1028, %r234, %r975;
	xor.b32  	%r1029, %r233, %r974;
	xor.b32  	%r1030, %r232, %r973;
	xor.b32  	%r1031, %r231, %r972;
	xor.b32  	%r1032, %r234, %r230;
	xor.b32  	%r1033, %r233, %r229;
	xor.b32  	%r1034, %r232, %r228;
	xor.b32  	%r1035, %r231, %r227;
	and.b32  	%r1036, %r1035, %r1031;
	and.b32  	%r1037, %r1034, %r1030;
	and.b32  	%r1038, %r1033, %r1029;
	and.b32  	%r1039, %r1032, %r1028;
	xor.b32  	%r1040, %r1039, %r234;
	xor.b32  	%r1041, %r1038, %r233;
	xor.b32  	%r1042, %r1037, %r232;
	xor.b32  	%r1043, %r1036, %r231;
	add.s32 	%r1044, %r1027, %r1043;
	add.s32 	%r1045, %r1026, %r1042;
	add.s32 	%r1046, %r1025, %r1041;
	add.s32 	%r1047, %r1024, %r1040;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1044, 5;
	shr.b32 	%rhs, %r1044, 27;
	add.u32 	%r235, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1045, 5;
	shr.b32 	%rhs, %r1045, 27;
	add.u32 	%r236, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1046, 5;
	shr.b32 	%rhs, %r1046, 27;
	add.u32 	%r237, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1047, 5;
	shr.b32 	%rhs, %r1047, 27;
	add.u32 	%r238, %lhs, %rhs;
	}
	add.s32 	%r1048, %r975, %r1542;
	add.s32 	%r1049, %r974, %r1542;
	add.s32 	%r1050, %r973, %r1542;
	add.s32 	%r1051, %r972, %r1542;
	xor.b32  	%r1052, %r238, %r230;
	xor.b32  	%r1053, %r237, %r229;
	xor.b32  	%r1054, %r236, %r228;
	xor.b32  	%r1055, %r235, %r227;
	xor.b32  	%r1056, %r238, %r234;
	xor.b32  	%r1057, %r237, %r233;
	xor.b32  	%r1058, %r236, %r232;
	xor.b32  	%r1059, %r235, %r231;
	and.b32  	%r1060, %r1059, %r1055;
	and.b32  	%r1061, %r1058, %r1054;
	and.b32  	%r1062, %r1057, %r1053;
	and.b32  	%r1063, %r1056, %r1052;
	xor.b32  	%r1064, %r1063, %r238;
	xor.b32  	%r1065, %r1062, %r237;
	xor.b32  	%r1066, %r1061, %r236;
	xor.b32  	%r1067, %r1060, %r235;
	add.s32 	%r1068, %r1051, %r1067;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1068, 9;
	shr.b32 	%rhs, %r1068, 23;
	add.u32 	%r239, %lhs, %rhs;
	}
	add.s32 	%r1069, %r1050, %r1066;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1069, 9;
	shr.b32 	%rhs, %r1069, 23;
	add.u32 	%r240, %lhs, %rhs;
	}
	add.s32 	%r1070, %r1049, %r1065;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1070, 9;
	shr.b32 	%rhs, %r1070, 23;
	add.u32 	%r241, %lhs, %rhs;
	}
	add.s32 	%r1071, %r1048, %r1064;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1071, 9;
	shr.b32 	%rhs, %r1071, 23;
	add.u32 	%r242, %lhs, %rhs;
	}
	sub.s32 	%r1072, %r18, %r423;
	setp.eq.s32	%p3, %r239, %r1072;
	sub.s32 	%r1073, %r18, %r422;
	setp.eq.s32	%p4, %r240, %r1073;
	or.pred  	%p5, %p3, %p4;
	sub.s32 	%r1074, %r18, %r421;
	setp.eq.s32	%p6, %r241, %r1074;
	or.pred  	%p7, %p5, %p6;
	sub.s32 	%r1075, %r18, %r420;
	setp.eq.s32	%p8, %r242, %r1075;
	or.pred  	%p9, %p7, %p8;
	@!%p9 bra 	BB6_26;
	bra.uni 	BB6_4;

BB6_4:
	add.s32 	%r1548, %r89, 1518500249;
	add.s32 	%r1076, %r230, %r1548;
	add.s32 	%r1077, %r229, %r1548;
	add.s32 	%r1078, %r228, %r1548;
	add.s32 	%r1079, %r227, %r1548;
	xor.b32  	%r1080, %r242, %r238;
	xor.b32  	%r1081, %r241, %r237;
	xor.b32  	%r1082, %r240, %r236;
	xor.b32  	%r1083, %r239, %r235;
	xor.b32  	%r1084, %r242, %r234;
	xor.b32  	%r1085, %r241, %r233;
	xor.b32  	%r1086, %r240, %r232;
	xor.b32  	%r1087, %r239, %r231;
	and.b32  	%r1088, %r1083, %r1087;
	and.b32  	%r1089, %r1082, %r1086;
	and.b32  	%r1090, %r1081, %r1085;
	and.b32  	%r1091, %r1080, %r1084;
	xor.b32  	%r1092, %r1091, %r242;
	xor.b32  	%r1093, %r1090, %r241;
	xor.b32  	%r1094, %r1089, %r240;
	xor.b32  	%r1095, %r1088, %r239;
	add.s32 	%r1096, %r1079, %r1095;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1096, 13;
	shr.b32 	%rhs, %r1096, 19;
	add.u32 	%r243, %lhs, %rhs;
	}
	add.s32 	%r1097, %r1078, %r1094;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1097, 13;
	shr.b32 	%rhs, %r1097, 19;
	add.u32 	%r244, %lhs, %rhs;
	}
	add.s32 	%r1098, %r1077, %r1093;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1098, 13;
	shr.b32 	%rhs, %r1098, 19;
	add.u32 	%r245, %lhs, %rhs;
	}
	add.s32 	%r1099, %r1076, %r1092;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1099, 13;
	shr.b32 	%rhs, %r1099, 19;
	add.u32 	%r246, %lhs, %rhs;
	}
	setp.eq.s32	%p10, %r243, %r223;
	setp.eq.s32	%p11, %r244, %r224;
	or.pred  	%p12, %p10, %p11;
	setp.eq.s32	%p13, %r245, %r225;
	or.pred  	%p14, %p12, %p13;
	setp.eq.s32	%p15, %r246, %r226;
	or.pred  	%p16, %p14, %p15;
	@!%p16 bra 	BB6_26;
	bra.uni 	BB6_5;

BB6_5:
	add.s32 	%r1549, %r304, 1518500249;
	add.s32 	%r1100, %r234, %r1549;
	add.s32 	%r1101, %r233, %r1549;
	add.s32 	%r1102, %r232, %r1549;
	add.s32 	%r1103, %r231, %r1549;
	xor.b32  	%r1104, %r246, %r242;
	xor.b32  	%r1105, %r245, %r241;
	xor.b32  	%r1106, %r244, %r240;
	xor.b32  	%r1107, %r243, %r239;
	xor.b32  	%r1108, %r246, %r238;
	xor.b32  	%r1109, %r245, %r237;
	xor.b32  	%r1110, %r244, %r236;
	xor.b32  	%r1111, %r243, %r235;
	and.b32  	%r1112, %r1107, %r1111;
	and.b32  	%r1113, %r1106, %r1110;
	and.b32  	%r1114, %r1105, %r1109;
	and.b32  	%r1115, %r1104, %r1108;
	xor.b32  	%r1116, %r1115, %r246;
	xor.b32  	%r1117, %r1114, %r245;
	xor.b32  	%r1118, %r1113, %r244;
	xor.b32  	%r1119, %r1112, %r243;
	add.s32 	%r1120, %r1103, %r1119;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1120, 3;
	shr.b32 	%rhs, %r1120, 29;
	add.u32 	%r247, %lhs, %rhs;
	}
	add.s32 	%r1121, %r1102, %r1118;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1121, 3;
	shr.b32 	%rhs, %r1121, 29;
	add.u32 	%r248, %lhs, %rhs;
	}
	add.s32 	%r1122, %r1101, %r1117;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1122, 3;
	shr.b32 	%rhs, %r1122, 29;
	add.u32 	%r249, %lhs, %rhs;
	}
	add.s32 	%r1123, %r1100, %r1116;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1123, 3;
	shr.b32 	%rhs, %r1123, 29;
	add.u32 	%r250, %lhs, %rhs;
	}
	setp.eq.s32	%p17, %r247, %r219;
	setp.eq.s32	%p18, %r248, %r220;
	or.pred  	%p19, %p17, %p18;
	setp.eq.s32	%p20, %r249, %r221;
	or.pred  	%p21, %p19, %p20;
	setp.eq.s32	%p22, %r250, %r222;
	or.pred  	%p23, %p21, %p22;
	@!%p23 bra 	BB6_26;
	bra.uni 	BB6_6;

BB6_6:
	add.s32 	%r1567, %r304, 1859775393;
	add.s32 	%r1566, %r329, 1859775393;
	add.s32 	%r1565, %r354, 1859775393;
	add.s32 	%r1564, %r93, 1859775393;
	add.s32 	%r1563, %r61, 1859775393;
	add.s32 	%r1562, %r77, 1859775393;
	add.s32 	%r1561, %r85, 1859775393;
	add.s32 	%r1560, %r53, 1859775393;
	add.s32 	%r1559, %r69, 1859775393;
	add.s32 	%r1558, %r89, 1859775393;
	add.s32 	%r1557, %r57, 1859775393;
	add.s32 	%r1556, %r73, 1859775393;
	add.s32 	%r1555, %r81, 1859775393;
	add.s32 	%r1554, %r49, 1859775393;
	add.s32 	%r1553, %r65, 1859775393;
	add.s32 	%r1552, %r93, 1518500249;
	add.s32 	%r1551, %r77, 1518500249;
	add.s32 	%r1550, %r61, 1518500249;
	add.s32 	%r1124, %r238, %r1550;
	add.s32 	%r1125, %r237, %r1550;
	add.s32 	%r1126, %r236, %r1550;
	add.s32 	%r1127, %r235, %r1550;
	xor.b32  	%r1128, %r250, %r246;
	xor.b32  	%r1129, %r249, %r245;
	xor.b32  	%r1130, %r248, %r244;
	xor.b32  	%r1131, %r247, %r243;
	xor.b32  	%r1132, %r250, %r242;
	xor.b32  	%r1133, %r249, %r241;
	xor.b32  	%r1134, %r248, %r240;
	xor.b32  	%r1135, %r247, %r239;
	and.b32  	%r1136, %r1131, %r1135;
	and.b32  	%r1137, %r1130, %r1134;
	and.b32  	%r1138, %r1129, %r1133;
	and.b32  	%r1139, %r1128, %r1132;
	xor.b32  	%r1140, %r1139, %r250;
	xor.b32  	%r1141, %r1138, %r249;
	xor.b32  	%r1142, %r1137, %r248;
	xor.b32  	%r1143, %r1136, %r247;
	add.s32 	%r1144, %r1127, %r1143;
	add.s32 	%r1145, %r1126, %r1142;
	add.s32 	%r1146, %r1125, %r1141;
	add.s32 	%r1147, %r1124, %r1140;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1144, 5;
	shr.b32 	%rhs, %r1144, 27;
	add.u32 	%r1148, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1145, 5;
	shr.b32 	%rhs, %r1145, 27;
	add.u32 	%r1149, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1146, 5;
	shr.b32 	%rhs, %r1146, 27;
	add.u32 	%r1150, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1147, 5;
	shr.b32 	%rhs, %r1147, 27;
	add.u32 	%r1151, %lhs, %rhs;
	}
	xor.b32  	%r1152, %r1151, %r246;
	xor.b32  	%r1153, %r1150, %r245;
	xor.b32  	%r1154, %r1149, %r244;
	xor.b32  	%r1155, %r1148, %r243;
	xor.b32  	%r1156, %r1151, %r250;
	xor.b32  	%r1157, %r1150, %r249;
	xor.b32  	%r1158, %r1149, %r248;
	xor.b32  	%r1159, %r1148, %r247;
	and.b32  	%r1160, %r1159, %r1155;
	and.b32  	%r1161, %r1158, %r1154;
	and.b32  	%r1162, %r1157, %r1153;
	and.b32  	%r1163, %r1156, %r1152;
	xor.b32  	%r1164, %r1163, %r1151;
	xor.b32  	%r1165, %r1162, %r1150;
	xor.b32  	%r1166, %r1161, %r1149;
	xor.b32  	%r1167, %r1160, %r1148;
	add.s32 	%r1168, %r242, %r1551;
	add.s32 	%r1169, %r241, %r1551;
	add.s32 	%r1170, %r240, %r1551;
	add.s32 	%r1171, %r239, %r1551;
	add.s32 	%r1172, %r1171, %r1167;
	add.s32 	%r1173, %r1170, %r1166;
	add.s32 	%r1174, %r1169, %r1165;
	add.s32 	%r1175, %r1168, %r1164;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1172, 9;
	shr.b32 	%rhs, %r1172, 23;
	add.u32 	%r1176, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1173, 9;
	shr.b32 	%rhs, %r1173, 23;
	add.u32 	%r1177, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1174, 9;
	shr.b32 	%rhs, %r1174, 23;
	add.u32 	%r1178, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1175, 9;
	shr.b32 	%rhs, %r1175, 23;
	add.u32 	%r1179, %lhs, %rhs;
	}
	xor.b32  	%r1180, %r1179, %r250;
	xor.b32  	%r1181, %r1178, %r249;
	xor.b32  	%r1182, %r1177, %r248;
	xor.b32  	%r1183, %r1176, %r247;
	xor.b32  	%r1184, %r1179, %r1151;
	xor.b32  	%r1185, %r1178, %r1150;
	xor.b32  	%r1186, %r1177, %r1149;
	xor.b32  	%r1187, %r1176, %r1148;
	and.b32  	%r1188, %r1187, %r1183;
	and.b32  	%r1189, %r1186, %r1182;
	and.b32  	%r1190, %r1185, %r1181;
	and.b32  	%r1191, %r1184, %r1180;
	xor.b32  	%r1192, %r1191, %r1179;
	xor.b32  	%r1193, %r1190, %r1178;
	xor.b32  	%r1194, %r1189, %r1177;
	xor.b32  	%r1195, %r1188, %r1176;
	add.s32 	%r1196, %r246, %r1552;
	add.s32 	%r1197, %r245, %r1552;
	add.s32 	%r1198, %r244, %r1552;
	add.s32 	%r1199, %r243, %r1552;
	add.s32 	%r1200, %r1199, %r1195;
	add.s32 	%r1201, %r1198, %r1194;
	add.s32 	%r1202, %r1197, %r1193;
	add.s32 	%r1203, %r1196, %r1192;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1200, 13;
	shr.b32 	%rhs, %r1200, 19;
	add.u32 	%r1204, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1201, 13;
	shr.b32 	%rhs, %r1201, 19;
	add.u32 	%r1205, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1202, 13;
	shr.b32 	%rhs, %r1202, 19;
	add.u32 	%r1206, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1203, 13;
	shr.b32 	%rhs, %r1203, 19;
	add.u32 	%r1207, %lhs, %rhs;
	}
	add.s32 	%r1208, %r247, %r215;
	add.s32 	%r1209, %r248, %r216;
	add.s32 	%r1210, %r249, %r217;
	add.s32 	%r1211, %r250, %r218;
	xor.b32  	%r1212, %r1207, %r1179;
	xor.b32  	%r1213, %r1212, %r1151;
	add.s32 	%r1214, %r1211, %r1213;
	xor.b32  	%r1215, %r1206, %r1178;
	xor.b32  	%r1216, %r1215, %r1150;
	add.s32 	%r1217, %r1210, %r1216;
	xor.b32  	%r1218, %r1205, %r1177;
	xor.b32  	%r1219, %r1218, %r1149;
	add.s32 	%r1220, %r1209, %r1219;
	xor.b32  	%r1221, %r1204, %r1176;
	xor.b32  	%r1222, %r1221, %r1148;
	add.s32 	%r1223, %r1208, %r1222;
	add.s32 	%r1224, %r1223, 1859775393;
	add.s32 	%r1225, %r1220, 1859775393;
	add.s32 	%r1226, %r1217, 1859775393;
	add.s32 	%r1227, %r1214, 1859775393;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1227, 3;
	shr.b32 	%rhs, %r1227, 29;
	add.u32 	%r1228, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1226, 3;
	shr.b32 	%rhs, %r1226, 29;
	add.u32 	%r1229, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1225, 3;
	shr.b32 	%rhs, %r1225, 29;
	add.u32 	%r1230, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1224, 3;
	shr.b32 	%rhs, %r1224, 29;
	add.u32 	%r1231, %lhs, %rhs;
	}
	add.s32 	%r1232, %r1151, %r1553;
	add.s32 	%r1233, %r1150, %r1553;
	add.s32 	%r1234, %r1149, %r1553;
	add.s32 	%r1235, %r1148, %r1553;
	xor.b32  	%r1236, %r1231, %r1204;
	xor.b32  	%r1237, %r1230, %r1205;
	xor.b32  	%r1238, %r1229, %r1206;
	xor.b32  	%r1239, %r1228, %r1207;
	xor.b32  	%r1240, %r1239, %r1179;
	xor.b32  	%r1241, %r1238, %r1178;
	xor.b32  	%r1242, %r1237, %r1177;
	xor.b32  	%r1243, %r1236, %r1176;
	add.s32 	%r1244, %r1235, %r1243;
	add.s32 	%r1245, %r1234, %r1242;
	add.s32 	%r1246, %r1233, %r1241;
	add.s32 	%r1247, %r1232, %r1240;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1247, 9;
	shr.b32 	%rhs, %r1247, 23;
	add.u32 	%r1248, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1246, 9;
	shr.b32 	%rhs, %r1246, 23;
	add.u32 	%r1249, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1245, 9;
	shr.b32 	%rhs, %r1245, 23;
	add.u32 	%r1250, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1244, 9;
	shr.b32 	%rhs, %r1244, 23;
	add.u32 	%r1251, %lhs, %rhs;
	}
	add.s32 	%r1252, %r1179, %r1554;
	add.s32 	%r1253, %r1178, %r1554;
	add.s32 	%r1254, %r1177, %r1554;
	add.s32 	%r1255, %r1176, %r1554;
	xor.b32  	%r1256, %r1251, %r1231;
	xor.b32  	%r1257, %r1250, %r1230;
	xor.b32  	%r1258, %r1249, %r1229;
	xor.b32  	%r1259, %r1248, %r1228;
	xor.b32  	%r1260, %r1259, %r1207;
	xor.b32  	%r1261, %r1258, %r1206;
	xor.b32  	%r1262, %r1257, %r1205;
	xor.b32  	%r1263, %r1256, %r1204;
	add.s32 	%r1264, %r1255, %r1263;
	add.s32 	%r1265, %r1254, %r1262;
	add.s32 	%r1266, %r1253, %r1261;
	add.s32 	%r1267, %r1252, %r1260;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1267, 11;
	shr.b32 	%rhs, %r1267, 21;
	add.u32 	%r1268, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1266, 11;
	shr.b32 	%rhs, %r1266, 21;
	add.u32 	%r1269, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1265, 11;
	shr.b32 	%rhs, %r1265, 21;
	add.u32 	%r1270, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1264, 11;
	shr.b32 	%rhs, %r1264, 21;
	add.u32 	%r1271, %lhs, %rhs;
	}
	add.s32 	%r1272, %r1207, %r1555;
	add.s32 	%r1273, %r1206, %r1555;
	add.s32 	%r1274, %r1205, %r1555;
	add.s32 	%r1275, %r1204, %r1555;
	xor.b32  	%r1276, %r1271, %r1251;
	xor.b32  	%r1277, %r1270, %r1250;
	xor.b32  	%r1278, %r1269, %r1249;
	xor.b32  	%r1279, %r1268, %r1248;
	xor.b32  	%r1280, %r1279, %r1228;
	xor.b32  	%r1281, %r1278, %r1229;
	xor.b32  	%r1282, %r1277, %r1230;
	xor.b32  	%r1283, %r1276, %r1231;
	add.s32 	%r1284, %r1275, %r1283;
	add.s32 	%r1285, %r1274, %r1282;
	add.s32 	%r1286, %r1273, %r1281;
	add.s32 	%r1287, %r1272, %r1280;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1287, 15;
	shr.b32 	%rhs, %r1287, 17;
	add.u32 	%r1288, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1286, 15;
	shr.b32 	%rhs, %r1286, 17;
	add.u32 	%r1289, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1285, 15;
	shr.b32 	%rhs, %r1285, 17;
	add.u32 	%r1290, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1284, 15;
	shr.b32 	%rhs, %r1284, 17;
	add.u32 	%r1291, %lhs, %rhs;
	}
	add.s32 	%r1292, %r1228, %r1565;
	add.s32 	%r1293, %r1229, %r1565;
	add.s32 	%r1294, %r1230, %r1565;
	add.s32 	%r1295, %r1231, %r1565;
	xor.b32  	%r1296, %r1291, %r1271;
	xor.b32  	%r1297, %r1290, %r1270;
	xor.b32  	%r1298, %r1289, %r1269;
	xor.b32  	%r1299, %r1288, %r1268;
	xor.b32  	%r1300, %r1299, %r1248;
	xor.b32  	%r1301, %r1298, %r1249;
	xor.b32  	%r1302, %r1297, %r1250;
	xor.b32  	%r1303, %r1296, %r1251;
	add.s32 	%r1304, %r1295, %r1303;
	add.s32 	%r1305, %r1294, %r1302;
	add.s32 	%r1306, %r1293, %r1301;
	add.s32 	%r1307, %r1292, %r1300;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1307, 3;
	shr.b32 	%rhs, %r1307, 29;
	add.u32 	%r1308, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1306, 3;
	shr.b32 	%rhs, %r1306, 29;
	add.u32 	%r1309, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1305, 3;
	shr.b32 	%rhs, %r1305, 29;
	add.u32 	%r1310, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1304, 3;
	shr.b32 	%rhs, %r1304, 29;
	add.u32 	%r1311, %lhs, %rhs;
	}
	add.s32 	%r1312, %r1248, %r1556;
	add.s32 	%r1313, %r1249, %r1556;
	add.s32 	%r1314, %r1250, %r1556;
	add.s32 	%r1315, %r1251, %r1556;
	xor.b32  	%r1316, %r1311, %r1291;
	xor.b32  	%r1317, %r1310, %r1290;
	xor.b32  	%r1318, %r1309, %r1289;
	xor.b32  	%r1319, %r1308, %r1288;
	xor.b32  	%r1320, %r1319, %r1268;
	xor.b32  	%r1321, %r1318, %r1269;
	xor.b32  	%r1322, %r1317, %r1270;
	xor.b32  	%r1323, %r1316, %r1271;
	add.s32 	%r1324, %r1315, %r1323;
	add.s32 	%r1325, %r1314, %r1322;
	add.s32 	%r1326, %r1313, %r1321;
	add.s32 	%r1327, %r1312, %r1320;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1327, 9;
	shr.b32 	%rhs, %r1327, 23;
	add.u32 	%r1328, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1326, 9;
	shr.b32 	%rhs, %r1326, 23;
	add.u32 	%r1329, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1325, 9;
	shr.b32 	%rhs, %r1325, 23;
	add.u32 	%r1330, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1324, 9;
	shr.b32 	%rhs, %r1324, 23;
	add.u32 	%r1331, %lhs, %rhs;
	}
	add.s32 	%r1332, %r1268, %r1557;
	add.s32 	%r1333, %r1269, %r1557;
	add.s32 	%r1334, %r1270, %r1557;
	add.s32 	%r1335, %r1271, %r1557;
	xor.b32  	%r1336, %r1331, %r1311;
	xor.b32  	%r1337, %r1330, %r1310;
	xor.b32  	%r1338, %r1329, %r1309;
	xor.b32  	%r1339, %r1328, %r1308;
	xor.b32  	%r1340, %r1339, %r1288;
	xor.b32  	%r1341, %r1338, %r1289;
	xor.b32  	%r1342, %r1337, %r1290;
	xor.b32  	%r1343, %r1336, %r1291;
	add.s32 	%r1344, %r1335, %r1343;
	add.s32 	%r1345, %r1334, %r1342;
	add.s32 	%r1346, %r1333, %r1341;
	add.s32 	%r1347, %r1332, %r1340;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1347, 11;
	shr.b32 	%rhs, %r1347, 21;
	add.u32 	%r1348, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1346, 11;
	shr.b32 	%rhs, %r1346, 21;
	add.u32 	%r1349, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1345, 11;
	shr.b32 	%rhs, %r1345, 21;
	add.u32 	%r1350, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1344, 11;
	shr.b32 	%rhs, %r1344, 21;
	add.u32 	%r1351, %lhs, %rhs;
	}
	add.s32 	%r1352, %r1288, %r1558;
	add.s32 	%r1353, %r1289, %r1558;
	add.s32 	%r1354, %r1290, %r1558;
	add.s32 	%r1355, %r1291, %r1558;
	xor.b32  	%r1356, %r1351, %r1331;
	xor.b32  	%r1357, %r1350, %r1330;
	xor.b32  	%r1358, %r1349, %r1329;
	xor.b32  	%r1359, %r1348, %r1328;
	xor.b32  	%r1360, %r1359, %r1308;
	xor.b32  	%r1361, %r1358, %r1309;
	xor.b32  	%r1362, %r1357, %r1310;
	xor.b32  	%r1363, %r1356, %r1311;
	add.s32 	%r1364, %r1355, %r1363;
	add.s32 	%r1365, %r1354, %r1362;
	add.s32 	%r1366, %r1353, %r1361;
	add.s32 	%r1367, %r1352, %r1360;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1367, 15;
	shr.b32 	%rhs, %r1367, 17;
	add.u32 	%r1368, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1366, 15;
	shr.b32 	%rhs, %r1366, 17;
	add.u32 	%r1369, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1365, 15;
	shr.b32 	%rhs, %r1365, 17;
	add.u32 	%r1370, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1364, 15;
	shr.b32 	%rhs, %r1364, 17;
	add.u32 	%r1371, %lhs, %rhs;
	}
	add.s32 	%r1372, %r1308, %r1566;
	add.s32 	%r1373, %r1309, %r1566;
	add.s32 	%r1374, %r1310, %r1566;
	add.s32 	%r1375, %r1311, %r1566;
	xor.b32  	%r1376, %r1371, %r1351;
	xor.b32  	%r1377, %r1370, %r1350;
	xor.b32  	%r1378, %r1369, %r1349;
	xor.b32  	%r1379, %r1368, %r1348;
	xor.b32  	%r1380, %r1379, %r1328;
	xor.b32  	%r1381, %r1378, %r1329;
	xor.b32  	%r1382, %r1377, %r1330;
	xor.b32  	%r1383, %r1376, %r1331;
	add.s32 	%r1384, %r1375, %r1383;
	add.s32 	%r1385, %r1374, %r1382;
	add.s32 	%r1386, %r1373, %r1381;
	add.s32 	%r1387, %r1372, %r1380;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1387, 3;
	shr.b32 	%rhs, %r1387, 29;
	add.u32 	%r1388, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1386, 3;
	shr.b32 	%rhs, %r1386, 29;
	add.u32 	%r1389, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1385, 3;
	shr.b32 	%rhs, %r1385, 29;
	add.u32 	%r1390, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1384, 3;
	shr.b32 	%rhs, %r1384, 29;
	add.u32 	%r1391, %lhs, %rhs;
	}
	add.s32 	%r1392, %r1328, %r1559;
	add.s32 	%r1393, %r1329, %r1559;
	add.s32 	%r1394, %r1330, %r1559;
	add.s32 	%r1395, %r1331, %r1559;
	xor.b32  	%r1396, %r1391, %r1371;
	xor.b32  	%r1397, %r1390, %r1370;
	xor.b32  	%r1398, %r1389, %r1369;
	xor.b32  	%r1399, %r1388, %r1368;
	xor.b32  	%r1400, %r1399, %r1348;
	xor.b32  	%r1401, %r1398, %r1349;
	xor.b32  	%r1402, %r1397, %r1350;
	xor.b32  	%r1403, %r1396, %r1351;
	add.s32 	%r1404, %r1395, %r1403;
	add.s32 	%r1405, %r1394, %r1402;
	add.s32 	%r1406, %r1393, %r1401;
	add.s32 	%r1407, %r1392, %r1400;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1407, 9;
	shr.b32 	%rhs, %r1407, 23;
	add.u32 	%r1408, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1406, 9;
	shr.b32 	%rhs, %r1406, 23;
	add.u32 	%r1409, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1405, 9;
	shr.b32 	%rhs, %r1405, 23;
	add.u32 	%r1410, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1404, 9;
	shr.b32 	%rhs, %r1404, 23;
	add.u32 	%r1411, %lhs, %rhs;
	}
	add.s32 	%r1412, %r1348, %r1560;
	add.s32 	%r1413, %r1349, %r1560;
	add.s32 	%r1414, %r1350, %r1560;
	add.s32 	%r1415, %r1351, %r1560;
	xor.b32  	%r1416, %r1411, %r1391;
	xor.b32  	%r1417, %r1410, %r1390;
	xor.b32  	%r1418, %r1409, %r1389;
	xor.b32  	%r1419, %r1408, %r1388;
	xor.b32  	%r1420, %r1419, %r1368;
	xor.b32  	%r1421, %r1418, %r1369;
	xor.b32  	%r1422, %r1417, %r1370;
	xor.b32  	%r1423, %r1416, %r1371;
	add.s32 	%r1424, %r1415, %r1423;
	add.s32 	%r1425, %r1414, %r1422;
	add.s32 	%r1426, %r1413, %r1421;
	add.s32 	%r1427, %r1412, %r1420;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1427, 11;
	shr.b32 	%rhs, %r1427, 21;
	add.u32 	%r1428, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1426, 11;
	shr.b32 	%rhs, %r1426, 21;
	add.u32 	%r1429, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1425, 11;
	shr.b32 	%rhs, %r1425, 21;
	add.u32 	%r1430, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1424, 11;
	shr.b32 	%rhs, %r1424, 21;
	add.u32 	%r1431, %lhs, %rhs;
	}
	add.s32 	%r1432, %r1368, %r1561;
	add.s32 	%r1433, %r1369, %r1561;
	add.s32 	%r1434, %r1370, %r1561;
	add.s32 	%r1435, %r1371, %r1561;
	xor.b32  	%r1436, %r1431, %r1411;
	xor.b32  	%r1437, %r1430, %r1410;
	xor.b32  	%r1438, %r1429, %r1409;
	xor.b32  	%r1439, %r1428, %r1408;
	xor.b32  	%r1440, %r1439, %r1388;
	xor.b32  	%r1441, %r1438, %r1389;
	xor.b32  	%r1442, %r1437, %r1390;
	xor.b32  	%r1443, %r1436, %r1391;
	add.s32 	%r1444, %r1435, %r1443;
	add.s32 	%r1445, %r1434, %r1442;
	add.s32 	%r1446, %r1433, %r1441;
	add.s32 	%r1447, %r1432, %r1440;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1447, 15;
	shr.b32 	%rhs, %r1447, 17;
	add.u32 	%r1448, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1446, 15;
	shr.b32 	%rhs, %r1446, 17;
	add.u32 	%r1449, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1445, 15;
	shr.b32 	%rhs, %r1445, 17;
	add.u32 	%r1450, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1444, 15;
	shr.b32 	%rhs, %r1444, 17;
	add.u32 	%r1451, %lhs, %rhs;
	}
	add.s32 	%r1452, %r1388, %r1567;
	add.s32 	%r1453, %r1389, %r1567;
	add.s32 	%r1454, %r1390, %r1567;
	add.s32 	%r1455, %r1391, %r1567;
	xor.b32  	%r1456, %r1451, %r1431;
	xor.b32  	%r1457, %r1450, %r1430;
	xor.b32  	%r1458, %r1449, %r1429;
	xor.b32  	%r1459, %r1448, %r1428;
	xor.b32  	%r1460, %r1459, %r1408;
	xor.b32  	%r1461, %r1458, %r1409;
	xor.b32  	%r1462, %r1457, %r1410;
	xor.b32  	%r1463, %r1456, %r1411;
	add.s32 	%r1464, %r1455, %r1463;
	add.s32 	%r1465, %r1454, %r1462;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1465, 3;
	shr.b32 	%rhs, %r1465, 29;
	add.u32 	%r251, %lhs, %rhs;
	}
	add.s32 	%r1466, %r1453, %r1461;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1466, 3;
	shr.b32 	%rhs, %r1466, 29;
	add.u32 	%r252, %lhs, %rhs;
	}
	add.s32 	%r1467, %r1452, %r1460;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1467, 3;
	shr.b32 	%rhs, %r1467, 29;
	add.u32 	%r253, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1464, 3;
	shr.b32 	%rhs, %r1464, 29;
	add.u32 	%r1468, %lhs, %rhs;
	}
	add.s32 	%r1469, %r1408, %r1562;
	add.s32 	%r1470, %r1409, %r1562;
	add.s32 	%r1471, %r1410, %r1562;
	add.s32 	%r1472, %r1411, %r1562;
	xor.b32  	%r1473, %r1468, %r1451;
	xor.b32  	%r1474, %r251, %r1450;
	xor.b32  	%r1475, %r252, %r1449;
	xor.b32  	%r1476, %r253, %r1448;
	xor.b32  	%r1477, %r1476, %r1428;
	xor.b32  	%r1478, %r1475, %r1429;
	xor.b32  	%r1479, %r1474, %r1430;
	xor.b32  	%r1480, %r1473, %r1431;
	add.s32 	%r1481, %r1472, %r1480;
	add.s32 	%r1482, %r1471, %r1479;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1482, 9;
	shr.b32 	%rhs, %r1482, 23;
	add.u32 	%r254, %lhs, %rhs;
	}
	add.s32 	%r1483, %r1470, %r1478;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1483, 9;
	shr.b32 	%rhs, %r1483, 23;
	add.u32 	%r255, %lhs, %rhs;
	}
	add.s32 	%r1484, %r1469, %r1477;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1484, 9;
	shr.b32 	%rhs, %r1484, 23;
	add.u32 	%r256, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1481, 9;
	shr.b32 	%rhs, %r1481, 23;
	add.u32 	%r1485, %lhs, %rhs;
	}
	add.s32 	%r1486, %r1428, %r1563;
	add.s32 	%r1487, %r1429, %r1563;
	add.s32 	%r1488, %r1430, %r1563;
	add.s32 	%r1489, %r1431, %r1563;
	xor.b32  	%r1490, %r1485, %r1468;
	xor.b32  	%r1491, %r254, %r251;
	xor.b32  	%r1492, %r255, %r252;
	xor.b32  	%r1493, %r256, %r253;
	xor.b32  	%r1494, %r1493, %r1448;
	xor.b32  	%r1495, %r1492, %r1449;
	xor.b32  	%r1496, %r1491, %r1450;
	xor.b32  	%r1497, %r1490, %r1451;
	add.s32 	%r1498, %r1489, %r1497;
	add.s32 	%r1499, %r1488, %r1496;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1499, 11;
	shr.b32 	%rhs, %r1499, 21;
	add.u32 	%r257, %lhs, %rhs;
	}
	add.s32 	%r1500, %r1487, %r1495;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1500, 11;
	shr.b32 	%rhs, %r1500, 21;
	add.u32 	%r258, %lhs, %rhs;
	}
	add.s32 	%r1501, %r1486, %r1494;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1501, 11;
	shr.b32 	%rhs, %r1501, 21;
	add.u32 	%r259, %lhs, %rhs;
	}
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1498, 11;
	shr.b32 	%rhs, %r1498, 21;
	add.u32 	%r1502, %lhs, %rhs;
	}
	add.s32 	%r1503, %r1448, %r1564;
	add.s32 	%r1504, %r1449, %r1564;
	add.s32 	%r1505, %r1450, %r1564;
	add.s32 	%r1506, %r1451, %r1564;
	xor.b32  	%r1507, %r1502, %r1485;
	xor.b32  	%r1508, %r257, %r254;
	xor.b32  	%r1509, %r258, %r255;
	xor.b32  	%r1510, %r259, %r256;
	xor.b32  	%r1511, %r1510, %r253;
	xor.b32  	%r1512, %r1509, %r252;
	xor.b32  	%r1513, %r1508, %r251;
	xor.b32  	%r1514, %r1507, %r1468;
	add.s32 	%r1515, %r1506, %r1514;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1515, 15;
	shr.b32 	%rhs, %r1515, 17;
	add.u32 	%r1516, %lhs, %rhs;
	}
	add.s32 	%r1517, %r1505, %r1513;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1517, 15;
	shr.b32 	%rhs, %r1517, 17;
	add.u32 	%r260, %lhs, %rhs;
	}
	add.s32 	%r1518, %r1504, %r1512;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1518, 15;
	shr.b32 	%rhs, %r1518, 17;
	add.u32 	%r261, %lhs, %rhs;
	}
	add.s32 	%r1519, %r1503, %r1511;
	{
	.reg .b32 %lhs;
	.reg .b32 %rhs;
	shl.b32 	%lhs, %r1519, 15;
	shr.b32 	%rhs, %r1519, 17;
	add.u32 	%r262, %lhs, %rhs;
	}
	setp.eq.s32	%p24, %r1468, %r5;
	setp.eq.s32	%p25, %r1485, %r4;
	and.pred  	%p26, %p24, %p25;
	setp.eq.s32	%p27, %r1502, %r3;
	and.pred  	%p28, %p26, %p27;
	setp.eq.s32	%p29, %r1516, %r2;
	and.pred  	%p30, %p28, %p29;
	@!%p30 bra 	BB6_11;
	bra.uni 	BB6_7;

BB6_7:
	mul.wide.u32 	%rd13, %r274, 4;
	add.s64 	%rd14, %rd5, %rd13;
	atom.global.add.u32 	%r1520, [%rd14], 1;
	setp.ne.s32	%p31, %r1520, 0;
	@%p31 bra 	BB6_11;

	atom.global.add.u32 	%r263, [%rd6], 1;
	setp.lt.u32	%p32, %r263, %r273;
	@%p32 bra 	BB6_10;
	bra.uni 	BB6_9;

BB6_10:
	mul.wide.u32 	%rd15, %r263, 20;
	add.s64 	%rd16, %rd3, %rd15;
	st.global.u32 	[%rd16], %r271;
	mov.u32 	%r1522, 0;
	st.global.u32 	[%rd16+4], %r1522;
	st.global.u32 	[%rd16+8], %r274;
	st.global.u32 	[%rd16+12], %r1;
	st.global.u32 	[%rd16+16], %r1568;
	bra.uni 	BB6_11;

BB6_9:
	atom.global.add.u32 	%r1521, [%rd6], -1;

BB6_11:
	setp.eq.s32	%p33, %r251, %r5;
	setp.eq.s32	%p34, %r254, %r4;
	and.pred  	%p35, %p33, %p34;
	setp.eq.s32	%p36, %r257, %r3;
	and.pred  	%p37, %p35, %p36;
	setp.eq.s32	%p38, %r260, %r2;
	and.pred  	%p39, %p37, %p38;
	add.s32 	%r264, %r1568, 1;
	setp.lt.u32	%p40, %r264, %r272;
	and.pred  	%p41, %p39, %p40;
	@!%p41 bra 	BB6_16;
	bra.uni 	BB6_12;

BB6_12:
	mul.wide.u32 	%rd17, %r274, 4;
	add.s64 	%rd18, %rd5, %rd17;
	atom.global.add.u32 	%r1523, [%rd18], 1;
	setp.ne.s32	%p42, %r1523, 0;
	@%p42 bra 	BB6_16;

	atom.global.add.u32 	%r265, [%rd6], 1;
	setp.lt.u32	%p43, %r265, %r273;
	@%p43 bra 	BB6_15;
	bra.uni 	BB6_14;

BB6_15:
	mul.wide.u32 	%rd19, %r265, 20;
	add.s64 	%rd20, %rd3, %rd19;
	st.global.u32 	[%rd20], %r271;
	mov.u32 	%r1525, 0;
	st.global.u32 	[%rd20+4], %r1525;
	st.global.u32 	[%rd20+8], %r274;
	st.global.u32 	[%rd20+12], %r1;
	add.s32 	%r1532, %r1568, 1;
	st.global.u32 	[%rd20+16], %r1532;
	bra.uni 	BB6_16;

BB6_14:
	atom.global.add.u32 	%r1524, [%rd6], -1;

BB6_16:
	setp.eq.s32	%p44, %r252, %r5;
	setp.eq.s32	%p45, %r255, %r4;
	and.pred  	%p46, %p44, %p45;
	setp.eq.s32	%p47, %r258, %r3;
	and.pred  	%p48, %p46, %p47;
	setp.eq.s32	%p49, %r261, %r2;
	and.pred  	%p50, %p48, %p49;
	add.s32 	%r266, %r1568, 2;
	setp.lt.u32	%p51, %r266, %r272;
	and.pred  	%p52, %p50, %p51;
	@!%p52 bra 	BB6_21;
	bra.uni 	BB6_17;

BB6_17:
	mul.wide.u32 	%rd21, %r274, 4;
	add.s64 	%rd22, %rd5, %rd21;
	atom.global.add.u32 	%r1526, [%rd22], 1;
	setp.ne.s32	%p53, %r1526, 0;
	@%p53 bra 	BB6_21;

	atom.global.add.u32 	%r267, [%rd6], 1;
	setp.lt.u32	%p54, %r267, %r273;
	@%p54 bra 	BB6_20;
	bra.uni 	BB6_19;

BB6_20:
	mul.wide.u32 	%rd23, %r267, 20;
	add.s64 	%rd24, %rd3, %rd23;
	st.global.u32 	[%rd24], %r271;
	mov.u32 	%r1528, 0;
	st.global.u32 	[%rd24+4], %r1528;
	st.global.u32 	[%rd24+8], %r274;
	st.global.u32 	[%rd24+12], %r1;
	add.s32 	%r1533, %r1568, 2;
	st.global.u32 	[%rd24+16], %r1533;
	bra.uni 	BB6_21;

BB6_19:
	atom.global.add.u32 	%r1527, [%rd6], -1;

BB6_21:
	setp.eq.s32	%p55, %r253, %r5;
	setp.eq.s32	%p56, %r256, %r4;
	and.pred  	%p57, %p55, %p56;
	setp.eq.s32	%p58, %r259, %r3;
	and.pred  	%p59, %p57, %p58;
	setp.eq.s32	%p60, %r262, %r2;
	and.pred  	%p61, %p59, %p60;
	add.s32 	%r268, %r1568, 3;
	setp.lt.u32	%p62, %r268, %r272;
	and.pred  	%p63, %p61, %p62;
	@!%p63 bra 	BB6_26;
	bra.uni 	BB6_22;

BB6_22:
	mul.wide.u32 	%rd25, %r274, 4;
	add.s64 	%rd26, %rd5, %rd25;
	atom.global.add.u32 	%r1529, [%rd26], 1;
	setp.ne.s32	%p64, %r1529, 0;
	@%p64 bra 	BB6_26;

	atom.global.add.u32 	%r269, [%rd6], 1;
	setp.lt.u32	%p65, %r269, %r273;
	@%p65 bra 	BB6_25;
	bra.uni 	BB6_24;

BB6_25:
	mul.wide.u32 	%rd27, %r269, 20;
	add.s64 	%rd28, %rd3, %rd27;
	st.global.u32 	[%rd28], %r271;
	mov.u32 	%r1531, 0;
	st.global.u32 	[%rd28+4], %r1531;
	st.global.u32 	[%rd28+8], %r274;
	st.global.u32 	[%rd28+12], %r1;
	add.s32 	%r1534, %r1568, 3;
	st.global.u32 	[%rd28+16], %r1534;
	bra.uni 	BB6_26;

BB6_24:
	atom.global.add.u32 	%r1530, [%rd6], -1;

BB6_26:
	add.s32 	%r1568, %r1568, 4;
	setp.lt.u32	%p66, %r1568, %r272;
	@%p66 bra 	BB6_3;

BB6_27:
	ret;
}


  