Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr 30 06:39:32 2019
| Host         : DESKTOP-MNL47F2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file adau1761_test_control_sets_placed.rpt
| Design       : adau1761_test
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    18 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|      8 |            4 |
|     10 |            1 |
|     12 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              10 |            2 |
| Yes          | No                    | No                     |            1020 |          138 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              38 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|    Clock Signal    |                              Enable Signal                              |                          Set/Reset Signal                          | Slice Load Count | Bel Load Count |
+--------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0          | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[0]_i_1_n_0     |                1 |              2 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_sda_t_i_1_n_0            |                                                                    |                1 |              2 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_scl_i_1_n_0              |                                                                    |                1 |              2 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left0               |                                                                    |                1 |              8 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0          |                                                                    |                3 |              8 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0          | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[4]_i_1_n_0     |                2 |              8 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0             |                                                                    |                3 |              8 |
|  i_clocking/CLK_48 |                                                                         | seg[6]_i_1_n_0                                                     |                2 |             10 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0            | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0       |                2 |             12 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0          |                                                                    |                4 |             16 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last             | Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[39]_i_1_n_0 |                4 |             16 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0            |                                                                    |                4 |             28 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0            |                                                                    |                6 |             32 |
|  i_clocking/CLK_48 |                                                                         |                                                                    |               14 |             36 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2s_data_interface/audio_l_out[23]_i_1_n_0 |                                                                    |               17 |             96 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last             |                                                                    |               21 |            100 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in[126]_i_1_n_0      |                                                                    |               15 |            104 |
|  i_clocking/CLK_48 | Inst_adau1761_izedboard/Inst_i2s_data_interface/enable                  |                                                                    |               84 |            912 |
+--------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+------------------+----------------+


