{"vcs1":{"timestamp_begin":1728231137.910580887, "rt":9.39, "ut":8.10, "st":0.43}}
{"vcselab":{"timestamp_begin":1728231147.362088863, "rt":1.11, "ut":0.37, "st":0.19}}
{"link":{"timestamp_begin":1728231148.538111299, "rt":0.43, "ut":0.16, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728231137.391919682}
{"VCS_COMP_START_TIME": 1728231137.391919682}
{"VCS_COMP_END_TIME": 1728231150.454170403}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 368476}}
{"stitch_vcselab": {"peak_mem": 239828}}
