
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 302.082 ; gain = 71.555
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 461.242 ; gain = 107.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_SLAVE.v:70]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:82]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nfYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_dadd_64ns_64nfYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_2_full_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_dadd_2_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_dadd_2_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_2_full_dsp_64' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_dadd_2_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nfYi' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_dadd_64ns_64nfYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dmul_64ns_64ng8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_dmul_64ns_64ng8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dmul_2_max_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_dmul_2_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_dmul_2_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dmul_2_max_dsp_64' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_dmul_2_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dmul_64ns_64ng8j' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_dmul_64ns_64ng8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitodp_32s_64hbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_sitodp_32s_64hbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitodp_1_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_sitodp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_sitodp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitodp_1_no_dsp_32' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_sitodp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitodp_32s_64hbi' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_sitodp_32s_64hbi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2127]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2133]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2137]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2149]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2165]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2297]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2471]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2491]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage31 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage32 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage33 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage34 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage35 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage36 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage37 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage38 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage39 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage40 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage41 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage42 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage43 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage44 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage45 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage46 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage47 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage48 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage49 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage50 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage51 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage52 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage53 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage54 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage55 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage56 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage57 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage58 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage59 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage60 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage61 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage62 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage63 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage64 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage65 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage66 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage67 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage68 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage69 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage70 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage71 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage72 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage73 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage74 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage75 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage76 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage77 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage78 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage79 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage80 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage81 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage82 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage83 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage84 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage85 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage86 bound to: 160'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage87 bound to: 160'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage88 bound to: 160'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage89 bound to: 160'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage90 bound to: 160'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage91 bound to: 160'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage92 bound to: 160'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage93 bound to: 160'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage94 bound to: 160'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage95 bound to: 160'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage96 bound to: 160'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage97 bound to: 160'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage98 bound to: 160'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage99 bound to: 160'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage100 bound to: 160'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage101 bound to: 160'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage102 bound to: 160'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage103 bound to: 160'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage104 bound to: 160'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage105 bound to: 160'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage106 bound to: 160'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage107 bound to: 160'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage108 bound to: 160'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage109 bound to: 160'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage110 bound to: 160'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage111 bound to: 160'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage112 bound to: 160'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage113 bound to: 160'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage114 bound to: 160'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage115 bound to: 160'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage116 bound to: 160'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage117 bound to: 160'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage118 bound to: 160'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage119 bound to: 160'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage120 bound to: 160'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage121 bound to: 160'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage122 bound to: 160'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage123 bound to: 160'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage124 bound to: 160'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage125 bound to: 160'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage126 bound to: 160'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage127 bound to: 160'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage128 bound to: 160'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage129 bound to: 160'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage130 bound to: 160'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage131 bound to: 160'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage132 bound to: 160'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage133 bound to: 160'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage134 bound to: 160'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage135 bound to: 160'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage136 bound to: 160'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage137 bound to: 160'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage138 bound to: 160'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage139 bound to: 160'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage140 bound to: 160'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage141 bound to: 160'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage142 bound to: 160'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage143 bound to: 160'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state602 bound to: 160'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 160'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state605 bound to: 160'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:217]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sibs.v:57]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 4608 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sibs_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sibs.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 4608 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sibs.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sibs_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sibs.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sibs_ram' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sibs' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sibs.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sjbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sjbC.v:57]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sjbC_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sjbC.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sjbC.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sjbC_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sjbC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sjbC_ram' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sjbC' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_sjbC.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_11kbM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mac_muladd_11kbM.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_11kbM_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mac_muladd_11kbM.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_11kbM_DSP48_1' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mac_muladd_11kbM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_11kbM' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mac_muladd_11kbM.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:8896]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11398]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11416]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11420]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11426]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11432]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11436]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11456]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:11458]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:12362]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13910]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13918]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13922]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13958]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13960]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:80]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_3_s_A_lbW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s_A_lbW.v:57]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 18432 - type: integer 
	Parameter AddressWidth bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_3_s_A_lbW_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s_A_lbW.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
	Parameter MEM_SIZE bound to: 18432 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s_A_lbW.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_3_s_A_lbW_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s_A_lbW.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_3_s_A_lbW_ram' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s_A_lbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_3_s_A_lbW' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s_A_lbW.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1433]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1437]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1441]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1449]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1453]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1457]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1461]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1481]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1497]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1503]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1577]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1579]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1661]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1735]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1739]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_3_s' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:82]
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s_A_V_mb6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_A_V_mb6.v:57]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s_A_V_mb6_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_A_V_mb6.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_A_V_mb6.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_2048_64_s_A_V_mb6_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_A_V_mb6.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s_A_V_mb6_ram' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_A_V_mb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s_A_V_mb6' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_A_V_mb6.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s_B_V_CeG' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_B_V_CeG.v:57]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 8192 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_2048_64_s_B_V_CeG_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_B_V_CeG.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 8192 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_B_V_CeG.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_2048_64_s_B_V_CeG_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_B_V_CeG.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s_B_V_CeG_ram' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_B_V_CeG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s_B_V_CeG' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s_B_V_CeG.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nShg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_dadd_64ns_64nShg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_2_no_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_2_no_dsp_64' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/ip/cnn_ap_dadd_2_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nShg' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_dadd_64ns_64nShg.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_1632_10_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mux_1632_10_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 10 - type: integer 
	Parameter din5_WIDTH bound to: 10 - type: integer 
	Parameter din6_WIDTH bound to: 10 - type: integer 
	Parameter din7_WIDTH bound to: 10 - type: integer 
	Parameter din8_WIDTH bound to: 10 - type: integer 
	Parameter din9_WIDTH bound to: 10 - type: integer 
	Parameter din10_WIDTH bound to: 10 - type: integer 
	Parameter din11_WIDTH bound to: 10 - type: integer 
	Parameter din12_WIDTH bound to: 10 - type: integer 
	Parameter din13_WIDTH bound to: 10 - type: integer 
	Parameter din14_WIDTH bound to: 10 - type: integer 
	Parameter din15_WIDTH bound to: 10 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_1632_10_1_1' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mux_1632_10_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:2804]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:3024]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:3030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:3034]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:3052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:3056]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:3066]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:3088]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:1459]
INFO: [Synth 8-6155] done synthesizing module 'FC_2048_64_s' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:82]
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s_A_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_A_V_3_0.v:57]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s_A_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_A_V_3_0.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_A_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_64_10_s_A_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_A_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s_A_V_3_0_ram' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_A_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s_A_V_3_0' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_A_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s_B_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_B_V_3_0.v:57]
	Parameter DataWidth bound to: 10 - type: integer 
	Parameter AddressRange bound to: 160 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_64_10_s_B_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_B_V_3_0.v:9]
	Parameter DWIDTH bound to: 10 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 160 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_B_V_3_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_64_10_s_B_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_B_V_3_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s_B_V_3_0_ram' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_B_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s_B_V_3_0' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s_B_V_3_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_432_10_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mux_432_10_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter din3_WIDTH bound to: 10 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_432_10_1_1' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mux_432_10_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:1547]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:1765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:1771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:1775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:1793]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:1797]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:1805]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:1821]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_10_s' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state14 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_MASTER.v:62]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d28_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/fifo_w16_d28_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d28_A_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/fifo_w16_d28_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DEPTH bound to: 6'b011100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d28_A_shiftReg' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/fifo_w16_d28_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d28_A' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/fifo_w16_d28_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Thq' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Conv_1_Thq.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Thq_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Conv_1_Thq.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Thq_shiftReg' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Conv_1_Thq.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Thq' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Conv_1_Thq.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16UhA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Conv_16UhA.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16UhA_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Conv_16UhA.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16UhA_shiftReg' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Conv_16UhA.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16UhA' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Conv_16UhA.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32VhK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Pool_32VhK.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32VhK_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Pool_32VhK.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32VhK_shiftReg' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Pool_32VhK.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32VhK' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_Pool_32VhK.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_2048WhU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_FC_2048WhU.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_2048WhU_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_FC_2048WhU.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_2048WhU_shiftReg' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_FC_2048WhU.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_2048WhU' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_FC_2048WhU.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_64_1Xh4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_FC_64_1Xh4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_64_1Xh4_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_FC_64_1Xh4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_64_1Xh4_shiftReg' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_FC_64_1Xh4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_64_1Xh4' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_FC_64_1Xh4.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAYie' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_AXI_DMAYie.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAYie_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_AXI_DMAYie.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAYie_shiftReg' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_AXI_DMAYie.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAYie' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/start_for_AXI_DMAYie.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[31]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[30]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[29]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[28]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[27]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[26]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[25]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[24]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[23]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[22]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[21]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[20]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[19]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[18]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[17]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[16]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[15]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[14]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[13]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[12]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[11]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[10]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[9]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[8]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[7]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[6]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[5]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[4]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[3]
WARNING: [Synth 8-3331] design cnn_mux_432_10_1_1 has unconnected port din4[2]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized88 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized14 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized90 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:16 . Memory (MB): peak = 717.879 ; gain = 364.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 717.879 ; gain = 364.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:11 ; elapsed = 00:01:21 . Memory (MB): peak = 717.879 ; gain = 364.230
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2446 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  FDE => FDRE: 10 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1206.656 ; gain = 12.348
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 1206.656 ; gain = 853.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 1206.656 ; gain = 853.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 1206.656 ; gain = 853.008
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_147_0_3_mid2_reg_1786_reg[1:0]' into 'tmp_88_mid2_reg_1780_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2329]
INFO: [Synth 8-4471] merging register 'tmp_147_0_6_mid2_reg_1793_reg[1:0]' into 'tmp_88_mid2_reg_1780_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:2341]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1242]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1240]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1238]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1236]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_151_0_7_reg_1929_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1026]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_151_0_8_reg_1934_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1027]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_151_0_5_reg_1919_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1024]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_151_0_6_reg_1924_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1025]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_88_mid2_reg_1780_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:980]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_376_reg_1758_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:979]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_69_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_734_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1571_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1589_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_752_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_831_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_69_fu_562_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_734_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1571_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1589_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_752_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_831_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_147_0_3_mid_fu_809_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_72_reg_9670_reg[3:0]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13970]
INFO: [Synth 8-4471] merging register 'tmp_119_0_1_cast1997_reg_10214_reg[11:10]' into 'tmp_65_cast2000_cast_reg_10182_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13342]
INFO: [Synth 8-4471] merging register 'tmp_119_0_2_cast1994_reg_10246_reg[11:10]' into 'tmp_65_cast2000_cast_reg_10182_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13400]
INFO: [Synth 8-4471] merging register 'tmp_119_0_3_cast1991_reg_10278_reg[11:10]' into 'tmp_65_cast2000_cast_reg_10182_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13462]
INFO: [Synth 8-4471] merging register 'tmp_119_0_4_cast1988_reg_10305_reg[11:10]' into 'tmp_65_cast2000_cast_reg_10182_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13524]
INFO: [Synth 8-4471] merging register 'tmp_119_0_5_cast1985_reg_10337_reg[11:10]' into 'tmp_65_cast2000_cast_reg_10182_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13586]
INFO: [Synth 8-4471] merging register 'tmp_119_0_6_cast1982_reg_10369_reg[11:10]' into 'tmp_65_cast2000_cast_reg_10182_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13648]
INFO: [Synth 8-4471] merging register 'tmp_119_0_7_cast1979_reg_10401_reg[11:10]' into 'tmp_65_cast2000_cast_reg_10182_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13710]
INFO: [Synth 8-4471] merging register 'tmp_119_0_8_cast1976_reg_10428_reg[11:10]' into 'tmp_65_cast2000_cast_reg_10182_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13772]
INFO: [Synth 8-4471] merging register 'tmp_119_0_1_cast2_reg_10964_reg[12:10]' into 'tmp_65_cast2_reg_10931_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13354]
INFO: [Synth 8-4471] merging register 'tmp_119_0_2_cast2_reg_10997_reg[12:10]' into 'tmp_65_cast2_reg_10931_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13412]
INFO: [Synth 8-4471] merging register 'tmp_119_0_3_cast2_reg_11030_reg[12:10]' into 'tmp_65_cast2_reg_10931_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13474]
INFO: [Synth 8-4471] merging register 'tmp_119_0_4_cast2_reg_11063_reg[12:10]' into 'tmp_65_cast2_reg_10931_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13536]
INFO: [Synth 8-4471] merging register 'tmp_119_0_5_cast2_reg_11096_reg[12:10]' into 'tmp_65_cast2_reg_10931_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13598]
INFO: [Synth 8-4471] merging register 'tmp_119_0_6_cast2_reg_11129_reg[12:10]' into 'tmp_65_cast2_reg_10931_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13660]
INFO: [Synth 8-4471] merging register 'tmp_119_0_7_cast2_reg_11162_reg[12:10]' into 'tmp_65_cast2_reg_10931_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13722]
INFO: [Synth 8-4471] merging register 'tmp_119_0_8_cast2_reg_11195_reg[12:10]' into 'tmp_65_cast2_reg_10931_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13784]
INFO: [Synth 8-4471] merging register 'tmp_65_cast1_reg_12425_reg[13:10]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13316]
INFO: [Synth 8-4471] merging register 'tmp_119_0_1_cast1_reg_12458_reg[13:10]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13376]
INFO: [Synth 8-4471] merging register 'tmp_119_0_2_cast1_reg_12491_reg[13:10]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13438]
INFO: [Synth 8-4471] merging register 'tmp_119_0_3_cast1_reg_12524_reg[13:10]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13500]
INFO: [Synth 8-4471] merging register 'tmp_119_0_4_cast1_reg_12557_reg[13:10]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13562]
INFO: [Synth 8-4471] merging register 'tmp_119_0_5_cast1_reg_12590_reg[13:10]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13624]
INFO: [Synth 8-4471] merging register 'tmp_119_0_6_cast1_reg_12623_reg[13:10]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13686]
INFO: [Synth 8-4471] merging register 'tmp_119_0_7_cast1_reg_12656_reg[13:10]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13748]
INFO: [Synth 8-4471] merging register 'tmp_119_0_8_cast1_reg_12689_reg[13:10]' into 'tmp_68_reg_9651_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:13810]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_82_reg_9958_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:3933]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_72_reg_9670_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:3853]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_92_reg_10165_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4315]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_102_reg_10455_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4377]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_10682_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4433]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_122_reg_10914_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4488]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_132_reg_11223_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4551]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_142_reg_11460_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4607]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_152_reg_11697_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4662]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_162_reg_11934_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4717]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_172_reg_12171_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4772]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_182_reg_12408_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:3982]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_192_reg_12717_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4046]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_202_reg_12954_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4101]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_212_reg_13191_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4156]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_222_reg_13428_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:4211]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_2871_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_47_fu_2876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2924_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_2995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_9361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9379_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2942_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_9407_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_3013_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3084_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element A_V_3_load_143_reg_13675_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:3796]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_load_143_reg_13680_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:3797]
INFO: [Synth 8-5546] ROM "tmp_s_fu_2871_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_47_fu_2876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2924_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_2995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_9361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9379_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2942_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_9407_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_3013_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3084_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_34_3_mid2_reg_1387_reg[2:0]' into 'tmp_12_mid2_reg_1381_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1689]
INFO: [Synth 8-4471] merging register 'tmp_34_6_mid2_reg_1394_reg[2:0]' into 'tmp_12_mid2_reg_1381_reg[2:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1695]
INFO: [Synth 8-4471] merging register 'ib_cast_reg_1406_reg[10:5]' into 'tmp_16_reg_1362_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1689]
INFO: [Synth 8-4471] merging register 'tmp_36_1_cast_reg_1428_reg[10:5]' into 'tmp_16_reg_1362_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1691]
INFO: [Synth 8-4471] merging register 'tmp_36_2_cast_reg_1445_reg[10:5]' into 'tmp_16_reg_1362_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:1693]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:848]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:846]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:844]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:842]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:840]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_1509_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:697]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_28_reg_1514_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:698]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_29_reg_1519_reg' and it is trimmed from '16' to '15' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:699]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1362_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:759]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_623_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_410_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_428_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_623_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_410_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_605_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_428_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_34_3_mid_fu_691_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1231_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_31_fu_1236_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_1284_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1349_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_1361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1768_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1379_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_549_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_16_fu_554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_643_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_972_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_673_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/fifo_w16_d28_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:50 ; elapsed = 00:03:12 . Memory (MB): peak = 1206.656 ; gain = 853.008
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_2_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized46) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized46) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_1_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_dadd_64ns_64nShg:/cnn_ap_dadd_2_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart__31            |           1|     46909|
|2     |Conv_16_26_32_3_s__GB1 |           1|      6400|
|3     |Conv_16_26_32_3_s__GB2 |           1|      9143|
|4     |Conv_16_26_32_3_s__GB3 |           1|     12081|
|5     |Conv_16_26_32_3_s__GB4 |           1|     15083|
|6     |Conv_16_26_32_3_s__GB5 |           1|     33935|
|7     |Conv_16_26_32_3_s__GB6 |           1|     15712|
|8     |cnn__GCB0              |           1|     23420|
|9     |cnn__GCB1              |           1|     22270|
|10    |cnn__GCB2              |           1|     30184|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cnn_dmul_64ns_64ng8j_U26/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dmul_64ns_64ng8j_U26/din1_buf1_reg[51] )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__1.
INFO: [Synth 8-3886] merging instance 'tmp_152_reg_11697_reg[0]' (FD) to 'tmp_222_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_152_reg_11697_reg[1]' (FD) to 'tmp_222_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_152_reg_11697_reg[2]' (FD) to 'tmp_222_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_72_reg_9670_reg[4]' (FDE) to 'tmp_68_reg_9651_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_72_reg_9670_reg[5]' (FDE) to 'tmp_68_reg_9651_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_222_reg_13428_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_222_reg_13428_reg[3] )
INFO: [Synth 8-5546] ROM "exitcond5_fu_2942_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9379_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_47_fu_2876_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_2871_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2924_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_9361_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element j2_mid2_reg_9621_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:3865]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_60_reg_9556_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:6272]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_66_reg_9566_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:3488]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_62_reg_9561_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_16_26_32_3_s.v:3476]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mac_muladd_11kbM.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/cnn_mac_muladd_11kbM.v:26]
DSP Report: Generating DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p, operation Mode is: C'+(A:0x2a4)*B2.
DSP Report: register B is absorbed into DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p.
DSP Report: operator cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p is absorbed into DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p.
DSP Report: operator cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/m is absorbed into DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p.
DSP Report: Generating DSP tmp3_reg_9584_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_66_reg_9566_reg is absorbed into DSP tmp3_reg_9584_reg.
DSP Report: register tmp_V_60_reg_9556_reg is absorbed into DSP tmp3_reg_9584_reg.
DSP Report: register tmp3_reg_9584_reg is absorbed into DSP tmp3_reg_9584_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U30/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_9584_reg.
DSP Report: Generating DSP tmp2_reg_9579_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_62_reg_9561_reg is absorbed into DSP tmp2_reg_9579_reg.
DSP Report: register tmp_V_60_reg_9556_reg is absorbed into DSP tmp2_reg_9579_reg.
DSP Report: register tmp2_reg_9579_reg is absorbed into DSP tmp2_reg_9579_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U29/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_9579_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_2995_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_3013_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'ib_cast_reg_9705_reg[4]' (FDE) to 'ib_mid2_reg_9687_reg[4]'
INFO: [Synth 8-3886] merging instance 'ib_cast_reg_9705_reg[3]' (FDE) to 'ib_mid2_reg_9687_reg[3]'
INFO: [Synth 8-3886] merging instance 'ib_cast_reg_9705_reg[0]' (FDE) to 'ib_mid2_reg_9687_reg[0]'
INFO: [Synth 8-3886] merging instance 'ib_cast_reg_9705_reg[1]' (FDE) to 'ib_mid2_reg_9687_reg[1]'
INFO: [Synth 8-3886] merging instance 'ib_cast_reg_9705_reg[2]' (FDE) to 'ib_mid2_reg_9687_reg[2]'
INFO: [Synth 8-3886] merging instance 'ib_cast_reg_9705_reg[5]' (FD) to 'tmp_68_reg_9651_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_65_cast2_reg_10931_reg[10]' (FD) to 'tmp_68_reg_9651_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_65_cast2_reg_10931_reg[11]' (FD) to 'tmp_68_reg_9651_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_65_cast2_reg_10931_reg[12]' (FD) to 'tmp_68_reg_9651_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_65_cast2000_cast_reg_10182_reg[10]' (FD) to 'tmp_68_reg_9651_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_65_cast2000_cast_reg_10182_reg[11]' (FD) to 'tmp_68_reg_9651_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_68_reg_9651_reg[0]' (FD) to 'tmp_68_reg_9651_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_68_reg_9651_reg[1]' (FD) to 'tmp_68_reg_9651_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_68_reg_9651_reg[2]' (FD) to 'tmp_68_reg_9651_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_68_reg_9651_reg[3] )
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_643_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tmp_16_fu_554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_549_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_602_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_972_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_22_reg_1077_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:954]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_28_reg_1087_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:605]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_24_reg_1082_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_64_10_s.v:593]
DSP Report: Generating DSP tmp3_reg_1105_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_28_reg_1087_reg is absorbed into DSP tmp3_reg_1105_reg.
DSP Report: register tmp_V_22_reg_1077_reg is absorbed into DSP tmp3_reg_1105_reg.
DSP Report: register tmp3_reg_1105_reg is absorbed into DSP tmp3_reg_1105_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U64/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1105_reg.
DSP Report: Generating DSP tmp2_reg_1100_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_24_reg_1082_reg is absorbed into DSP tmp2_reg_1100_reg.
DSP Report: register tmp_V_22_reg_1077_reg is absorbed into DSP tmp2_reg_1100_reg.
DSP Report: register tmp2_reg_1100_reg is absorbed into DSP tmp2_reg_1100_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U63/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1100_reg.
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_102_reg_233_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_MASTER.v:540]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_103_reg_239_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_MASTER.v:236]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_106_reg_245_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_MASTER.v:552]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/reg_108_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_MASTER.v:259]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/reg_113_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_MASTER.v:248]
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/reg_113_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_102_reg_233_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp6_reg_256_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U73/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_256_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_103_reg_239_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_102_reg_233_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp5_reg_251_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U72/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_251_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/reg_113_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_106_reg_245_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp3_reg_266_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U75/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_266_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_106_reg_245_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg.
DSP Report: register AXI_DMA_MASTER_U0/reg_108_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp2_reg_261_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U74/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_261_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/k_mid2_reg_1169_reg[0]' (FDE) to 'FC_64_10_U0/tmp_52_reg_1200_reg[0]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/k_mid2_reg_1169_reg[1]' (FDE) to 'FC_64_10_U0/tmp_52_reg_1200_reg[1]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[30]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[29]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[28]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[27]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[26]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[25]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[24]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[23]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[22]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[21]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[20]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[19]' (FDE) to 'FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/din0_buf1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_64_10_U0/cnn_sitodp_32s_64hbi_U59/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_64_10_U0/cnn_dadd_64ns_64nShg_U57/ce_r_reg)
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[63]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[5]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[0]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[1]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[2]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[3]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[4]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[11]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[6]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[7]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[8]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[9]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[10]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[12]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[13]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[14]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[15]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[16]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[17]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[18]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[19]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[20]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[21]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[22]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[22]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[23]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[23]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[24]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[25]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[26]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[27]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[28]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[29]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[30]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[30]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[31]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[31]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[32]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[32]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[33]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[33]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[34]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[34]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[35]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[35]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[36]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[36]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[37]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[37]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[38]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[38]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[39]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[39]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[40]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[40]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[41]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[41]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[42]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[42]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[43]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[43]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[44]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[44]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[45]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[45]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[46]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[46]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[47]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[47]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[48]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[48]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[49]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[49]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[50]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[50]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[52]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[53]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[54]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[54]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[56]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[55]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[51]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[56]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[57]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[57]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[58]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[58]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[59]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[59]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[60]'
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[60]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[61]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/\din1_buf1_reg[61] )
INFO: [Synth 8-3886] merging instance 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[62]' (FDE) to 'FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/din1_buf1_reg[51]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_64_10_U0/cnn_dmul_64ns_64ng8j_U58/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_64_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_DMA_MASTER_U0/ap_done_reg_reg )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized5__1.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[40]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[39]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[38]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[37]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[36]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[35]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[34]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[33]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[32]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module cnn_dadd_64ns_64nShg__1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[40]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[39]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[38]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_41_reg_1882_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:1539]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_47_reg_1892_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:1184]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_43_reg_1887_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/FC_2048_64_s.v:1172]
DSP Report: Generating DSP tmp3_reg_1910_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_47_reg_1892_reg is absorbed into DSP tmp3_reg_1910_reg.
DSP Report: register tmp_V_41_reg_1882_reg is absorbed into DSP tmp3_reg_1910_reg.
DSP Report: register tmp3_reg_1910_reg is absorbed into DSP tmp3_reg_1910_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U50/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1910_reg.
DSP Report: Generating DSP tmp2_reg_1905_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_43_reg_1887_reg is absorbed into DSP tmp2_reg_1905_reg.
DSP Report: register tmp_V_41_reg_1882_reg is absorbed into DSP tmp2_reg_1905_reg.
DSP Report: register tmp2_reg_1905_reg is absorbed into DSP tmp2_reg_1905_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U49/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1905_reg.
WARNING: [Synth 8-6014] Unused sequential element tmp_V_4_reg_1274_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:816]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_10_reg_1284_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:471]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_6_reg_1279_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Pool_32_24_3_s.v:459]
DSP Report: Generating DSP tmp3_reg_1294_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_10_reg_1284_reg is absorbed into DSP tmp3_reg_1294_reg.
DSP Report: register tmp_V_4_reg_1274_reg is absorbed into DSP tmp3_reg_1294_reg.
DSP Report: register tmp3_reg_1294_reg is absorbed into DSP tmp3_reg_1294_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U39/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1294_reg.
DSP Report: Generating DSP tmp2_reg_1289_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_6_reg_1279_reg is absorbed into DSP tmp2_reg_1289_reg.
DSP Report: register tmp_V_4_reg_1274_reg is absorbed into DSP tmp2_reg_1289_reg.
DSP Report: register tmp2_reg_1289_reg is absorbed into DSP tmp2_reg_1289_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U38/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1289_reg.
INFO: [Synth 8-3886] merging instance 'FC_2048_64_U0/k_mid2_reg_1974_reg[3]' (FDE) to 'FC_2048_64_U0/tmp_68_reg_2065_reg[3]'
INFO: [Synth 8-3886] merging instance 'FC_2048_64_U0/k_mid2_reg_1974_reg[2]' (FDE) to 'FC_2048_64_U0/tmp_68_reg_2065_reg[2]'
INFO: [Synth 8-3886] merging instance 'FC_2048_64_U0/k_mid2_reg_1974_reg[1]' (FDE) to 'FC_2048_64_U0/tmp_68_reg_2065_reg[1]'
INFO: [Synth 8-3886] merging instance 'FC_2048_64_U0/k_mid2_reg_1974_reg[0]' (FDE) to 'FC_2048_64_U0/tmp_68_reg_2065_reg[0]'
INFO: [Synth 8-3886] merging instance 'FC_2048_64_U0/cnn_sitodp_32s_64hbi_U45/din0_buf1_reg[30]' (FDE) to 'FC_2048_64_U0/cnn_sitodp_32s_64hbi_U45/din0_buf1_reg[29]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_2048_64_U0/cnn_sitodp_32s_64hbi_U45/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_2048_64_U0/cnn_dadd_64ns_64nShg_U43/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U44/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U44/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_32_24_3_U0/\tmp_16_reg_1362_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_2048_64_U0/cnn_dmul_64ns_64ng8j_U44/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_32_24_3_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_2048_64_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_32_24_3_U0/\tmp_12_mid2_reg_1381_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_32_24_3_U0/\tmp_34_3_mid2_reg_1387_reg[10] )
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_79_reg_1679_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:1198]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_85_reg_1689_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:668]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_81_reg_1684_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/Conv_1_28_16_3_s.v:656]
DSP Report: Generating DSP tmp3_reg_1707_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_85_reg_1689_reg is absorbed into DSP tmp3_reg_1707_reg.
DSP Report: register tmp_V_79_reg_1679_reg is absorbed into DSP tmp3_reg_1707_reg.
DSP Report: register tmp3_reg_1707_reg is absorbed into DSP tmp3_reg_1707_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U17/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1707_reg.
DSP Report: Generating DSP tmp2_reg_1702_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_81_reg_1684_reg is absorbed into DSP tmp2_reg_1702_reg.
DSP Report: register tmp_V_79_reg_1679_reg is absorbed into DSP tmp2_reg_1702_reg.
DSP Report: register tmp2_reg_1702_reg is absorbed into DSP tmp2_reg_1702_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1702_reg.
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_SLAVE.v:241]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_SLAVE.v:468]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_SLAVE.v:230]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_SLAVE.v:218]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/fc4a/hdl/verilog/AXI_DMA_SLAVE.v:480]
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp3_reg_239_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp2_reg_234_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp6_reg_229_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp5_reg_224_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/\tmp_88_mid2_reg_1780_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/\tmp_88_mid2_reg_1780_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/\ib_cast_reg_1805_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Conv_1_28_16_3_U0/cnn_dmul_64ns_64ng8j_U13/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/cnn_dmul_64ns_64ng8j_U13/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_DMA_SLAVE_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:05:14 ; elapsed = 00:07:36 . Memory (MB): peak = 1206.656 ; gain = 853.008
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_14_8/i_14_0/B_V_1_U/Conv_16_26_32_3_sibs_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_14_8/i_14_0/B_V_1_U/Conv_16_26_32_3_sibs_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_14_8/i_14_0/B_V_1_U/Conv_16_26_32_3_sibs_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_64_10_U0/B_V_3_0_U/FC_64_10_s_B_V_3_0_ram_U/i_/B_V_3_0_U/FC_64_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_64_10_U0/B_V_3_1_U/FC_64_10_s_B_V_3_0_ram_U/i_/B_V_3_1_U/FC_64_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_64_10_U0/B_V_3_2_U/FC_64_10_s_B_V_3_0_ram_U/i_/B_V_3_2_U/FC_64_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_64_10_U0/B_V_3_3_U/FC_64_10_s_B_V_3_0_ram_U/i_/B_V_3_3_U/FC_64_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_0_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_0_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_0_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_0_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_0_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_0_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_1_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_1_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_1_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_1_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_1_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_1_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_2_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_2_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_2_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_2_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_2_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_2_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_3_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_3_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_3_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_3_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_3_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_3_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_4_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_4_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_4_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_4_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_4_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_4_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_5_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_5_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_5_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_5_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_5_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_5_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_6_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_6_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_6_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_6_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_6_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_6_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_7_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_7_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_7_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_7_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_7_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_7_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_8_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_8_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_8_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_8_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_8_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_8_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_9_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_9_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_9_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_9_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_9_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_9_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_10_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_10_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_10_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_10_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_10_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_10_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_11_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_11_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_11_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_11_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_11_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_11_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_12_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_12_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_12_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_12_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_12_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_12_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_13_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_13_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_13_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_13_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_13_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_13_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_14_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_14_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_14_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_14_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_14_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_14_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_15_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_15_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_15_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_15_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_2048_64_U0/B_V_2_15_U/FC_2048_64_s_B_V_CeG_ram_U/i_/B_V_2_15_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_2/Conv_1_28_16_3_U0/i_14_0/B_V_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart__31            |           1|     46909|
|2     |Conv_16_26_32_3_s__GB1 |           1|      6400|
|3     |Conv_16_26_32_3_s__GB2 |           1|      9143|
|4     |Conv_16_26_32_3_s__GB3 |           1|     10465|
|5     |Conv_16_26_32_3_s__GB4 |           1|      2564|
|6     |Conv_16_26_32_3_s__GB5 |           1|     26301|
|7     |Conv_16_26_32_3_s__GB6 |           1|      6210|
|8     |cnn__GCB0              |           1|     14278|
|9     |cnn__GCB1              |           1|     19337|
|10    |cnn__GCB2              |           1|     21932|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:49 ; elapsed = 00:08:15 . Memory (MB): peak = 1206.656 ; gain = 853.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_9/\tmp_67_mid2_reg_9693_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_32_3_U0i_14_6/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:10 ; elapsed = 00:08:36 . Memory (MB): peak = 1236.074 ; gain = 882.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart__31            |           1|     46909|
|2     |Conv_16_26_32_3_s__GB1 |           1|      6400|
|3     |Conv_16_26_32_3_s__GB2 |           1|      9143|
|4     |Conv_16_26_32_3_s__GB3 |           1|     10436|
|5     |Conv_16_26_32_3_s__GB4 |           1|      2525|
|6     |Conv_16_26_32_3_s__GB5 |           1|     26301|
|7     |Conv_16_26_32_3_s__GB6 |           1|      6205|
|8     |cnn__GCB0              |           1|     14278|
|9     |cnn__GCB1              |           1|     19337|
|10    |cnn__GCB2              |           1|     21932|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_8/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sibs_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_8/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sibs_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_32_3_U0i_8/Conv_16_26_32_3_U0/B_V_1_U/Conv_16_26_32_3_sibs_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_0_U/FC_64_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_1_U/FC_64_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_2_U/FC_64_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_3_U/FC_64_10_s_B_V_3_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_0_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_0_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_0_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_1_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_1_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_1_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_2_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_2_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_2_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_3_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_3_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_3_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_4_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_4_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_4_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_5_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_5_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_5_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_6_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_6_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_6_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_7_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_7_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_7_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_8_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_8_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_8_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_9_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_9_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_9_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_10_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_10_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_10_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_11_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_11_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_11_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_11_1/B_V_2_12_U/FC_2048_64_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:11 ; elapsed = 00:10:02 . Memory (MB): peak = 1256.449 ; gain = 902.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart__31            |           1|      4339|
|2     |Conv_16_26_32_3_s__GB1 |           1|      6400|
|3     |Conv_16_26_32_3_s__GB2 |           1|      9143|
|4     |Conv_16_26_32_3_s__GB3 |           1|      6102|
|5     |Conv_16_26_32_3_s__GB4 |           1|       871|
|6     |Conv_16_26_32_3_s__GB5 |           1|      7772|
|7     |Conv_16_26_32_3_s__GB6 |           1|      2720|
|8     |cnn__GCB0              |           1|      5915|
|9     |cnn__GCB1              |           1|      9557|
|10    |cnn__GCB2              |           1|      8293|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net AXI_DMA_SLAVE_U0_stream_out_V_V_din[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_25380 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_25381 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_2048_64_U0/A_V_2_0_ce0  is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:32 ; elapsed = 00:10:24 . Memory (MB): peak = 1315.148 ; gain = 961.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:33 ; elapsed = 00:10:24 . Memory (MB): peak = 1315.148 ; gain = 961.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:43 ; elapsed = 00:10:35 . Memory (MB): peak = 1315.148 ; gain = 961.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:44 ; elapsed = 00:10:36 . Memory (MB): peak = 1315.148 ; gain = 961.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:46 ; elapsed = 00:10:38 . Memory (MB): peak = 1315.148 ; gain = 961.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:47 ; elapsed = 00:10:38 . Memory (MB): peak = 1315.148 ; gain = 961.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1516|
|2     |DSP48E1    |     8|
|3     |DSP48E1_1  |     8|
|4     |DSP48E1_10 |    18|
|5     |DSP48E1_2  |     4|
|6     |DSP48E1_3  |     4|
|7     |DSP48E1_4  |     4|
|8     |DSP48E1_5  |     4|
|9     |DSP48E1_6  |     8|
|10    |DSP48E1_7  |    10|
|11    |DSP48E1_8  |     1|
|12    |LUT1       |   767|
|13    |LUT2       |  3163|
|14    |LUT3       |  2474|
|15    |LUT4       |  2869|
|16    |LUT5       |  3432|
|17    |LUT6       | 14286|
|18    |MUXCY      |  1336|
|19    |MUXF7      |   684|
|20    |MUXF8      |   294|
|21    |RAM32M     |     8|
|22    |RAM64M     |  1506|
|23    |RAM64X1D   |   502|
|24    |RAMB18E1   |    17|
|25    |RAMB18E1_1 |     5|
|26    |RAMB36E1   |    34|
|27    |SRL16E     |     2|
|28    |SRLC32E    |    96|
|29    |XORCY      |   850|
|30    |FDE        |    10|
|31    |FDRE       | 28247|
|32    |FDSE       |    69|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:47 ; elapsed = 00:10:38 . Memory (MB): peak = 1315.148 ; gain = 961.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 382 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:35 ; elapsed = 00:09:34 . Memory (MB): peak = 1315.148 ; gain = 472.723
Synthesis Optimization Complete : Time (s): cpu = 00:07:47 ; elapsed = 00:10:41 . Memory (MB): peak = 1315.148 ; gain = 961.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6831 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2496 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 470 instances
  FDE => FDRE: 10 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 8 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1506 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 502 instances

INFO: [Common 17-83] Releasing license: Synthesis
701 Infos, 353 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:16 ; elapsed = 00:11:12 . Memory (MB): peak = 1315.727 ; gain = 973.551
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 1315.727 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1315.727 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1315.727 ; gain = 0.000
