{"vcs1":{"timestamp_begin":1681691248.479232118, "rt":0.73, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681691249.247926014, "rt":1.04, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681691250.308439355, "rt":0.91, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681691248.178466801}
{"VCS_COMP_START_TIME": 1681691248.178466801}
{"VCS_COMP_END_TIME": 1681691251.911127663}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339896}}
{"stitch_vcselab": {"peak_mem": 222604}}
