// Seed: 2256819880
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output reg id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    input id_10,
    input id_11,
    output id_12
    , id_13
);
  type_19(
      1, 1'b0
  ); type_20(
      id_1
  );
  always id_4 <= 1;
endmodule
