INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Final Project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module contUnit
INFO: [VRFC 10-311] analyzing module fwdMuxA
INFO: [VRFC 10-311] analyzing module fwdMuxB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module progCounter
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-311] analyzing module pcAdder
INFO: [VRFC 10-311] analyzing module ifidPipeReg
INFO: [VRFC 10-311] analyzing module regrtMulx
INFO: [VRFC 10-311] analyzing module immExt
INFO: [VRFC 10-311] analyzing module idexePipeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aluMux
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module exeMemPipeReg
INFO: [VRFC 10-311] analyzing module datMem
INFO: [VRFC 10-311] analyzing module memWbPipeReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/Lab 5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wbMux
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol do, assumed default net type wire [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:57]
INFO: [VRFC 10-2458] undeclared symbol foo, assumed default net type wire [C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sources_1/new/datapath.v:75]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/josh/OneDrive/Documents/Penn State/CMPEN 331/Final Project/Final Project.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
