\hypertarget{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields}{}\section{\+\_\+hw\+\_\+lptmr\+\_\+psr\+:\+:\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields Struct Reference}
\label{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields}\index{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields@{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_a3d993db71ade53cda87fdd760944e461}{P\+CS}\+: 2
\item 
uint32\+\_\+t \hyperlink{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_aa55237ba7854cedd71265fcd23be5caa}{P\+B\+YP}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_ac527885cc4bac77eb8aef76aff1d8eb8}{P\+R\+E\+S\+C\+A\+LE}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_a951991bdbc5b80c79a6a9b209fd12ac4}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 25
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields@{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}!P\+B\+YP@{P\+B\+YP}}
\index{P\+B\+YP@{P\+B\+YP}!\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields@{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+B\+YP}{PBYP}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields\+::\+P\+B\+YP}\hypertarget{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_aa55237ba7854cedd71265fcd23be5caa}{}\label{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_aa55237ba7854cedd71265fcd23be5caa}
\mbox{[}2\mbox{]} Prescaler Bypass \index{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields@{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}!P\+CS@{P\+CS}}
\index{P\+CS@{P\+CS}!\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields@{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+CS}{PCS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields\+::\+P\+CS}\hypertarget{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_a3d993db71ade53cda87fdd760944e461}{}\label{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_a3d993db71ade53cda87fdd760944e461}
\mbox{[}1\+:0\mbox{]} Prescaler Clock Select \index{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields@{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}!P\+R\+E\+S\+C\+A\+LE@{P\+R\+E\+S\+C\+A\+LE}}
\index{P\+R\+E\+S\+C\+A\+LE@{P\+R\+E\+S\+C\+A\+LE}!\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields@{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+R\+E\+S\+C\+A\+LE}{PRESCALE}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields\+::\+P\+R\+E\+S\+C\+A\+LE}\hypertarget{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_ac527885cc4bac77eb8aef76aff1d8eb8}{}\label{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_ac527885cc4bac77eb8aef76aff1d8eb8}
\mbox{[}6\+:3\mbox{]} Prescale Value \index{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields@{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields@{\+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+lptmr\+\_\+psr\+::\+\_\+hw\+\_\+lptmr\+\_\+psr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_a951991bdbc5b80c79a6a9b209fd12ac4}{}\label{struct__hw__lptmr__psr_1_1__hw__lptmr__psr__bitfields_a951991bdbc5b80c79a6a9b209fd12ac4}
\mbox{[}31\+:7\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+lptmr.\+h\end{DoxyCompactItemize}
