{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 02:21:56 2013 " "Info: Processing started: Sun Jun 02 02:21:56 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Complete_Clock -c Complete_Clock " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Complete_Clock -c Complete_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "16 Complete_Clock.v(97) " "Warning (10229): Verilog HDL Expression warning at Complete_Clock.v(97): truncated literal to match 16 bits" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complete_Clock.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file Complete_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Complete_Clock " "Info: Found entity 1: Complete_Clock" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 display " "Info: Found entity 2: display" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cp " "Info: Found entity 3: cp" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 90 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_clock.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file top_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_clock " "Info: Found entity 1: top_clock" {  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Divided_Frequency " "Info: Found entity 2: Divided_Frequency" {  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_2to1MUX.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file _2to1MUX.v" { { "Info" "ISGN_ENTITY_NAME" "1 _2to1MUX " "Info: Found entity 1: _2to1MUX" {  } { { "_2to1MUX.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/_2to1MUX.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter24.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter24.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter24 " "Info: Found entity 1: counter24" {  } { { "counter24.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter24.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter60.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter60.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter60 " "Info: Found entity 1: counter60" {  } { { "counter60.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter60.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter6.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter6.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter6 " "Info: Found entity 1: counter6" {  } { { "counter6.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter6.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter10.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter10 " "Info: Found entity 1: counter10" {  } { { "counter10.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter10.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Radio.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Radio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Radio " "Info: Found entity 1: Radio" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Radio.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 Bell.v(35) " "Warning (10229): Verilog HDL Expression warning at Bell.v(35): truncated literal to match 1 bits" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bell.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file Bell.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bell " "Info: Found entity 1: Bell" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 _4comparator " "Info: Found entity 2: _4comparator" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AdjMinKey Complete_Clock.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(37): created implicit net for \"AdjMinKey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AdjHrKey Complete_Clock.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(37): created implicit net for \"AdjHrKey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SetHrKey Complete_Clock.v(43) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(43): created implicit net for \"SetHrKey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SetMinKey Complete_Clock.v(43) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(43): created implicit net for \"SetMinKey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Min Complete_Clock.v(50) " "Warning (10236): Verilog HDL Implicit Net warning at Complete_Clock.v(50): created implicit net for \"Min\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ENP counter60.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at counter60.v(10): created implicit net for \"ENP\"" {  } { { "counter60.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter60.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Complete_Clock " "Info: Elaborating entity \"Complete_Clock\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cp cp:TIM " "Info: Elaborating entity \"cp\" for hierarchy \"cp:TIM\"" {  } { { "Complete_Clock.v" "TIM" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divided_Frequency Divided_Frequency:U0 " "Info: Elaborating entity \"Divided_Frequency\" for hierarchy \"Divided_Frequency:U0\"" {  } { { "Complete_Clock.v" "U0" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter10 Divided_Frequency:U0\|counter10:DU0 " "Info: Elaborating entity \"counter10\" for hierarchy \"Divided_Frequency:U0\|counter10:DU0\"" {  } { { "top_clock.v" "DU0" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_clock top_clock:U1 " "Info: Elaborating entity \"top_clock\" for hierarchy \"top_clock:U1\"" {  } { { "Complete_Clock.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter60 top_clock:U1\|counter60:UT1 " "Info: Elaborating entity \"counter60\" for hierarchy \"top_clock:U1\|counter60:UT1\"" {  } { { "top_clock.v" "UT1" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ENP counter60.v(10) " "Warning (10036): Verilog HDL or VHDL warning at counter60.v(10): object \"ENP\" assigned a value but never read" {  } { { "counter60.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter60.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter6 top_clock:U1\|counter60:UT1\|counter6:U1 " "Info: Elaborating entity \"counter6\" for hierarchy \"top_clock:U1\|counter60:UT1\|counter6:U1\"" {  } { { "counter60.v" "U1" { Text "D:/WORKPLACE/VerilogPRJ/clock/counter60.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter24 top_clock:U1\|counter24:UT3 " "Info: Elaborating entity \"counter24\" for hierarchy \"top_clock:U1\|counter24:UT3\"" {  } { { "top_clock.v" "UT3" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Radio Radio:U2 " "Info: Elaborating entity \"Radio\" for hierarchy \"Radio:U2\"" {  } { { "Complete_Clock.v" "U2" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_500Hz Radio.v(13) " "Warning (10235): Verilog HDL Always Construct warning at Radio.v(13): variable \"_500Hz\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Radio.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "_1kHzIn Radio.v(14) " "Warning (10235): Verilog HDL Always Construct warning at Radio.v(14): variable \"_1kHzIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Radio.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bell Bell:U3 " "Info: Elaborating entity \"Bell\" for hierarchy \"Bell:U3\"" {  } { { "Complete_Clock.v" "U3" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_4comparator Bell:U3\|_4comparator:SU4 " "Info: Elaborating entity \"_4comparator\" for hierarchy \"Bell:U3\|_4comparator:SU4\"" {  } { { "Bell.v" "SU4" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_2to1MUX _2to1MUX:MUX1 " "Info: Elaborating entity \"_2to1MUX\" for hierarchy \"_2to1MUX:MUX1\"" {  } { { "Complete_Clock.v" "MUX1" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:A1 " "Info: Elaborating entity \"display\" for hierarchy \"display:A1\"" {  } { { "Complete_Clock.v" "A1" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BCD1\[7\] GND " "Warning (13410): Pin \"BCD1\[7\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD2\[7\] GND " "Warning (13410): Pin \"BCD2\[7\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[0\] GND " "Warning (13410): Pin \"BCD3\[0\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[1\] VCC " "Warning (13410): Pin \"BCD3\[1\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[2\] VCC " "Warning (13410): Pin \"BCD3\[2\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[3\] VCC " "Warning (13410): Pin \"BCD3\[3\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[4\] VCC " "Warning (13410): Pin \"BCD3\[4\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[5\] VCC " "Warning (13410): Pin \"BCD3\[5\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[6\] VCC " "Warning (13410): Pin \"BCD3\[6\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD3\[7\] GND " "Warning (13410): Pin \"BCD3\[7\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[0\] GND " "Warning (13410): Pin \"BCD4\[0\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[1\] VCC " "Warning (13410): Pin \"BCD4\[1\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[2\] VCC " "Warning (13410): Pin \"BCD4\[2\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[3\] VCC " "Warning (13410): Pin \"BCD4\[3\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[4\] VCC " "Warning (13410): Pin \"BCD4\[4\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[5\] VCC " "Warning (13410): Pin \"BCD4\[5\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[6\] VCC " "Warning (13410): Pin \"BCD4\[6\]\" is stuck at VCC" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD4\[7\] GND " "Warning (13410): Pin \"BCD4\[7\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD5\[7\] GND " "Warning (13410): Pin \"BCD5\[7\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BCD6\[7\] GND " "Warning (13410): Pin \"BCD6\[7\]\" is stuck at GND" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Warning: Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AdjMinkey " "Warning (15610): No output dependent on input pin \"AdjMinkey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AdjHrkey " "Warning (15610): No output dependent on input pin \"AdjHrkey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SetMinkey " "Warning (15610): No output dependent on input pin \"SetMinkey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SetHrkey " "Warning (15610): No output dependent on input pin \"SetHrkey\"" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 17 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "194 " "Info: Implemented 194 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Info: Implemented 49 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "137 " "Info: Implemented 137 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 02:21:58 2013 " "Info: Processing ended: Sun Jun 02 02:21:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 02:21:59 2013 " "Info: Processing started: Sun Jun 02 02:21:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Complete_Clock -c Complete_Clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Complete_Clock -c Complete_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Complete_Clock EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"Complete_Clock\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 57 " "Warning: No exact pin location assignment(s) for 16 pins of 57 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD5\[0\] " "Info: Pin BCD5\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD5[0] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD5\[1\] " "Info: Pin BCD5\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD5[1] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD5\[2\] " "Info: Pin BCD5\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD5[2] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD5\[3\] " "Info: Pin BCD5\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD5[3] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD5\[4\] " "Info: Pin BCD5\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD5[4] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD5\[5\] " "Info: Pin BCD5\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD5[5] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD5\[6\] " "Info: Pin BCD5\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD5[6] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD5\[7\] " "Info: Pin BCD5\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD5[7] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD5[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD6\[0\] " "Info: Pin BCD6\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD6[0] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD6\[1\] " "Info: Pin BCD6\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD6[1] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD6\[2\] " "Info: Pin BCD6\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD6[2] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD6\[3\] " "Info: Pin BCD6\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD6[3] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD6\[4\] " "Info: Pin BCD6\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD6[4] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD6\[5\] " "Info: Pin BCD6\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD6[5] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD6\[6\] " "Info: Pin BCD6\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD6[6] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BCD6\[7\] " "Info: Pin BCD6\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD6[7] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD6[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Complete_Clock.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Complete_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) CP (Rise) setup and hold " "Critical Warning: From CP (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CP~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cp:TIM\|out  " "Info: Automatically promoted node cp:TIM\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Bell:U3\|ALARM_Clock~7 " "Info: Destination node Bell:U3\|ALARM_Clock~7" {  } { { "Bell.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Bell.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bell:U3|ALARM_Clock~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Radio:U2\|Selector0~0 " "Info: Destination node Radio:U2\|Selector0~0" {  } { { "Radio.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Radio.v" 9 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Radio:U2|Selector0~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cp:TIM\|out~0 " "Info: Destination node cp:TIM\|out~0" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 92 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp:TIM|out~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 92 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cp:TIM|out } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_clock:U1\|Equal1  " "Info: Automatically promoted node top_clock:U1\|Equal1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "top_clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/top_clock.v" 17 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_clock:U1|Equal1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nCR~input  " "Info: Automatically promoted node nCR~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 9 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "nCR~input Global Clock " "Info: Pin nCR~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 9 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 0 16 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 11 22 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 11 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 46 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 32 15 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 1 42 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y20 X30_Y29 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 " "Warning: Following 8 pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AdjMinkey 3.3-V LVTTL G4 " "Info: Pin AdjMinkey uses I/O standard 3.3-V LVTTL at G4" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { AdjMinkey } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AdjMinkey" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 15 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdjMinkey } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AdjHrkey 3.3-V LVTTL H6 " "Info: Pin AdjHrkey uses I/O standard 3.3-V LVTTL at H6" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { AdjHrkey } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "AdjHrkey" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 15 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { AdjHrkey } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SetMinkey 3.3-V LVTTL G3 " "Info: Pin SetMinkey uses I/O standard 3.3-V LVTTL at G3" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SetMinkey } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetMinkey" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 17 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetMinkey } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SetHrkey 3.3-V LVTTL F1 " "Info: Pin SetHrkey uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { SetHrkey } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "SetHrkey" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 17 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SetHrkey } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Mode 3.3-V LVTTL J6 " "Info: Pin Mode uses I/O standard 3.3-V LVTTL at J6" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { Mode } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mode" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 26 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mode } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CtrlBell 3.3-V LVTTL H5 " "Info: Pin CtrlBell uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { CtrlBell } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CtrlBell" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 25 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CtrlBell } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nCR 3.3-V LVTTL H2 " "Info: Pin nCR uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { nCR } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "nCR" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 9 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { nCR } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CP 3.3-V LVTTL G21 " "Info: Pin CP uses I/O standard 3.3-V LVTTL at G21" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { CP } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 6 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins must meet Altera requirements for 3.3V, 3.0V, and 2.5V interfaces" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "20 " "Warning: Following 20 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD1\[7\] GND " "Info: Pin BCD1\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD1[7] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD1\[7\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD2\[7\] GND " "Info: Pin BCD2\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD2[7] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD2\[7\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD3\[0\] GND " "Info: Pin BCD3\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD3[0] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD3\[0\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD3\[1\] VCC " "Info: Pin BCD3\[1\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD3[1] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD3\[1\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD3\[2\] VCC " "Info: Pin BCD3\[2\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD3[2] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD3\[2\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD3\[3\] VCC " "Info: Pin BCD3\[3\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD3[3] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD3\[3\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD3\[4\] VCC " "Info: Pin BCD3\[4\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD3[4] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD3\[4\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD3[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD3\[5\] VCC " "Info: Pin BCD3\[5\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD3[5] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD3\[5\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD3[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD3\[6\] VCC " "Info: Pin BCD3\[6\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD3[6] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD3\[6\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD3[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD3\[7\] GND " "Info: Pin BCD3\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD3[7] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD3\[7\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD3[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD4\[0\] GND " "Info: Pin BCD4\[0\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD4[0] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD4\[0\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD4\[1\] VCC " "Info: Pin BCD4\[1\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD4[1] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD4\[1\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD4\[2\] VCC " "Info: Pin BCD4\[2\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD4[2] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD4\[2\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD4\[3\] VCC " "Info: Pin BCD4\[3\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD4[3] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD4\[3\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD4\[4\] VCC " "Info: Pin BCD4\[4\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD4[4] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD4\[4\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD4\[5\] VCC " "Info: Pin BCD4\[5\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD4[5] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD4\[5\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD4\[6\] VCC " "Info: Pin BCD4\[6\] has VCC driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD4[6] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD4\[6\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD4\[7\] GND " "Info: Pin BCD4\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD4[7] } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD4\[7\]" } } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD4[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD5\[7\] GND " "Info: Pin BCD5\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD5[7] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD5[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD6\[7\] GND " "Info: Pin BCD6\[7\] has GND driving its datain port" {  } { { "d:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus/bin/pin_planner.ppl" { BCD6[7] } } } { "Complete_Clock.v" "" { Text "D:/WORKPLACE/VerilogPRJ/clock/Complete_Clock.v" 11 -1 0 } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD6[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 30 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 02:22:08 2013 " "Info: Processing ended: Sun Jun 02 02:22:08 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 02:22:09 2013 " "Info: Processing started: Sun Jun 02 02:22:09 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Complete_Clock -c Complete_Clock " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Complete_Clock -c Complete_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 02:22:11 2013 " "Info: Processing ended: Sun Jun 02 02:22:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 02:22:12 2013 " "Info: Processing started: Sun Jun 02 02:22:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Complete_Clock -c Complete_Clock " "Info: Command: quartus_sta Complete_Clock -c Complete_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Complete_Clock.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Complete_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " "Info: create_clock -period 1.000 -name top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Divided_Frequency:U0\|counter10:DU2\|Q\[3\] Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " "Info: create_clock -period 1.000 -name Divided_Frequency:U0\|counter10:DU2\|Q\[3\] Divided_Frequency:U0\|counter10:DU2\|Q\[3\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cp:TIM\|out cp:TIM\|out " "Info: create_clock -period 1.000 -name cp:TIM\|out cp:TIM\|out" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CP CP " "Info: create_clock -period 1.000 -name CP CP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) CP (Rise) setup and hold " "Critical Warning: From CP (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.919 " "Info: Worst-case setup slack is -1.919" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.919       -13.435 cp:TIM\|out  " "Info:    -1.919       -13.435 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915       -17.654 CP  " "Info:    -1.915       -17.654 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.231       -10.559 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:    -1.231       -10.559 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522        -1.917 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.522        -1.917 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.367 " "Info: Worst-case hold slack is -0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367        -0.367 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.367        -0.367 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.335        -0.471 cp:TIM\|out  " "Info:    -0.335        -0.471 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129         0.000 CP  " "Info:     0.129         0.000 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:     0.360         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) CP (Rise) setup and hold " "Critical Warning: From CP (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.655 " "Info: Worst-case setup slack is -1.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.655       -13.891 CP  " "Info:    -1.655       -13.891 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612       -11.032 cp:TIM\|out  " "Info:    -1.612       -11.032 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.979        -7.940 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:    -0.979        -7.940 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359        -1.111 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.359        -1.111 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.357 " "Info: Worst-case hold slack is -0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.357        -0.357 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.357        -0.357 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.269        -0.388 cp:TIM\|out  " "Info:    -0.269        -0.388 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093         0.000 CP  " "Info:     0.093         0.000 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:     0.311         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From Divided_Frequency:U0\|counter10:DU2\|Q\[3\] (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Rise) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) cp:TIM\|out (Fall) setup and hold " "Critical Warning: From CP (Rise) to cp:TIM\|out (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Rise) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "cp:TIM\|out (Fall) CP (Rise) setup and hold " "Critical Warning: From cp:TIM\|out (Fall) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CP (Rise) CP (Rise) setup and hold " "Critical Warning: From CP (Rise) to CP (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.644 " "Info: Worst-case setup slack is -0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644        -3.920 cp:TIM\|out  " "Info:    -0.644        -3.920 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.604        -2.546 CP  " "Info:    -0.604        -2.546 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241        -1.107 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:    -0.241        -1.107 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.121         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:     0.121         0.000 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.333 " "Info: Worst-case hold slack is -0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333        -0.511 cp:TIM\|out  " "Info:    -0.333        -0.511 cp:TIM\|out " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.226        -0.226 Divided_Frequency:U0\|counter10:DU2\|Q\[3\]  " "Info:    -0.226        -0.226 Divided_Frequency:U0\|counter10:DU2\|Q\[3\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 CP  " "Info:     0.036         0.000 CP " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\]  " "Info:     0.187         0.000 top_clock:U1\|counter60:UT1\|counter10:U0\|Q\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 79 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 02:22:16 2013 " "Info: Processing ended: Sun Jun 02 02:22:16 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 147 s " "Info: Quartus II Full Compilation was successful. 0 errors, 147 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
