{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_and.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_and.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "AND": 1,
        "DFF_P": 1
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_and.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_and.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "AND": 1,
        "DFF_P": 1
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_and.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_and.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 42.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "AND": 1,
        "DFF_P": 1
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_and.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_and.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "AND": 1,
        "DFF_P": 1
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_equal.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "XOR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_equal.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "XOR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_equal.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "XOR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_equal.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "XOR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_and.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_and.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 43.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "AND": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_and.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_and.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "AND": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_and.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_and.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 44.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "AND": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_and.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_and.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "AND": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_equal.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 44.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "XOR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_equal.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "XOR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_equal.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 40,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "XOR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_equal.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "XOR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_equal_than.v:23.17-23.38.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_equal_than.v:25.22-25.33.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 47.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 15,
        "Wire Bits": 15,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 10,
        "MUX": 1,
        "XOR": 1,
        "OR": 3,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_equal_than.v:23.17-23.38.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_equal_than.v:25.22-25.33.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 15,
        "Wire Bits": 15,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 10,
        "MUX": 1,
        "XOR": 1,
        "OR": 3,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_equal_than.v:23.17-23.38.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_equal_than.v:25.22-25.33.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 38.6,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 15,
        "Wire Bits": 15,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 10,
        "MUX": 1,
        "XOR": 1,
        "OR": 3,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_equal_than.v:23.17-23.38.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_equal_than.v:25.22-25.33.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 15,
        "Wire Bits": 15,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 10,
        "MUX": 1,
        "XOR": 1,
        "OR": 3,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_than.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 14,
        "Wire Bits": 14,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 9,
        "MUX": 1,
        "XOR": 1,
        "OR": 2,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_than.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 14,
        "Wire Bits": 14,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 9,
        "MUX": 1,
        "XOR": 1,
        "OR": 2,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_than.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 14,
        "Wire Bits": 14,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 9,
        "MUX": 1,
        "XOR": 1,
        "OR": 2,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_than.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_greater_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 14,
        "Wire Bits": 14,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 9,
        "MUX": 1,
        "XOR": 1,
        "OR": 2,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_equal_than.v:21.25-21.46.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_equal_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 38.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 8,
        "MUX": 1,
        "XOR": 1,
        "OR": 2,
        "AND": 1,
        "NOT": 2,
        "DFF_P": 1
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_equal_than.v:21.25-21.46.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_equal_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 8,
        "MUX": 1,
        "XOR": 1,
        "OR": 2,
        "AND": 1,
        "NOT": 2,
        "DFF_P": 1
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_equal_than.v:21.25-21.46.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_equal_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 8,
        "MUX": 1,
        "XOR": 1,
        "OR": 2,
        "AND": 1,
        "NOT": 2,
        "DFF_P": 1
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_equal_than.v:21.25-21.46.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_equal_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 2.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 13,
        "Wire Bits": 13,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 8,
        "MUX": 1,
        "XOR": 1,
        "OR": 2,
        "AND": 1,
        "NOT": 2,
        "DFF_P": 1
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_than.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 46,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 7,
        "MUX": 1,
        "XOR": 1,
        "OR": 1,
        "AND": 1,
        "NOT": 2,
        "DFF_P": 1
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_than.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 7,
        "MUX": 1,
        "XOR": 1,
        "OR": 1,
        "AND": 1,
        "NOT": 2,
        "DFF_P": 1
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_than.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 7,
        "MUX": 1,
        "XOR": 1,
        "OR": 1,
        "AND": 1,
        "NOT": 2,
        "DFF_P": 1
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_than.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_less_than.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 12,
        "Wire Bits": 12,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 7,
        "MUX": 1,
        "XOR": 1,
        "OR": 1,
        "AND": 1,
        "NOT": 2,
        "DFF_P": 1
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_not_equal.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_not_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_not_equal.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_not_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_not_equal.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_not_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_not_equal.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_not_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_or.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_or.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 40.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "OR": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_or.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_or.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "OR": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_or.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_or.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 42.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "OR": 1,
        "DFF_P": 1
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_or.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_logical_or.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "OR": 1,
        "DFF_P": 1
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nand.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nand.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 44.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "AND": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nand.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nand.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "AND": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nand.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nand.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 31.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "AND": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nand.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nand.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "AND": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nor.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "OR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nor.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "OR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nor.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 38.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "OR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nor.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_nor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3,
        "Wires": 9,
        "Wire Bits": 9,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 4,
        "MUX": 1,
        "OR": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_not_equal.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_not_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_not_equal.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_not_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_not_equal.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_not_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_not_equal.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_not_equal.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_or.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_or.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "OR": 1,
        "DFF_P": 1
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_or.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_or.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 7,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "OR": 1,
        "DFF_P": 1
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_or.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_or.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 43,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "OR": 1,
        "DFF_P": 1
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_or.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_or.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "OR": 1,
        "DFF_P": 1
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xnor.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xnor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XNOR": 1,
        "DFF_P": 1
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xnor.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xnor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XNOR": 1,
        "DFF_P": 1
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xnor.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xnor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 39,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XNOR": 1,
        "DFF_P": 1
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xnor.v:21.25-21.44.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xnor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XNOR": 1,
        "DFF_P": 1
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xor.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 47,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xor.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 6.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xor.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 44.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xor.v:21.25-21.43.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/binary_xor.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 2.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 8,
        "Wire Bits": 8,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 3,
        "MUX": 1,
        "XOR": 1,
        "DFF_P": 1
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/clog2.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/clog2.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/clog2.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/clog2.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.1,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/clog2.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/clog2.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.7,
        "exec_time(ms)": 39.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/clog2.v:21.25-21.45.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/clog2.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 6,
        "Public Wire Bits": 6,
        "Total Cells": 2,
        "MUX": 1,
        "DFF_P": 1
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\result' is assigned in a block at regression_test/benchmark/verilog//operators/concat.v:35.2-35.25.",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.1,
        "exec_time(ms)": 53.2,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 8.3,
        "Pi": 24,
        "Po": 72,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 37,
        "Total Node": 4,
        "Wires": 116,
        "Wire Bits": 131,
        "Public Wires": 97,
        "Public Wire Bits": 97,
        "Total Cells": 58,
        "MUX": 24,
        "OR": 22,
        "NOT": 12
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\result' is assigned in a block at regression_test/benchmark/verilog//operators/concat.v:35.2-35.25.",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.9,
        "exec_time(ms)": 14.3,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 8.4,
        "Pi": 24,
        "Po": 72,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 22,
        "Total Node": 4,
        "Wires": 116,
        "Wire Bits": 131,
        "Public Wires": 97,
        "Public Wire Bits": 97,
        "Total Cells": 58,
        "MUX": 24,
        "OR": 22,
        "NOT": 12
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\result' is assigned in a block at regression_test/benchmark/verilog//operators/concat.v:35.2-35.25.",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.5,
        "exec_time(ms)": 48.5,
        "elaboration_time(ms)": 4.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 8.1,
        "Pi": 24,
        "Po": 72,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 22,
        "Total Node": 4,
        "Wires": 116,
        "Wire Bits": 131,
        "Public Wires": 97,
        "Public Wire Bits": 97,
        "Total Cells": 58,
        "MUX": 24,
        "OR": 22,
        "NOT": 12
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "warnings": [
            "wire '\\result' is assigned in a block at regression_test/benchmark/verilog//operators/concat.v:35.2-35.25.",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first).",
            "Ignoring module mksteep_comp because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 10,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 8.7,
        "Pi": 24,
        "Po": 72,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 4,
        "Wires": 116,
        "Wire Bits": 131,
        "Public Wires": 97,
        "Public Wire Bits": 97,
        "Total Cells": 58,
        "MUX": 24,
        "OR": 22,
        "NOT": 12
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//operators/eightbit_arithmetic_power.v:15.12-15.22.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//operators/eightbit_arithmetic_power.v:16.18-16.23.",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first).",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first).",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 43.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 10,
        "Po": 8,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 2,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 17,
        "MUX": 8,
        "DFF_P": 8,
        "pow": 1
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//operators/eightbit_arithmetic_power.v:15.12-15.22.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//operators/eightbit_arithmetic_power.v:16.18-16.23.",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first).",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first).",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.6,
        "synthesis_time(ms)": 3.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 2,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 17,
        "MUX": 8,
        "DFF_P": 8,
        "pow": 1
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//operators/eightbit_arithmetic_power.v:15.12-15.22.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//operators/eightbit_arithmetic_power.v:16.18-16.23.",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first).",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first).",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 38.3,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 2.5,
        "Pi": 10,
        "Po": 8,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 2,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 17,
        "MUX": 8,
        "DFF_P": 8,
        "pow": 1
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "warnings": [
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//operators/eightbit_arithmetic_power.v:15.12-15.22.",
            "wire '\\c' is assigned in a block at regression_test/benchmark/verilog//operators/eightbit_arithmetic_power.v:16.18-16.23.",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first).",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first).",
            "Ignoring module eightbit_arithmetic_power because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.8,
        "exec_time(ms)": 5.7,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.4,
        "synthesis_time(ms)": 4.4,
        "Pi": 10,
        "Po": 8,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 34,
        "Wire Bits": 34,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 17,
        "MUX": 8,
        "DFF_P": 8,
        "pow": 1
    },
    "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "exit": 1,
        "errors": [
            "macromudule_test.v:1 syntax error, unexpected TOK_ID"
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2
    },
    "operators/macromudule_test/k6_N10_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_40nm",
        "exit": 1,
        "errors": [
            "macromudule_test.v:1 syntax error, unexpected TOK_ID"
        ],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2
    },
    "operators/macromudule_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/macromudule_test/k6_N10_mem32K_40nm",
        "exit": 1,
        "errors": [
            "macromudule_test.v:1 syntax error, unexpected TOK_ID"
        ],
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 32.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1
    },
    "operators/macromudule_test/no_arch": {
        "test_name": "operators/macromudule_test/no_arch",
        "exit": 1,
        "errors": [
            "macromudule_test.v:1 syntax error, unexpected TOK_ID"
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 26.3,
        "exec_time(ms)": 46.6,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 6,
        "OR": 6
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 9.8,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 6,
        "OR": 6
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25.6,
        "exec_time(ms)": 47.4,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 6,
        "OR": 6
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "max_rss(MiB)": 13.7,
        "exec_time(ms)": 5.4,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.1,
        "Pi": 12,
        "Po": 6,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 6,
        "OR": 6
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 6,
        "AND": 6
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 9.1,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 12,
        "Po": 6,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 6,
        "AND": 6
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 45.4,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 6,
        "AND": 6
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "max_rss(MiB)": 13,
        "exec_time(ms)": 5.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 12,
        "Po": 6,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 18,
        "Public Wires": 18,
        "Public Wire Bits": 18,
        "Total Cells": 6,
        "AND": 6
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 26.1,
        "exec_time(ms)": 49,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 2,
        "Wires": 24,
        "Wire Bits": 24,
        "Public Wires": 24,
        "Public Wire Bits": 24,
        "Total Cells": 7,
        "AND": 7
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 16.1,
        "exec_time(ms)": 7.8,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 14,
        "Po": 8,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 2,
        "Wires": 24,
        "Wire Bits": 24,
        "Public Wires": 24,
        "Public Wire Bits": 24,
        "Total Cells": 7,
        "AND": 7
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.4,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 14,
        "Po": 8,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 2,
        "Wires": 24,
        "Wire Bits": 24,
        "Public Wires": 24,
        "Public Wire Bits": 24,
        "Total Cells": 7,
        "AND": 7
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "max_rss(MiB)": 13.2,
        "exec_time(ms)": 4.2,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 14,
        "Po": 8,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 24,
        "Wire Bits": 24,
        "Public Wires": 24,
        "Public Wire Bits": 24,
        "Total Cells": 7,
        "AND": 7
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module mymod because it contains processes (run 'proc' command first).",
            "Ignoring module mymod because it contains processes (run 'proc' command first).",
            "Ignoring module mymod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 27.4,
        "exec_time(ms)": 52.6,
        "elaboration_time(ms)": 5.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.5,
        "Po": 128,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 129,
        "Wire Bits": 129,
        "Public Wires": 129,
        "Public Wire Bits": 129
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "Ignoring module mymod because it contains processes (run 'proc' command first).",
            "Ignoring module mymod because it contains processes (run 'proc' command first).",
            "Ignoring module mymod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17.6,
        "exec_time(ms)": 15.5,
        "elaboration_time(ms)": 5.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.6,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 129,
        "Wire Bits": 129,
        "Public Wires": 129,
        "Public Wire Bits": 129
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "Ignoring module mymod because it contains processes (run 'proc' command first).",
            "Ignoring module mymod because it contains processes (run 'proc' command first).",
            "Ignoring module mymod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 26.9,
        "exec_time(ms)": 46.9,
        "elaboration_time(ms)": 5.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.3,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 129,
        "Wire Bits": 129,
        "Public Wires": 129,
        "Public Wire Bits": 129
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "warnings": [
            "Ignoring module mymod because it contains processes (run 'proc' command first).",
            "Ignoring module mymod because it contains processes (run 'proc' command first).",
            "Ignoring module mymod because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15.2,
        "exec_time(ms)": 10.5,
        "elaboration_time(ms)": 5.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.1,
        "Po": 128,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 129,
        "Wire Bits": 129,
        "Public Wires": 129,
        "Public Wire Bits": 129
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 25,
        "exec_time(ms)": 43.1,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "OR": 1,
        "AND": 1
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "OR": 1,
        "AND": 1
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 24.1,
        "exec_time(ms)": 79.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "OR": 1,
        "AND": 1
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4,
        "Total Cells": 2,
        "OR": 1,
        "AND": 1
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 76.8,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "AND": 1
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "AND": 1
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 24.3,
        "exec_time(ms)": 52.3,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "AND": 1
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.4,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "AND": 1
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.1,
        "exec_time(ms)": 56.4,
        "elaboration_time(ms)": 5.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 19.3,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 4.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 54.7,
        "elaboration_time(ms)": 5.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11.8,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.8,
        "exec_time(ms)": 13.1,
        "elaboration_time(ms)": 5.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11.7,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat_replicate.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat_replicate.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 53.8,
        "elaboration_time(ms)": 5.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10.8,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat_replicate.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat_replicate.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 14.8,
        "elaboration_time(ms)": 5.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 9.4,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat_replicate.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat_replicate.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.5,
        "exec_time(ms)": 50.1,
        "elaboration_time(ms)": 5.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10.8,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat_replicate.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test_concat_replicate.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 17,
        "exec_time(ms)": 13.3,
        "elaboration_time(ms)": 4.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11.9,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 29.3,
        "exec_time(ms)": 45.8,
        "elaboration_time(ms)": 5.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.8,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 19.2,
        "exec_time(ms)": 16.5,
        "elaboration_time(ms)": 5.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 10.9,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 28.6,
        "exec_time(ms)": 45,
        "elaboration_time(ms)": 5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/string_test.v:8.5-8.41.",
            "wire '\\tmp' is assigned in a block at regression_test/benchmark/verilog//operators/string_test.v:9.5-9.23.",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first).",
            "Ignoring module top because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 16.7,
        "exec_time(ms)": 13.1,
        "elaboration_time(ms)": 5.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 11.7,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 242,
        "Wire Bits": 242,
        "Public Wires": 242,
        "Public Wire Bits": 242
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_div.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_div.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 10,
        "Po": 9,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 2,
        "Wires": 183,
        "Wire Bits": 628,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 345,
        "MUX": 40,
        "XOR": 53,
        "OR": 75,
        "AND": 129,
        "NOT": 40,
        "DFF_P": 8
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_div.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_div.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 10,
        "Po": 9,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 2,
        "Wires": 183,
        "Wire Bits": 628,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 345,
        "MUX": 40,
        "XOR": 53,
        "OR": 75,
        "AND": 129,
        "NOT": 40,
        "DFF_P": 8
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_div.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_div.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 10,
        "Po": 9,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 2,
        "Wires": 183,
        "Wire Bits": 628,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 345,
        "MUX": 40,
        "XOR": 53,
        "OR": 75,
        "AND": 129,
        "NOT": 40,
        "DFF_P": 8
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_div.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_div.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 10,
        "Po": 9,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 183,
        "Wire Bits": 628,
        "Public Wires": 19,
        "Public Wire Bits": 19,
        "Total Cells": 345,
        "MUX": 40,
        "XOR": 53,
        "OR": 75,
        "AND": 129,
        "NOT": 40,
        "DFF_P": 8
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_minus.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_minus.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.4,
        "exec_time(ms)": 45.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 6,
        "Wires": 20,
        "Wire Bits": 20,
        "Public Wires": 12,
        "Public Wire Bits": 12,
        "Total Cells": 9,
        "MUX": 2,
        "NOT": 2,
        "DFF_P": 2,
        "adder": 3
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_minus.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_minus.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 6,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 11,
        "MUX": 2,
        "XOR": 3,
        "OR": 1,
        "NOT": 3,
        "DFF_P": 2
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_minus.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_minus.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.9,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 11,
        "MUX": 2,
        "XOR": 3,
        "OR": 1,
        "NOT": 3,
        "DFF_P": 2
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_minus.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_minus.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 11,
        "MUX": 2,
        "XOR": 3,
        "OR": 1,
        "NOT": 3,
        "DFF_P": 2
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_mod.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_mod.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 4,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 2,
        "Wires": 44,
        "Wire Bits": 87,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 57,
        "MUX": 9,
        "XOR": 7,
        "OR": 11,
        "AND": 14,
        "NOT": 13,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_mod.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_mod.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 4,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 44,
        "Wire Bits": 87,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 57,
        "MUX": 9,
        "XOR": 7,
        "OR": 11,
        "AND": 14,
        "NOT": 13,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_mod.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_mod.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 4,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 44,
        "Wire Bits": 87,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 57,
        "MUX": 9,
        "XOR": 7,
        "OR": 11,
        "AND": 14,
        "NOT": 13,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_mod.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_mod.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 4,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 44,
        "Wire Bits": 87,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 57,
        "MUX": 9,
        "XOR": 7,
        "OR": 11,
        "AND": 14,
        "NOT": 13,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_multiply.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_multiply.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 44.7,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 6,
        "Po": 5,
        "logic element": 1,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 4,
        "DFF_P": 4,
        "mult_2_2_4": 1
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_multiply.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_multiply.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.8,
        "Pi": 6,
        "Po": 5,
        "logic element": 10,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10,
        "Wires": 22,
        "Wire Bits": 23,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 16,
        "MUX": 5,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 4
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_multiply.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_multiply.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 39.2,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 6,
        "Po": 5,
        "logic element": 1,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 4,
        "DFF_P": 4,
        "mult_2_2_4": 1
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_multiply.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_multiply.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.3,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.9,
        "Pi": 6,
        "Po": 5,
        "logic element": 10,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 10,
        "Wires": 22,
        "Wire Bits": 23,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 16,
        "MUX": 5,
        "XOR": 2,
        "AND": 5,
        "DFF_P": 4
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_plus.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_plus.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.3,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 1,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5,
        "Wires": 21,
        "Wire Bits": 21,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 10,
        "MUX": 3,
        "DFF_P": 3,
        "adder": 4
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_plus.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_plus.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.8,
        "exec_time(ms)": 7.7,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 20,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 13,
        "MUX": 6,
        "XOR": 3,
        "AND": 1,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_plus.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_plus.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 20,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 13,
        "MUX": 6,
        "XOR": 3,
        "AND": 1,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_plus.v:22.25-22.37.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_plus.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.6,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 6,
        "Po": 4,
        "logic element": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6,
        "Wires": 19,
        "Wire Bits": 20,
        "Public Wires": 10,
        "Public Wire Bits": 10,
        "Total Cells": 13,
        "MUX": 6,
        "XOR": 3,
        "AND": 1,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_power.v:22.25-22.38.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_power.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 5,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 4,
        "DFF_P": 4,
        "pow": 1
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_power.v:22.25-22.38.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_power.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 5,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 4,
        "DFF_P": 4,
        "pow": 1
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_power.v:22.25-22.38.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_power.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 5,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 4,
        "DFF_P": 4,
        "pow": 1
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_power.v:22.25-22.38.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_power.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "Pi": 6,
        "Po": 5,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 19,
        "Public Wires": 11,
        "Public Wire Bits": 11,
        "Total Cells": 9,
        "MUX": 4,
        "DFF_P": 4,
        "pow": 1
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_equal_than.v:24.17-24.32.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_equal_than.v:26.22-26.33.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.2,
        "exec_time(ms)": 44.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.5,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 23,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 16,
        "MUX": 1,
        "XOR": 2,
        "OR": 4,
        "AND": 4,
        "NOT": 4,
        "DFF_P": 1
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_equal_than.v:24.17-24.32.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_equal_than.v:26.22-26.33.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 15,
        "exec_time(ms)": 7.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.4,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 23,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 16,
        "MUX": 1,
        "XOR": 2,
        "OR": 4,
        "AND": 4,
        "NOT": 4,
        "DFF_P": 1
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_equal_than.v:24.17-24.32.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_equal_than.v:26.22-26.33.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.6,
        "exec_time(ms)": 43.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.4,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 23,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 16,
        "MUX": 1,
        "XOR": 2,
        "OR": 4,
        "AND": 4,
        "NOT": 4,
        "DFF_P": 1
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_equal_than.v:24.17-24.32.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_equal_than.v:26.22-26.33.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.8,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.8,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 19,
        "Wire Bits": 23,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 16,
        "MUX": 1,
        "XOR": 2,
        "OR": 4,
        "AND": 4,
        "NOT": 4,
        "DFF_P": 1
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_than.v:22.25-22.39.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 40,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 22,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 15,
        "MUX": 1,
        "XOR": 2,
        "OR": 3,
        "AND": 4,
        "NOT": 4,
        "DFF_P": 1
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_than.v:22.25-22.39.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 22,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 15,
        "MUX": 1,
        "XOR": 2,
        "OR": 3,
        "AND": 4,
        "NOT": 4,
        "DFF_P": 1
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_than.v:22.25-22.39.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 42.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 22,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 15,
        "MUX": 1,
        "XOR": 2,
        "OR": 3,
        "AND": 4,
        "NOT": 4,
        "DFF_P": 1
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_than.v:22.25-22.39.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_greater_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 18,
        "Wire Bits": 22,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 15,
        "MUX": 1,
        "XOR": 2,
        "OR": 3,
        "AND": 4,
        "NOT": 4,
        "DFF_P": 1
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_equal_than.v:22.25-22.40.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_equal_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 45.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.4,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 17,
        "Wire Bits": 21,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 14,
        "MUX": 1,
        "XOR": 2,
        "OR": 3,
        "AND": 4,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_equal_than.v:22.25-22.40.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_equal_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.7,
        "exec_time(ms)": 6.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.5,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 17,
        "Wire Bits": 21,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 14,
        "MUX": 1,
        "XOR": 2,
        "OR": 3,
        "AND": 4,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_equal_than.v:22.25-22.40.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_equal_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.4,
        "exec_time(ms)": 42.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.5,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 17,
        "Wire Bits": 21,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 14,
        "MUX": 1,
        "XOR": 2,
        "OR": 3,
        "AND": 4,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_equal_than.v:22.25-22.40.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_equal_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 2.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 1.2,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 17,
        "Wire Bits": 21,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 14,
        "MUX": 1,
        "XOR": 2,
        "OR": 3,
        "AND": 4,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_than.v:22.25-22.39.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25.1,
        "exec_time(ms)": 46.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 15,
        "Wire Bits": 19,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 12,
        "MUX": 1,
        "XOR": 2,
        "OR": 2,
        "AND": 3,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_than.v:22.25-22.39.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.9,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 15,
        "Wire Bits": 19,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 12,
        "MUX": 1,
        "XOR": 2,
        "OR": 2,
        "AND": 3,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_than.v:22.25-22.39.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.5,
        "exec_time(ms)": 44.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 15,
        "Wire Bits": 19,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 12,
        "MUX": 1,
        "XOR": 2,
        "OR": 2,
        "AND": 3,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_than.v:22.25-22.39.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_logical_less_than.v:23.25-23.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.7,
        "exec_time(ms)": 3.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 6,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 15,
        "Wire Bits": 19,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 12,
        "MUX": 1,
        "XOR": 2,
        "OR": 2,
        "AND": 3,
        "NOT": 3,
        "DFF_P": 1
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 24.8,
        "exec_time(ms)": 38.2,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 14.3,
        "exec_time(ms)": 6.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 24,
        "exec_time(ms)": 41.6,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.7,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 0.8,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/unary_bitwise_not.v:21.25-21.34.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/unary_bitwise_not.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 25,
        "exec_time(ms)": 45.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 3,
        "MUX": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/unary_bitwise_not.v:21.25-21.34.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/unary_bitwise_not.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 14.6,
        "exec_time(ms)": 6.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 3,
        "MUX": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/unary_bitwise_not.v:21.25-21.34.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/unary_bitwise_not.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 24.2,
        "exec_time(ms)": 37.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 3,
        "MUX": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/unary_bitwise_not.v:21.25-21.34.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/unary_bitwise_not.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 2.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 7,
        "Wire Bits": 7,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 3,
        "MUX": 1,
        "NOT": 1,
        "DFF_P": 1
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_uminus.v:21.25-21.35.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_uminus.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 13.7,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 4,
        "Po": 4,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 14,
        "Wire Bits": 20,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 11,
        "MUX": 3,
        "XOR": 1,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_uminus.v:21.25-21.35.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_uminus.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 51.5,
        "exec_time(ms)": 96,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 4,
        "Po": 4,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 14,
        "Wire Bits": 20,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 11,
        "MUX": 3,
        "XOR": 1,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_uminus.v:21.25-21.35.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_uminus.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 105.4,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Pi": 4,
        "Po": 4,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 2,
        "Wires": 14,
        "Wire Bits": 20,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 11,
        "MUX": 3,
        "XOR": 1,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 3
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "warnings": [
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_uminus.v:21.25-21.35.",
            "wire '\\out' is assigned in a block at regression_test/benchmark/verilog//operators/twobits_arithmetic_uminus.v:22.25-22.36.",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first).",
            "Ignoring module simple_op because it contains processes (run 'proc' command first)."
        ],
        "max_rss(MiB)": 32.5,
        "exec_time(ms)": 6.5,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.7,
        "Pi": 4,
        "Po": 4,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 14,
        "Wire Bits": 20,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 11,
        "MUX": 3,
        "XOR": 1,
        "AND": 1,
        "NOT": 3,
        "DFF_P": 3
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 94.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 22.3,
        "elaboration_time(ms)": 0.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 13.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 87.7,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "max_rss(MiB)": 34.7,
        "exec_time(ms)": 6.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 96,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 14.6,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 81.3,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 7.1,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 4.1,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 75.3,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 12.4,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 86.1,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 6.3,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 67.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 24.3,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 1.8,
        "synthesis_time(ms)": 14.9,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 84,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.5,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 83,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 15.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 7.8,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 87.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 88.3,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 23.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 14,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 84.5,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 6.3,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 78.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 28.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 19.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 87.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 12.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 10.7,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 93.9,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 12.8,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 89.2,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4.9,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 68.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 10.3,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 82.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "max_rss(MiB)": 34,
        "exec_time(ms)": 3.9,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 88.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 86.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 84.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 11.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 84.2,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.5,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 88.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 10.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 84.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 95.2,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 24,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 14.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 94.9,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 8.5,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.2,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 96.6,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 14.7,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 95.4,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 6.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 10.1,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 7.5,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 96.5,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 15.1,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 88.6,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 92.6,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 90.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 5.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 144.2,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 58.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 69.4,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.8,
        "synthesis_time(ms)": 60,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 123.1,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.7,
        "synthesis_time(ms)": 53.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "max_rss(MiB)": 60.4,
        "exec_time(ms)": 58.3,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 55.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 241.6,
        "exec_time(ms)": 357,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.7,
        "synthesis_time(ms)": 269.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 26,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 224.8,
        "exec_time(ms)": 289.6,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.1,
        "synthesis_time(ms)": 278.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 240.9,
        "exec_time(ms)": 358,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.2,
        "synthesis_time(ms)": 271.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "max_rss(MiB)": 221.9,
        "exec_time(ms)": 267.4,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.4,
        "synthesis_time(ms)": 265.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 94.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 12.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 90.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 82.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 11.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 84.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 3.2,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 89,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 65.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 5.9,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 80.3,
        "exec_time(ms)": 144.6,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 5.3,
        "synthesis_time(ms)": 59.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 155,
        "MUX": 155
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 67.5,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 58.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 155,
        "MUX": 155
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 143.9,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.9,
        "synthesis_time(ms)": 60.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 155,
        "MUX": 155
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "max_rss(MiB)": 60.5,
        "exec_time(ms)": 62.1,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 59.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 155,
        "MUX": 155
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 374.6,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.8,
        "synthesis_time(ms)": 281.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 26,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 448,
        "MUX": 448
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 224.8,
        "exec_time(ms)": 288.9,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 16.3,
        "synthesis_time(ms)": 279.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 448,
        "MUX": 448
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 240.8,
        "exec_time(ms)": 360.9,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 21,
        "synthesis_time(ms)": 277.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 448,
        "MUX": 448
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "max_rss(MiB)": 222,
        "exec_time(ms)": 288.1,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.4,
        "synthesis_time(ms)": 285.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 448,
        "MUX": 448
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 91.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 4,
        "MUX": 4
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 4,
        "MUX": 4
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 83.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 4,
        "MUX": 4
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.7,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 4,
        "MUX": 4
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 93,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.1,
        "exec_time(ms)": 12.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 83,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 4.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 79.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 12.4,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 81.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 144,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 58.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 58.9,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.7,
        "synthesis_time(ms)": 50.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 138.9,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.1,
        "synthesis_time(ms)": 57.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "max_rss(MiB)": 60.5,
        "exec_time(ms)": 62.3,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.7,
        "synthesis_time(ms)": 60,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 241.8,
        "exec_time(ms)": 350.2,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.7,
        "synthesis_time(ms)": 269.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 26,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 224.7,
        "exec_time(ms)": 286.4,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 275.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 241.1,
        "exec_time(ms)": 345.8,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.2,
        "synthesis_time(ms)": 260.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "max_rss(MiB)": 221.9,
        "exec_time(ms)": 281.9,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.8,
        "synthesis_time(ms)": 279.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 78.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 12.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 90.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 81.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 12,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 77.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 4.2,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 86.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 12.1,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 82.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.9,
        "elaboration_time(ms)": 0.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 80.3,
        "exec_time(ms)": 145.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.9,
        "synthesis_time(ms)": 59.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 65.3,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 56.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 79.6,
        "exec_time(ms)": 127.8,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 57.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 49.1,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 47.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 241.9,
        "exec_time(ms)": 350.8,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 17.3,
        "synthesis_time(ms)": 266.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 26,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 224.7,
        "exec_time(ms)": 290.4,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.8,
        "synthesis_time(ms)": 281,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 240.8,
        "exec_time(ms)": 364,
        "elaboration_time(ms)": 2.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 21.5,
        "synthesis_time(ms)": 276.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "max_rss(MiB)": 221.8,
        "exec_time(ms)": 277.9,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 275.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 68.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 89.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.1,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 92.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 10.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 76.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "max_rss(MiB)": 34,
        "exec_time(ms)": 3.8,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 83.8,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 13.5,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 82.8,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 6.7,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 80.5,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 12.8,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 86.2,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 6.2,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.9,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 89.5,
        "elaboration_time(ms)": 1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 14.9,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 4.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54,
        "exec_time(ms)": 85.2,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 6.6,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.8,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 64,
        "Wire Bits": 64,
        "Public Wires": 64,
        "Public Wire Bits": 64
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 89.1,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 12.2,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 86.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 80.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 8.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 82.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "max_rss(MiB)": 34,
        "exec_time(ms)": 4.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 90,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 12,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.9,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 87.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 4.9,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 87.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.4,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 10.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 82.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "max_rss(MiB)": 34,
        "exec_time(ms)": 4.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 92.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.6,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 73.8,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "max_rss(MiB)": 34.3,
        "exec_time(ms)": 5.2,
        "elaboration_time(ms)": 0.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 4,
        "Wire Bits": 4,
        "Public Wires": 4,
        "Public Wire Bits": 4
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 83.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.1,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 87,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 5.7,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 2,
        "Wire Bits": 2,
        "Public Wires": 2,
        "Public Wire Bits": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 91.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 11.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 81.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 4.1,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 87.1,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 86,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "max_rss(MiB)": 34.2,
        "exec_time(ms)": 4.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 77.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 10.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 83.9,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 4.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 6,
        "Wire Bits": 6,
        "Public Wires": 6,
        "Public Wire Bits": 6
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 94.1,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 13.3,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 65.7,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 3.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "max_rss(MiB)": 35.3,
        "exec_time(ms)": 8.2,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 55.3,
        "exec_time(ms)": 94.1,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 16.5,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 89.1,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "max_rss(MiB)": 35.1,
        "exec_time(ms)": 8.4,
        "elaboration_time(ms)": 1.9,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 6.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 99.5,
        "elaboration_time(ms)": 2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 18.9,
        "elaboration_time(ms)": 2.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 8.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 91.8,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0.1,
        "synthesis_time(ms)": 5.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "max_rss(MiB)": 35.2,
        "exec_time(ms)": 8.1,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 5.8,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2,
        "Wires": 130,
        "Wire Bits": 130,
        "Public Wires": 130,
        "Public Wire Bits": 130
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 79.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 83.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 138.4,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 58.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 68.8,
        "elaboration_time(ms)": 1.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 59.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 140.1,
        "elaboration_time(ms)": 1.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 2.9,
        "synthesis_time(ms)": 56.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 60.4,
        "elaboration_time(ms)": 1.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.6,
        "synthesis_time(ms)": 58,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 377.2,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.9,
        "synthesis_time(ms)": 289.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 26,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 224.5,
        "exec_time(ms)": 281.8,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 15.5,
        "synthesis_time(ms)": 272.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 241,
        "exec_time(ms)": 366.9,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19,
        "synthesis_time(ms)": 280.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "max_rss(MiB)": 222,
        "exec_time(ms)": 273.3,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.7,
        "synthesis_time(ms)": 271.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 95.8,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 84.5,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 5.1,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 82.1,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 11.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 80.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 86.4,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 13.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 3.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.7,
        "exec_time(ms)": 83.6,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "max_rss(MiB)": 34.4,
        "exec_time(ms)": 4.7,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 145.6,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 59.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 68.7,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.6,
        "synthesis_time(ms)": 60.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 79.4,
        "exec_time(ms)": 145.5,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.3,
        "synthesis_time(ms)": 60.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "max_rss(MiB)": 60.5,
        "exec_time(ms)": 62.5,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 60.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 368.4,
        "elaboration_time(ms)": 2.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.4,
        "synthesis_time(ms)": 282.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 26,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 224.4,
        "exec_time(ms)": 297.2,
        "elaboration_time(ms)": 1.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.3,
        "synthesis_time(ms)": 287.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 241,
        "exec_time(ms)": 344.7,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.2,
        "synthesis_time(ms)": 262.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "max_rss(MiB)": 221.9,
        "exec_time(ms)": 287.1,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.2,
        "synthesis_time(ms)": 285,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 89.4,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 22,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 11.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 83.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 83.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 13.4,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.6,
        "exec_time(ms)": 84.9,
        "elaboration_time(ms)": 0.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "max_rss(MiB)": 33.7,
        "exec_time(ms)": 4.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 90,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 83.2,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 5.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 80.1,
        "exec_time(ms)": 126.9,
        "elaboration_time(ms)": 1.7,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 57.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 67.6,
        "elaboration_time(ms)": 1.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 58.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 145.3,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.2,
        "synthesis_time(ms)": 60.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 59.5,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 57.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 241.6,
        "exec_time(ms)": 362.6,
        "elaboration_time(ms)": 2.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 18.1,
        "synthesis_time(ms)": 281.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 26,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 224.6,
        "exec_time(ms)": 283.3,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 19.3,
        "synthesis_time(ms)": 274,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 240.9,
        "exec_time(ms)": 358.1,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20,
        "synthesis_time(ms)": 275.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "max_rss(MiB)": 221.7,
        "exec_time(ms)": 272.4,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.1,
        "synthesis_time(ms)": 270.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 146,
        "Wire Bits": 658,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 92.7,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 11.5,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.8,
        "exec_time(ms)": 80.5,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.8,
        "elaboration_time(ms)": 0.8,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 95,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 12.5,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.4,
        "exec_time(ms)": 77.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "max_rss(MiB)": 33.8,
        "exec_time(ms)": 4.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 91.4,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.4,
        "exec_time(ms)": 12.3,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 82.9,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.8,
        "elaboration_time(ms)": 0.3,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2,
        "Wires": 5,
        "Wire Bits": 5,
        "Public Wires": 5,
        "Public Wire Bits": 5,
        "Total Cells": 2,
        "MUX": 2
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 80.2,
        "exec_time(ms)": 139.2,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.4,
        "synthesis_time(ms)": 56.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 14,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 69.7,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.5,
        "synthesis_time(ms)": 60.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 79.5,
        "exec_time(ms)": 120.7,
        "elaboration_time(ms)": 1.1,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 3.4,
        "synthesis_time(ms)": 50.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 62.6,
        "elaboration_time(ms)": 1.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 4.7,
        "synthesis_time(ms)": 60.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 77,
        "Wire Bits": 232,
        "Public Wires": 72,
        "Public Wire Bits": 72,
        "Total Cells": 160,
        "MUX": 160
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 241.7,
        "exec_time(ms)": 363,
        "elaboration_time(ms)": 2.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.2,
        "synthesis_time(ms)": 273.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 26,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 224.6,
        "exec_time(ms)": 279.1,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.1,
        "synthesis_time(ms)": 270.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 240.9,
        "exec_time(ms)": 354.2,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20,
        "synthesis_time(ms)": 267,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 15,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "max_rss(MiB)": 221.8,
        "exec_time(ms)": 279.6,
        "elaboration_time(ms)": 2.6,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 20.3,
        "synthesis_time(ms)": 277.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 145,
        "Wire Bits": 593,
        "Public Wires": 138,
        "Public Wire Bits": 138,
        "Total Cells": 455,
        "MUX": 455
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 90.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 11.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.8,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 91.8,
        "elaboration_time(ms)": 0.5,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 4.6,
        "elaboration_time(ms)": 0.4,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 2.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 9,
        "Wire Bits": 11,
        "Public Wires": 8,
        "Public Wire Bits": 8,
        "Total Cells": 6,
        "MUX": 6
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 85,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "max_rss(MiB)": 37,
        "exec_time(ms)": 9.3,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "max_rss(MiB)": 53.5,
        "exec_time(ms)": 79.9,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "max_rss(MiB)": 33.9,
        "exec_time(ms)": 3.1,
        "elaboration_time(ms)": 0.2,
        "optimization_time(ms)": 0,
        "techmap_time(ms)": 0,
        "synthesis_time(ms)": 1.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1,
        "Wires": 3,
        "Wire Bits": 3,
        "Public Wires": 3,
        "Public Wire Bits": 3,
        "Total Cells": 1,
        "MUX": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "verilog": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "elaboration_time(ms)": -1,
        "optimization_time(ms)": -1,
        "techmap_time(ms)": -1,
        "synthesis_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0,
        "Wires": 0,
        "Wire Bits": 0,
        "Public Wires": 0,
        "Public Wire Bits": 0,
        "Memories": 0,
        "Memory Bits": 0,
        "Processes": 0,
        "Total Cells": 0,
        "TBUF": 0,
        "OAI4": 0,
        "AOI4": 0,
        "OAI3": 0,
        "AOI3": 0,
        "MUX16": 0,
        "MUX8": 0,
        "MUX4": 0,
        "NMUX": 0,
        "MUX": 0,
        "ORNOT": 0,
        "ANDNOT": 0,
        "XNOR": 0,
        "XOR": 0,
        "NOR": 0,
        "OR": 0,
        "NAND": 0,
        "AND": 0,
        "NOT": 0,
        "BUF": 0,
        "DLATCHSR_PPP": 0,
        "DLATCHSR_PPN": 0,
        "DLATCHSR_PNP": 0,
        "DLATCHSR_PNN": 0,
        "DLATCHSR_NPP": 0,
        "DLATCHSR_NPN": 0,
        "DLATCHSR_NNP": 0,
        "DLATCHSR_NNN": 0,
        "DLATCH_PP1": 0,
        "DLATCH_PP0": 0,
        "DLATCH_PN1": 0,
        "DLATCH_PN0": 0,
        "DLATCH_NP1": 0,
        "DLATCH_NP0": 0,
        "DLATCH_NN1": 0,
        "DLATCH_NN0": 0,
        "DLATCH_P": 0,
        "DLATCH_N": 0,
        "SDFFCE_PP1P": 0,
        "SDFFCE_PP1N": 0,
        "SDFFCE_PP0P": 0,
        "SDFFCE_PP0N": 0,
        "SDFFCE_PN1P": 0,
        "SDFFCE_PN1N": 0,
        "SDFFCE_PN0P": 0,
        "SDFFCE_PN0N": 0,
        "SDFFCE_NP1P": 0,
        "SDFFCE_NP1N": 0,
        "SDFFCE_NP0P": 0,
        "SDFFCE_NP0N": 0,
        "SDFFCE_NN1P": 0,
        "SDFFCE_NN1N": 0,
        "SDFFCE_NN0P": 0,
        "SDFFCE_NN0N": 0,
        "SDFFE_PP1P": 0,
        "SDFFE_PP1N": 0,
        "SDFFE_PP0P": 0,
        "SDFFE_PP0N": 0,
        "SDFFE_PN1P": 0,
        "SDFFE_PN1N": 0,
        "SDFFE_PN0P": 0,
        "SDFFE_PN0N": 0,
        "SDFFE_NP1P": 0,
        "SDFFE_NP1N": 0,
        "SDFFE_NP0P": 0,
        "SDFFE_NP0N": 0,
        "SDFFE_NN1P": 0,
        "SDFFE_NN1N": 0,
        "SDFFE_NN0P": 0,
        "SDFFE_NN0N": 0,
        "SDFF_PP1": 0,
        "SDFF_PP0": 0,
        "SDFF_PN1": 0,
        "SDFF_PN0": 0,
        "SDFF_NP1": 0,
        "SDFF_NP0": 0,
        "SDFF_NN1": 0,
        "SDFF_NN0": 0,
        "DFFSRE_PPPP": 0,
        "DFFSRE_PPPN": 0,
        "DFFSRE_PPNP": 0,
        "DFFSRE_PPNN": 0,
        "DFFSRE_PNPP": 0,
        "DFFSRE_PNPN": 0,
        "DFFSRE_PNNP": 0,
        "DFFSRE_PNNN": 0,
        "DFFSRE_NPPP": 0,
        "DFFSRE_NPPN": 0,
        "DFFSRE_NPNP": 0,
        "DFFSRE_NPNN": 0,
        "DFFSRE_NNPP": 0,
        "DFFSRE_NNPN": 0,
        "DFFSRE_NNNP": 0,
        "DFFSRE_NNNN": 0,
        "DFFSR_PPP": 0,
        "DFFSR_PPN": 0,
        "DFFSR_PNP": 0,
        "DFFSR_PNN": 0,
        "DFFSR_NPP": 0,
        "DFFSR_NPN": 0,
        "DFFSR_NNP": 0,
        "DFFSR_NNN": 0,
        "ALDFFE_PPP": 0,
        "ALDFFE_PPN": 0,
        "ALDFFE_PNP": 0,
        "ALDFFE_PNN": 0,
        "ALDFFE_NPP": 0,
        "ALDFFE_NPN": 0,
        "ALDFFE_NNP": 0,
        "ALDFFE_NNN": 0,
        "ALDFF_PP": 0,
        "ALDFF_PN": 0,
        "ALDFF_NP": 0,
        "ALDFF_NN": 0,
        "DFFE_PP1P": 0,
        "DFFE_PP1N": 0,
        "DFFE_PP0P": 0,
        "DFFE_PP0N": 0,
        "DFFE_PN1P": 0,
        "DFFE_PN1N": 0,
        "DFFE_PN0P": 0,
        "DFFE_PN0N": 0,
        "DFFE_NP1P": 0,
        "DFFE_NP1N": 0,
        "DFFE_NP0P": 0,
        "DFFE_NP0N": 0,
        "DFFE_NN1P": 0,
        "DFFE_NN1N": 0,
        "DFFE_NN0P": 0,
        "DFFE_NN0N": 0,
        "DFF_PP1": 0,
        "DFF_PP0": 0,
        "DFF_PN1": 0,
        "DFF_PN0": 0,
        "DFF_NP1": 0,
        "DFF_NP0": 0,
        "DFF_NN1": 0,
        "DFF_NN0": 0,
        "DFFE_PP": 0,
        "DFFE_PN": 0,
        "DFFE_NP": 0,
        "DFFE_NN": 0,
        "DFF_P": 0,
        "DFF_N": 0,
        "FF": 0,
        "SR_PP": 0,
        "SR_PN": 0,
        "SR_NP": 0,
        "SR_NN": 0,
        "adder": 0,
        "addition_fp_16": 0,
        "addition_fp_32": 0,
        "addition_fp_clk_16": 0,
        "addition_fp_clk_32": 0,
        "BUFGCE": 0,
        "bufgctrl": 0,
        "CARRY": 0,
        "CARRY0": 0,
        "CARRY8": 0,
        "carry_follower": 0,
        "DFF": 0,
        "DFFE": 0,
        "dffeas": 0,
        "DFFN": 0,
        "DFFNE": 0,
        "DRAM_2_OUTPUT_STUB": 0,
        "DRAM_4_OUTPUT_STUB": 0,
        "DSP48E2": 0,
        "dual_port_ram": 0,
        "FDRE": 0,
        "fp16_mult_add": 0,
        "fp16_mult_fp32_accum": 0,
        "fp16_mult_fp32_add": 0,
        "fp16_sop2_accum": 0,
        "fp16_sop2_mult": 0,
        "fp32_mult_add": 0,
        "fp32_mult_then_add": 0,
        "fpu_add": 0,
        "fpu_mul": 0,
        "frac_lut4": 0,
        "IBUF": 0,
        "int_sop_2": 0,
        "int_sop_4": 0,
        "int_sop_accum_4": 0,
        "io": 0,
        "IO_0": 0,
        "IO_1": 0,
        "IO_2": 0,
        "IO_3": 0,
        "LUT1": 0,
        "LUT2": 0,
        "LUT3": 0,
        "LUT4": 0,
        "LUT5": 0,
        "LUT6": 0,
        "mac_fp_16": 0,
        "mac_fp_32": 0,
        "mac_int_18x19": 0,
        "mac_int_27x27": 0,
        "mac_int_9x9": 0,
        "mult_add_int_18x19": 0,
        "mult_add_int_27x27": 0,
        "mult_fp_16": 0,
        "mult_fp_32": 0,
        "mult_fp_clk_16": 0,
        "mult_fp_clk_32": 0,
        "multiply": 0,
        "noc_router_adapter_block": 0,
        "OBUF": 0,
        "pcie": 0,
        "PRIMITIVE": 0,
        "RAMB36E2": 0,
        "router": 0,
        "scff": 0,
        "single_port_ram": 0,
        "xadder": 0,
        "mult_1_1_2": 0,
        "mult_1_2_3": 0,
        "mult_1_3_4": 0,
        "mult_2_1_3": 0,
        "mult_2_2_4": 0,
        "mult_2_3_5": 0,
        "mult_2_4_6": 0,
        "mult_3_1_4": 0,
        "mult_3_2_5": 0,
        "mult_3_3_6": 0,
        "mult_3_4_7": 0,
        "mult_3_5_8": 0,
        "mult_4_2_6": 0,
        "mult_4_3_7": 0,
        "mult_4_4_8": 0,
        "mult_4_5_9": 0,
        "mult_4_6_10": 0,
        "mult_5_3_8": 0,
        "mult_5_4_9": 0,
        "mult_5_5_10": 0,
        "mult_5_6_11": 0,
        "mult_5_7_12": 0,
        "mult_6_4_10": 0,
        "mult_6_5_11": 0,
        "mult_6_6_12": 0,
        "mult_6_7_13": 0,
        "mult_6_8_14": 0,
        "mult_7_5_12": 0,
        "mult_7_6_13": 0,
        "mult_7_7_14": 0,
        "mult_7_8_15": 0,
        "mult_7_9_16": 0,
        "mult_8_6_14": 0,
        "mult_8_7_15": 0,
        "mult_8_8_16": 0,
        "mult_8_9_17": 0,
        "mult_8_10_18": 0,
        "mult_9_7_16": 0,
        "mult_9_8_17": 0,
        "mult_9_9_18": 0,
        "mult_9_10_19": 0,
        "mult_9_11_20": 0,
        "mult_10_8_18": 0,
        "mult_10_9_19": 0,
        "mult_10_10_20": 0,
        "mult_10_11_21": 0,
        "mult_10_12_22": 0,
        "mult_11_9_20": 0,
        "mult_11_10_21": 0,
        "mult_11_11_22": 0,
        "mult_11_12_23": 0,
        "mult_11_13_24": 0,
        "mult_12_10_22": 0,
        "mult_12_11_23": 0,
        "mult_12_12_24": 0,
        "mult_12_13_25": 0,
        "mult_12_14_26": 0,
        "mult_13_11_24": 0,
        "mult_13_12_25": 0,
        "mult_13_13_26": 0,
        "mult_13_14_27": 0,
        "mult_13_15_28": 0,
        "mult_14_12_26": 0,
        "mult_14_13_27": 0,
        "mult_14_14_28": 0,
        "mult_14_15_29": 0,
        "mult_14_16_30": 0,
        "mult_15_13_28": 0,
        "mult_15_14_29": 0,
        "mult_15_15_30": 0,
        "mult_15_16_31": 0,
        "mult_15_17_32": 0,
        "mult_16_14_30": 0,
        "mult_16_15_31": 0,
        "mult_16_16_32": 0,
        "mult_16_17_33": 0,
        "mult_16_18_34": 0,
        "mult_17_15_32": 0,
        "mult_17_16_33": 0,
        "mult_17_17_34": 0,
        "mult_17_18_35": 0,
        "mult_17_19_36": 0,
        "mult_18_16_34": 0,
        "mult_18_17_35": 0,
        "mult_18_18_36": 0,
        "mult_18_19_37": 0,
        "mult_18_20_38": 0,
        "mult_19_17_36": 0,
        "mult_19_18_37": 0,
        "mult_19_19_38": 0,
        "mult_19_20_39": 0,
        "mult_19_21_40": 0,
        "mult_20_18_38": 0,
        "mult_20_19_39": 0,
        "mult_20_20_40": 0,
        "mult_20_21_41": 0,
        "mult_20_22_42": 0,
        "mult_21_19_40": 0,
        "mult_21_20_41": 0,
        "mult_21_21_42": 0,
        "mult_21_22_43": 0,
        "mult_21_23_44": 0,
        "mult_22_20_42": 0,
        "mult_22_21_43": 0,
        "mult_22_22_44": 0,
        "mult_22_23_45": 0,
        "mult_22_24_46": 0,
        "mult_23_21_44": 0,
        "mult_23_22_45": 0,
        "mult_23_23_46": 0,
        "mult_23_24_47": 0,
        "mult_23_25_48": 0,
        "mult_24_22_46": 0,
        "mult_24_23_47": 0,
        "mult_24_24_48": 0,
        "mult_24_25_49": 0,
        "mult_24_26_50": 0,
        "mult_25_23_48": 0,
        "mult_25_24_49": 0,
        "mult_25_25_50": 0,
        "mult_25_26_51": 0,
        "mult_25_27_52": 0,
        "mult_26_24_50": 0,
        "mult_26_25_51": 0,
        "mult_26_26_52": 0,
        "mult_26_27_53": 0,
        "mult_26_28_54": 0,
        "mult_27_25_52": 0,
        "mult_27_26_53": 0,
        "mult_27_27_54": 0,
        "mult_27_28_55": 0,
        "mult_27_29_56": 0,
        "mult_28_26_54": 0,
        "mult_28_27_55": 0,
        "mult_28_28_56": 0,
        "mult_28_29_57": 0,
        "mult_28_30_58": 0,
        "mult_29_27_56": 0,
        "mult_29_28_57": 0,
        "mult_29_29_58": 0,
        "mult_29_30_59": 0,
        "mult_29_31_60": 0,
        "mult_30_28_58": 0,
        "mult_30_29_59": 0,
        "mult_30_30_60": 0,
        "mult_30_31_61": 0,
        "mult_30_32_62": 0,
        "mult_31_29_60": 0,
        "mult_31_30_61": 0,
        "mult_31_31_62": 0,
        "mult_31_32_63": 0,
        "mult_31_33_64": 0,
        "mult_32_30_62": 0,
        "mult_32_31_63": 0,
        "mult_32_32_64": 0,
        "anyinit": 0,
        "fsm": 0,
        "mem_v2": 0,
        "mem": 0,
        "meminit_v2": 0,
        "meminit": 0,
        "memwr_v2": 0,
        "memwr": 0,
        "memrd_v2": 0,
        "memrd": 0,
        "dlatchsr": 0,
        "adlatch": 0,
        "dlatch": 0,
        "sdffce": 0,
        "sdffe": 0,
        "sdff": 0,
        "aldffe": 0,
        "aldff": 0,
        "adffe": 0,
        "adff": 0,
        "dffsre": 0,
        "dffsr": 0,
        "dffe": 0,
        "dff": 0,
        "ff": 0,
        "sr": 0,
        "print": 0,
        "specrule": 0,
        "specify3": 0,
        "specify2": 0,
        "equiv": 0,
        "allseq": 0,
        "allconst": 0,
        "anyseq": 0,
        "anyconst": 0,
        "initstate": 0,
        "cover": 0,
        "fair": 0,
        "live": 0,
        "assume": 0,
        "assert": 0,
        "tribuf": 0,
        "fa": 0,
        "alu": 0,
        "lcu": 0,
        "demux": 0,
        "bmux": 0,
        "bwmux": 0,
        "pmux": 0,
        "mux": 0,
        "bweqx": 0,
        "macc": 0,
        "concat": 0,
        "logic_or": 0,
        "logic_and": 0,
        "pow": 0,
        "modfloor": 0,
        "divfloor": 0,
        "mod": 0,
        "div": 0,
        "mul": 0,
        "sub": 0,
        "add": 0,
        "gt": 0,
        "ge": 0,
        "nex": 0,
        "eqx": 0,
        "ne": 0,
        "eq": 0,
        "le": 0,
        "lt": 0,
        "shiftx": 0,
        "shift": 0,
        "sshr": 0,
        "sshl": 0,
        "shr": 0,
        "shl": 0,
        "xnor": 0,
        "xor": 0,
        "or": 0,
        "and": 0,
        "sop": 0,
        "lut": 0,
        "slice": 0,
        "logic_not": 0,
        "reduce_bool": 0,
        "reduce_xnor": 0,
        "reduce_xor": 0,
        "reduce_or": 0,
        "reduce_and": 0,
        "neg": 0,
        "pos": 0,
        "not": 0
    }
}
