

================================================================
== Vitis HLS Report for 'chunkProcessor_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Fri Aug  1 13:55:22 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        sha512Accel
* Solution:       hls (Vivado IP Flow Target)
* Product family: aspartan7
* Target device:  xa7s6-cpga196-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.262 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      164|      164|  1.640 us|  1.640 us|  162|  162|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      162|      162|         4|          2|          1|    80|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_i26_i2513 = alloca i32 1"   --->   Operation 8 'alloca' 'add_i26_i2513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%thr_add5625 = alloca i32 1"   --->   Operation 9 'alloca' 'thr_add5625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%thr_add562 = alloca i32 1"   --->   Operation 10 'alloca' 'thr_add562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_i26_i251347 = alloca i32 1"   --->   Operation 11 'alloca' 'add_i26_i251347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%thr_add562568 = alloca i32 1"   --->   Operation 12 'alloca' 'thr_add562568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%add_i26_i251 = alloca i32 1"   --->   Operation 13 'alloca' 'add_i26_i251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add_i26_i25134 = alloca i32 1"   --->   Operation 14 'alloca' 'add_i26_i25134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%thr_add56256 = alloca i32 1"   --->   Operation 15 'alloca' 'thr_add56256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%wvars_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load"   --->   Operation 16 'read' 'wvars_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%wvars_load_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_1"   --->   Operation 17 'read' 'wvars_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%wvars_load_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_2"   --->   Operation 18 'read' 'wvars_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%wvars_load_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_3"   --->   Operation 19 'read' 'wvars_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%wvars_load_4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_4"   --->   Operation 20 'read' 'wvars_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%wvars_load_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_5"   --->   Operation 21 'read' 'wvars_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%wvars_load_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_6"   --->   Operation 22 'read' 'wvars_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%wvars_load_7_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %wvars_load_7"   --->   Operation 23 'read' 'wvars_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_5_read, i64 %thr_add56256"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_3_read, i64 %add_i26_i25134"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_read, i64 %add_i26_i251"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_7_read, i64 %thr_add562568"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_6_read, i64 %add_i26_i251347"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_1_read, i64 %thr_add562"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_4_read, i64 %thr_add5625"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %wvars_load_2_read, i64 %add_i26_i2513"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln27 = store i7 0, i7 %i" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 32 'store' 'store_ln27' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_30_3"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i_3 = load i7 %i" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 34 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.61ns)   --->   "%icmp_ln27 = icmp_eq  i7 %i_3, i7 80" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 35 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.61ns)   --->   "%add_ln27 = add i7 %i_3, i7 1" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 36 'add' 'add_ln27' <Predicate = true> <Delay = 1.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %VITIS_LOOP_30_3.split, void %VITIS_LOOP_34_4.exitStub" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 37 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i7 %i_3" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 38 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kValues_addr = getelementptr i64 %kValues, i64 0, i64 %zext_ln27" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 39 'getelementptr' 'kValues_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.77ns)   --->   "%kt = load i7 %kValues_addr" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 40 'load' 'kt' <Predicate = (!icmp_ln27)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 80> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%wValues_addr = getelementptr i64 %wValues, i64 0, i64 %zext_ln27" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 41 'getelementptr' 'wValues_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.77ns)   --->   "%wt = load i7 %wValues_addr" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 42 'load' 'wt' <Predicate = (!icmp_ln27)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_1 : Operation 43 [1/1] (1.29ns)   --->   "%store_ln27 = store i7 %add_ln27, i7 %i" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 43 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 5.69>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%add_i26_i251_load = load i64 %add_i26_i251" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 44 'load' 'add_i26_i251_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%add_i26_i25134_load = load i64 %add_i26_i25134" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 45 'load' 'add_i26_i25134_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%add_i26_i2513_load = load i64 %add_i26_i2513"   --->   Operation 46 'load' 'add_i26_i2513_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] ( I:2.77ns O:2.77ns )   --->   "%kt = load i7 %kValues_addr" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 47 'load' 'kt' <Predicate = (!icmp_ln27)> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 80> <ROM>
ST_2 : Operation 48 [1/2] ( I:2.77ns O:2.77ns )   --->   "%wt = load i7 %wValues_addr" [../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 48 'load' 'wt' <Predicate = (!icmp_ln27)> <Delay = 2.77> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 64> <Depth = 80> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln13)   --->   "%xor_ln13 = xor i64 %add_i26_i251_load, i64 18446744073709551615" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 49 'xor' 'xor_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node or_ln13)   --->   "%and_ln13 = and i64 %add_i26_i25134_load, i64 %xor_ln13" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 50 'and' 'and_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln13)   --->   "%and_ln13_1 = and i64 %add_i26_i251_load, i64 %add_i26_i2513_load" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 51 'and' 'and_ln13_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln13 = or i64 %and_ln13, i64 %and_ln13_1" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 52 'or' 'or_ln13' <Predicate = (!icmp_ln27)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (2.92ns)   --->   "%add_ln13 = add i64 %kt, i64 %wt" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 53 'add' 'add_ln13' <Predicate = (!icmp_ln27)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %add_i26_i2513_load, i64 %add_i26_i25134"   --->   Operation 54 'store' 'store_ln0' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_2 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln13 = store i64 %add_i26_i251_load, i64 %add_i26_i2513" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 55 'store' 'store_ln13' <Predicate = (!icmp_ln27)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%thr_add562_load = load i64 %thr_add562" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 56 'load' 'thr_add562_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%thr_add56256_load = load i64 %thr_add56256" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 57 'load' 'thr_add56256_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%thr_add5625_load = load i64 %thr_add5625"   --->   Operation 58 'load' 'thr_add5625_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%add_i26_i251347_load = load i64 %add_i26_i251347" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 59 'load' 'add_i26_i251347_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%lshr_ln5 = partselect i50 @_ssdm_op_PartSelect.i50.i64.i32.i32, i64 %add_i26_i251_load, i32 14, i32 63" [../functions512.cpp:17->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 60 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%trunc_ln17 = trunc i64 %add_i26_i251_load" [../functions512.cpp:17->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 61 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%lshr_ln6 = partselect i46 @_ssdm_op_PartSelect.i46.i64.i32.i32, i64 %add_i26_i251_load, i32 18, i32 63" [../functions512.cpp:18->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 62 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%trunc_ln18 = trunc i64 %add_i26_i251_load" [../functions512.cpp:18->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 63 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%lshr_ln = partselect i23 @_ssdm_op_PartSelect.i23.i64.i32.i32, i64 %add_i26_i251_load, i32 41, i32 63" [../functions512.cpp:19->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%trunc_ln19 = trunc i64 %add_i26_i251_load" [../functions512.cpp:19->../chunkIteration512/chunkIter512.cpp:9->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 65 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%or_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i14.i50, i14 %trunc_ln17, i50 %lshr_ln5" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 66 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%or_ln13_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i18.i46, i18 %trunc_ln18, i46 %lshr_ln6" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 67 'bitconcatenate' 'or_ln13_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%or_ln13_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i41.i23, i41 %trunc_ln19, i23 %lshr_ln" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 68 'bitconcatenate' 'or_ln13_3' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%xor_ln13_1 = xor i64 %or_ln13_1, i64 %or_ln13_3" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 69 'xor' 'xor_ln13_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_2)   --->   "%xor_ln13_2 = xor i64 %xor_ln13_1, i64 %or_ln2" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 70 'xor' 'xor_ln13_2' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln13_1 = add i64 %add_ln13, i64 %add_i26_i251347_load" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 71 'add' 'add_ln13_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (2.92ns) (out node of the LUT)   --->   "%add_ln13_2 = add i64 %or_ln13, i64 %xor_ln13_2" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 72 'add' 'add_ln13_2' <Predicate = (!icmp_ln27)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%t1 = add i64 %add_ln13_2, i64 %add_ln13_1" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 73 'add' 't1' <Predicate = (!icmp_ln27)> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln0 = store i64 %thr_add5625_load, i64 %thr_add56256"   --->   Operation 74 'store' 'store_ln0' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_3 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln13 = store i64 %add_i26_i25134_load, i64 %add_i26_i251347" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 75 'store' 'store_ln13' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_3 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln15 = store i64 %thr_add562_load, i64 %thr_add5625" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 76 'store' 'store_ln15' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%add_i26_i2513_load_1 = load i64 %add_i26_i2513"   --->   Operation 103 'load' 'add_i26_i2513_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%thr_add5625_load_1 = load i64 %thr_add5625"   --->   Operation 104 'load' 'thr_add5625_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%add_i26_i251347_load_1 = load i64 %add_i26_i251347"   --->   Operation 105 'load' 'add_i26_i251347_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%thr_add562568_load_1 = load i64 %thr_add562568"   --->   Operation 106 'load' 'thr_add562568_load_1' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add562568_out, i64 %thr_add562568_load_1"   --->   Operation 107 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i251347_out, i64 %add_i26_i251347_load_1"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add56256_out, i64 %thr_add56256_load" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 109 'write' 'write_ln15' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add5625_out, i64 %thr_add5625_load_1"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i25134_out, i64 %add_i26_i25134_load" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 111 'write' 'write_ln13' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i2513_out, i64 %add_i26_i2513_load_1"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %thr_add562_out, i64 %thr_add562_load" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 113 'write' 'write_ln15' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln13 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add_i26_i251_out, i64 %add_i26_i251_load" [../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 114 'write' 'write_ln13' <Predicate = (icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.29ns)   --->   "%ret_ln0 = ret"   --->   Operation 115 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 1.29>

State 4 <SV = 3> <Delay = 6.44>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%thr_add562568_load = load i64 %thr_add562568" [../chunkIteration512/chunkIter512.cpp:19->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 77 'load' 'thr_add562568_load' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 78 'specpipeline' 'specpipeline_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 80 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%lshr_ln7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %thr_add562_load, i32 28, i32 63" [../functions512.cpp:7->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 81 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%trunc_ln7 = trunc i64 %thr_add562_load" [../functions512.cpp:7->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 82 'trunc' 'trunc_ln7' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%lshr_ln8 = partselect i30 @_ssdm_op_PartSelect.i30.i64.i32.i32, i64 %thr_add562_load, i32 34, i32 63" [../functions512.cpp:8->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 83 'partselect' 'lshr_ln8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%trunc_ln8 = trunc i64 %thr_add562_load" [../functions512.cpp:8->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 84 'trunc' 'trunc_ln8' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%lshr_ln9 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %thr_add562_load, i32 39, i32 63" [../functions512.cpp:9->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 85 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%trunc_ln9 = trunc i64 %thr_add562_load" [../functions512.cpp:9->../chunkIteration512/chunkIter512.cpp:10->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 86 'trunc' 'trunc_ln9' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%or_ln15 = or i64 %thr_add5625_load, i64 %thr_add56256_load" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 87 'or' 'or_ln15' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%and_ln15 = and i64 %thr_add562_load, i64 %or_ln15" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 88 'and' 'and_ln15' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node or_ln15_3)   --->   "%and_ln15_1 = and i64 %thr_add5625_load, i64 %thr_add56256_load" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 89 'and' 'and_ln15_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%or_ln15_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln7, i36 %lshr_ln7" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 90 'bitconcatenate' 'or_ln15_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%or_ln15_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i34.i30, i34 %trunc_ln8, i30 %lshr_ln8" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 91 'bitconcatenate' 'or_ln15_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln15_3 = or i64 %and_ln15, i64 %and_ln15_1" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 92 'or' 'or_ln15_3' <Predicate = (!icmp_ln27)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%or_ln15_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln9, i25 %lshr_ln9" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 93 'bitconcatenate' 'or_ln15_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln15_1)   --->   "%xor_ln15 = xor i64 %or_ln15_2, i64 %or_ln15_4" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 94 'xor' 'xor_ln15' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln15_1 = xor i64 %xor_ln15, i64 %or_ln15_1" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 95 'xor' 'xor_ln15_1' <Predicate = (!icmp_ln27)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln15 = add i64 %t1, i64 %or_ln15_3" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 96 'add' 'add_ln15' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (4.34ns) (root node of TernaryAdder)   --->   "%add_ln15_2 = add i64 %add_ln15, i64 %xor_ln15_1" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 97 'add' 'add_ln15_2' <Predicate = (!icmp_ln27)> <Delay = 4.34> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.17> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (2.92ns)   --->   "%add_ln19 = add i64 %t1, i64 %thr_add562568_load" [../chunkIteration512/chunkIter512.cpp:19->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 98 'add' 'add_ln19' <Predicate = (!icmp_ln27)> <Delay = 2.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.29ns)   --->   "%store_ln19 = store i64 %add_ln19, i64 %add_i26_i251" [../chunkIteration512/chunkIter512.cpp:19->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 99 'store' 'store_ln19' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_4 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln15 = store i64 %thr_add56256_load, i64 %thr_add562568" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 100 'store' 'store_ln15' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_4 : Operation 101 [1/1] (1.29ns)   --->   "%store_ln15 = store i64 %add_ln15_2, i64 %thr_add562" [../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29]   --->   Operation 101 'store' 'store_ln15' <Predicate = (!icmp_ln27)> <Delay = 1.29>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_3" [../chunkProcessor512/chunkProcessor512.cpp:27]   --->   Operation 102 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.207ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln27', ../chunkProcessor512/chunkProcessor512.cpp:27) of constant 0 on local variable 'i', ../chunkProcessor512/chunkProcessor512.cpp:27 [44]  (1.294 ns)
	'load' operation 7 bit ('i', ../chunkProcessor512/chunkProcessor512.cpp:27) on local variable 'i', ../chunkProcessor512/chunkProcessor512.cpp:27 [47]  (0.000 ns)
	'add' operation 7 bit ('add_ln27', ../chunkProcessor512/chunkProcessor512.cpp:27) [53]  (1.619 ns)
	'store' operation 0 bit ('store_ln27', ../chunkProcessor512/chunkProcessor512.cpp:27) of variable 'add_ln27', ../chunkProcessor512/chunkProcessor512.cpp:27 on local variable 'i', ../chunkProcessor512/chunkProcessor512.cpp:27 [113]  (1.294 ns)

 <State 2>: 5.691ns
The critical path consists of the following:
	'load' operation 64 bit ('kt', ../chunkProcessor512/chunkProcessor512.cpp:29) on array 'kValues' [65]  (2.771 ns)
	'add' operation 64 bit ('add_ln13', ../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29) [89]  (2.920 ns)

 <State 3>: 7.262ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln13_2', ../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29) [88]  (0.000 ns)
	'add' operation 64 bit ('add_ln13_2', ../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29) [91]  (2.920 ns)
	'add' operation 64 bit ('t1', ../chunkIteration512/chunkIter512.cpp:13->../chunkProcessor512/chunkProcessor512.cpp:29) [92]  (4.342 ns)

 <State 4>: 6.444ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln15_1', ../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29) [101]  (0.808 ns)
	'add' operation 64 bit ('add_ln15_2', ../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29) [103]  (4.342 ns)
	'store' operation 0 bit ('store_ln15', ../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29) of variable 'add_ln15_2', ../chunkIteration512/chunkIter512.cpp:15->../chunkProcessor512/chunkProcessor512.cpp:29 on local variable 'thr_add562' [110]  (1.294 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
