# ğŸš€ FPGA Projects â€“ Zynq-7000 SoC

Welcome to my collection of FPGA-based projects implemented on the **ZYNQ-7000 SoC**. These projects highlight my experience with interfacing peripherals, working with digital communication protocols, and developing real-time embedded logic.

---

## ğŸ”§ Project 1 â€“ SPI Master Interface: Ambient Light Sensor ğŸŒŸ

A practical implementation of an **SPI Master** inside the FPGA (PL side) communicating with an external **Ambient Light Sensor** (ADC).  
This project demonstrates hands-on digital interface control via **Serial Peripheral Interface (SPI)** protocol.

### ğŸ“· Demo Snapshot

![Screenshot](https://github.com/user-attachments/assets/48bb4e5b-787e-4ca7-bfe3-35e23e5639f2)

---

## ğŸ”Œ About SPI (Serial Peripheral Interface)

> SPI is a synchronous, full-duplex communication protocol widely used in embedded systems for interfacing peripherals like sensors, ADCs, memory, and display controllers.

### ğŸ“š Key SPI Concepts:

| Signal | Direction | Description                              |
|--------|-----------|------------------------------------------|
| **SCLK** | Output    | Serial Clock â€“ Drives timing (synchronous) |
| **MOSI** | Output    | Master Out Slave In â€“ Data from Master   |
| **MISO** | Input     | Master In Slave Out â€“ Data from Slave    |
| **SSÌ… (CS)** | Output    | Slave Select â€“ Activates the slave device |

---

### ğŸ§  Why Use SPI?

âœ… **Full Duplex Communication**  
âœ… **Faster than UART & I2C** (16â€“32 Mbps typical)  
âœ… **Supports Multiple Slaves**  
âœ… **Widely Supported in ICs**  

âš ï¸ **More Pin Usage**  
âš ï¸ **Not Ideal for Long Distances**  
âš ï¸ **Many Variants and Modes**  

---

## ğŸ“ˆ SPI Modes: CPOL & CPHA

SPI operates in **4 modes** defined by **Clock Polarity (CPOL)** and **Clock Phase (CPHA)**:

| Mode | CPOL | CPHA | Description                     |
|------|------|------|---------------------------------|
| 0    | 0    | 0    | Idle Low, Sample on Rising Edge |
| 1    | 0    | 1    | Idle Low, Sample on Falling Edge|
| 2    | 1    | 0    | Idle High, Sample on Falling Edge|
| 3    | 1    | 1    | Idle High, Sample on Rising Edge|

ğŸ“ **Best Practice:** Always sample data **in the middle of the data bit period**, not at the edges, to avoid metastability.

---

## ğŸ› ï¸ What This Project Demonstrates

- âœ… FPGA as **SPI Master**
- âœ… External ADC acting as **SPI Slave**
- âœ… Real-time signal interaction (MOSI, MISO, SCLK)
- âœ… SPI logic implemented without `chip select` for simplicity
- âœ… Clean timing and signal integrity at high speeds

---

## ğŸ§° Tools & Technologies

- ğŸ§  **FPGA SoC:** ZYNQ-7000 (Xilinx)
- ğŸ“¦ **HDL: **VHDL
- ğŸ§ª **Debugging Tools:** Logic Analyzer, ILA (Integrated Logic Analyzer)
- ğŸ“Š **Visualization:** Vivado Waveform Viewer

---
