# A multi-cycle CPU which supports 54 Mips instructions

## Brief Intro

## About 54 instructions

## milestones

+ 2023-7-10 14:10 : **Functional simulation** passed.
+ 2023-7-10 22:30 : **post-synthesis simulation** passes.
+ 2023-7-10 22:34 : generate bit stream to **FPGA board** successfully.
