

================================================================
== Vitis HLS Report for 'mmult'
================================================================
* Date:           Wed Oct 19 21:21:44 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        mmult
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4113|     5102|  13.709 us|  17.005 us|  4114|  5103|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                         |                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mmult_Pipeline_readA_fu_157                          |mmult_Pipeline_readA                          |      259|      259|   0.863 us|   0.863 us|   259|   259|       no|
        |grp_mmult_Pipeline_readB_fu_167                          |mmult_Pipeline_readB                          |      259|      259|   0.863 us|   0.863 us|   259|   259|       no|
        |grp_mmult_Pipeline_systolic1_systolic2_systolic3_fu_177  |mmult_Pipeline_systolic1_systolic2_systolic3  |     4102|     4102|  13.672 us|  13.672 us|  4102|  4102|       no|
        |grp_mmult_Pipeline_writeC_fu_188                         |mmult_Pipeline_writeC                         |      260|      260|   0.867 us|   0.867 us|   260|   260|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      98|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     9|     2653|    3685|    0|
|Memory               |        4|     -|        0|       0|    0|
|Multiplexer          |        -|     -|        -|    1551|    -|
|Register             |        -|     -|      645|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        4|     9|     3298|    5334|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       1|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                          |control_s_axi                                 |        0|   0|  360|   616|    0|
    |gmem_m_axi_U                                             |gmem_m_axi                                    |        0|   0|  764|  1118|    0|
    |grp_mmult_Pipeline_readA_fu_157                          |mmult_Pipeline_readA                          |        0|   0|  141|   311|    0|
    |grp_mmult_Pipeline_readB_fu_167                          |mmult_Pipeline_readB                          |        0|   0|  141|   311|    0|
    |grp_mmult_Pipeline_systolic1_systolic2_systolic3_fu_177  |mmult_Pipeline_systolic1_systolic2_systolic3  |        0|   0|  607|   873|    0|
    |grp_mmult_Pipeline_writeC_fu_188                         |mmult_Pipeline_writeC                         |        0|   0|  145|   309|    0|
    |mul_32s_32s_32_2_1_U24                                   |mul_32s_32s_32_2_1                            |        0|   3|  165|    49|    0|
    |mul_32s_32s_32_2_1_U25                                   |mul_32s_32s_32_2_1                            |        0|   3|  165|    49|    0|
    |mul_32s_32s_32_2_1_U26                                   |mul_32s_32s_32_2_1                            |        0|   3|  165|    49|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+------+-----+
    |Total                                                    |                                              |        0|   9| 2653|  3685|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |localA_U  |localA_RAM_1WNR_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |localB_U  |localB_RAM_AUTO_1R1W       |        1|  0|   0|    0|   256|   32|     1|         8192|
    |localC_U  |localC_RAM_AUTO_1R1W       |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                           |        4|  0|   0|    0|   768|   96|     3|        24576|
    +----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state150_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state223                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state76_on_subcall_done   |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n              |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                  |       and|   0|  0|   2|           1|           1|
    |ap_int_blocking_n                  |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n                  |       and|   0|  0|   2|           1|           2|
    |cmp49_not_mid116_fu_273_p2         |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln173_fu_279_p2               |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln87_fu_202_p2                |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln98_fu_234_p2                |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  98|         137|          15|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+------+-----------+-----+-----------+
    |       Name      |  LUT | Input Size| Bits| Total Bits|
    +-----------------+------+-----------+-----+-----------+
    |ap_NS_fsm        |  1189|        224|    1|        224|
    |ap_done          |     9|          2|    1|          2|
    |gmem_ARADDR      |    26|          5|   64|        320|
    |gmem_ARLEN       |    26|          5|   32|        160|
    |gmem_ARVALID     |    20|          4|    1|          4|
    |gmem_AWADDR      |    14|          3|   64|        192|
    |gmem_AWLEN       |    14|          3|   32|         96|
    |gmem_AWVALID     |    14|          3|    1|          3|
    |gmem_BREADY      |    14|          3|    1|          3|
    |gmem_RREADY      |    14|          3|    1|          3|
    |gmem_WVALID      |     9|          2|    1|          2|
    |gmem_blk_n_AR    |     9|          2|    1|          2|
    |gmem_blk_n_AW    |     9|          2|    1|          2|
    |gmem_blk_n_B     |     9|          2|    1|          2|
    |grp_fu_198_ce    |     9|          2|    1|          2|
    |grp_fu_198_p0    |    14|          3|   32|         96|
    |grp_fu_198_p1    |    14|          3|   32|         96|
    |localA_address0  |    14|          3|    8|         24|
    |localA_ce0       |    14|          3|    1|          3|
    |localA_ce1       |     9|          2|    1|          2|
    |localA_ce2       |     9|          2|    1|          2|
    |localA_we0       |     9|          2|    1|          2|
    |localB_address0  |    14|          3|    8|         24|
    |localB_ce0       |    14|          3|    1|          3|
    |localB_we0       |     9|          2|    1|          2|
    |localC_address0  |    14|          3|    8|         24|
    |localC_ce0       |    14|          3|    1|          3|
    |localC_ce1       |     9|          2|    1|          2|
    |localC_we0       |     9|          2|    1|          2|
    +-----------------+------+-----------+-----+-----------+
    |Total            |  1551|        301|  300|       1302|
    +-----------------+------+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |                                 Name                                 |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                             |  223|   0|  223|          0|
    |ap_done_reg                                                           |    1|   0|    1|          0|
    |ap_ext_blocking_n_reg                                                 |    1|   0|    1|          0|
    |ap_int_blocking_n_reg                                                 |    1|   0|    1|          0|
    |ap_rst_n_inv                                                          |    1|   0|    1|          0|
    |ap_rst_reg_1                                                          |    1|   0|    1|          0|
    |ap_rst_reg_2                                                          |    1|   0|    1|          0|
    |ap_str_blocking_n_reg                                                 |    1|   0|    1|          0|
    |cmp49_not_mid116_reg_404                                              |    1|   0|    1|          0|
    |grp_mmult_Pipeline_readA_fu_157_ap_start_reg                          |    1|   0|    1|          0|
    |grp_mmult_Pipeline_readB_fu_167_ap_start_reg                          |    1|   0|    1|          0|
    |grp_mmult_Pipeline_systolic1_systolic2_systolic3_fu_177_ap_start_reg  |    1|   0|    1|          0|
    |grp_mmult_Pipeline_writeC_fu_188_ap_start_reg                         |    1|   0|    1|          0|
    |icmp_ln173_reg_416                                                    |    1|   0|    1|          0|
    |icmp_ln87_reg_334                                                     |    1|   0|    1|          0|
    |icmp_ln98_reg_379                                                     |    1|   0|    1|          0|
    |mul12_reg_372                                                         |   32|   0|   32|          0|
    |mul88_reg_409                                                         |   32|   0|   32|          0|
    |mul_reg_322                                                           |   32|   0|   32|          0|
    |tmp_2_reg_399                                                         |   32|   0|   40|          8|
    |trunc_ln173_reg_426                                                   |   31|   0|   31|          0|
    |trunc_ln1_reg_383                                                     |   62|   0|   62|          0|
    |trunc_ln2_reg_420                                                     |   62|   0|   62|          0|
    |trunc_ln87_reg_357                                                    |   31|   0|   31|          0|
    |trunc_ln98_reg_389                                                    |   31|   0|   31|          0|
    |trunc_ln_reg_362                                                      |   62|   0|   62|          0|
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                 |  645|   0|  653|          8|
    +----------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|         mmult|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|         mmult|  return value|
|event_done             |  out|    1|  ap_ctrl_chain|         mmult|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|         mmult|  return value|
|event_start            |  out|    1|  ap_ctrl_chain|         mmult|  return value|
|stall_start_ext        |  out|    1|  ap_ctrl_chain|         mmult|  return value|
|stall_done_ext         |  out|    1|  ap_ctrl_chain|         mmult|  return value|
|stall_start_str        |  out|    1|  ap_ctrl_chain|         mmult|  return value|
|stall_done_str         |  out|    1|  ap_ctrl_chain|         mmult|  return value|
|stall_start_int        |  out|    1|  ap_ctrl_chain|         mmult|  return value|
|stall_done_int         |  out|    1|  ap_ctrl_chain|         mmult|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|          gmem|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

