set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {portaAND.vo portaAND_v.sdo}}
	{{"Fast Model"} {portaAND_fast.vo portaAND_v_fast.sdo}}
}
