# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(25): Cannot open `include file "qspk_rx_tb_msgs.vh".
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(39): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(72): near "end": syntax error, unexpected end.
# 
# 
# 6 compiles, 1 failed with 3 errors.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(39): near ")": syntax error, unexpected ')', expecting .* or '.'.
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(72): near "end": syntax error, unexpected end.
# 
# 
# 6 compiles, 1 failed with 2 errors.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(72): near "end": syntax error, unexpected end.
# 
# 
# 6 compiles, 1 failed with 1 error.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(81): near "always": syntax error, unexpected always, expecting class.
# 
# 
# 6 compiles, 1 failed with 1 error.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(81): near "always": syntax error, unexpected always, expecting class.
# 
# 
# 6 compiles, 1 failed with 1 error.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(75): (vlog-2730) Undefined variable: 'data_valid'.
# ** Error: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(76): (vlog-2730) Undefined variable: 'data'.
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(89): near "always": syntax error, unexpected always.
# 
# 
# 6 compiles, 1 failed with 3 errors.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(75): (vlog-2730) Undefined variable: 'data_valid'.
# ** Error: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(76): (vlog-2730) Undefined variable: 'data'.
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(89): near "always": syntax error, unexpected always.
# 
# 
# 6 compiles, 1 failed with 3 errors.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(76): (vlog-2730) Undefined variable: 'data'.
# ** Error: (vlog-13069) C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(89): near "always": syntax error, unexpected always.
# 
# 
# 6 compiles, 1 failed with 2 errors.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 11:29:14 on Nov 05,2023
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v Line: 28
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo/qpsk_ File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_valid'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo/qpsk_ File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo/fifo_ File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v Line: 26
# Error loading design
# End time: 11:29:15 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 4, Warnings: 11
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 11:32:01 on Nov 05,2023
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v Line: 28
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo/qpsk_ File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_valid'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo/qpsk_ File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_out'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo/fifo_ File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v Line: 26
# Error loading design
# End time: 11:32:01 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 2
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 11:33:37 on Nov 05,2023
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo/qpsk_ File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v Line: 16
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'data_valid'.
#    Time: 0 ps  Iteration: 0  Instance: /tb/qpsk_fifo/qpsk_ File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v Line: 16
# Error loading design
# End time: 11:33:37 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 11:36:36 on Nov 05,2023
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
add wave -position insertpoint  \
sim:/tb/qpsk_fifo/sym_q \
sim:/tb/qpsk_fifo/sym_i \
sim:/tb/qpsk_fifo/reset \
sim:/tb/qpsk_fifo/read_en \
sim:/tb/qpsk_fifo/iq_valid \
sim:/tb/qpsk_fifo/full \
sim:/tb/qpsk_fifo/empty \
sim:/tb/qpsk_fifo/data_valid \
sim:/tb/qpsk_fifo/data_out \
sim:/tb/qpsk_fifo/data \
sim:/tb/qpsk_fifo/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: dvire  Hostname: DVIR  ProcessID: 82184
#           Attempting to use alternate WLF file "./wlfttvainj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttvainj
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/wave_full_design
run -all
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
#   x
#                    0
# ERROR: NON-TEXT CHARCHTER ASCII CODE hex x , QUITTING
# 
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(85)
#    Time: 0 ps  Iteration: 2  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 85
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
#   x
#                    0
# ERROR: NON-TEXT CHARCHTER ASCII CODE hex x , QUITTING
# 
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(85)
#    Time: 0 ps  Iteration: 2  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 85
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
# read_en=x
#   x
#                    5
# ERROR: NON-TEXT CHARCHTER ASCII CODE hex x , QUITTING
# 
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(86)
#    Time: 5 ps  Iteration: 2  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 86
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
#   x
#                    0
# ERROR: NON-TEXT CHARCHTER ASCII CODE hex x , QUITTING
# 
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(89)
#    Time: 0 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 89
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
#   x
#                    0
# ERROR: NON-TEXT CHARCHTER ASCII CODE hex x , QUITTING
# 
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(89)
#    Time: 0 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 89
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
# read_en=0
#   x
#                    0
# ERROR: NON-TEXT CHARCHTER ASCII CODE hex x , QUITTING
# 
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(90)
#    Time: 0 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 90
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
# 
# 
# QPSK RECIVED TEXT MESSAGE: 
# 
#   x
#                   35
# ERROR: NON-TEXT CHARCHTER ASCII CODE hex x , QUITTING
# 
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(90)
#    Time: 35 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 90
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
# 
# 
# QPSK RECIVED TEXT MESSAGE: 
# 
#   x
#                  175
# ERROR: NON-TEXT CHARCHTER ASCII CODE hex x , QUITTING
# 
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(90)
#    Time: 175 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 90
add wave -position insertpoint  \
sim:/tb/qpsk_fifo/fifo_/data_in
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
# 
# 
# QPSK RECIVED TEXT MESSAGE: 
# 
#   x
#                  175
# ERROR: NON-TEXT CHARCHTER ASCII CODE hex x , QUITTING
# 
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(90)
#    Time: 175 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 90
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# TESTING QPSK_RX, SUM_OF_STUDENTS_ID =  194848130
# 
# 
# 
# QPSK RECIVED TEXT MESSAGE: 
# 
# We are the champions, My friend
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(98)
#    Time: 20185 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 98
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v(11): Parameter value must be constant.
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# ** Error: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(11): Parameter value must be constant.
# 
# 
# 6 compiles, 2 failed with 2 errors.
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
# ** Error: (vsim-3043) Unresolved reference to 'SUM_OF_STUDENTS_ID'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v Line: 50
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# No Design Loaded!
vsim -gui work.tb
# vsim -gui work.tb 
# Start time: 11:36:36 on Nov 05,2023
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: dvire  Hostname: DVIR  ProcessID: 82184
#           Attempting to use alternate WLF file "./wlftr9cier".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftr9cier
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# QPSK RECIVED TEXT MESSAGE: 
# 
# Mama mia, here I go again
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(102)
#    Time: 20185 ps  Iteration: 1  Instance: /tb
# 1
# Break in Module tb at C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v line 102
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/qpsk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module qpsk
# 
# Top level modules:
# 	qpsk
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/qpsk/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/fifo.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/fifo/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/full_design.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module full_design
# 
# Top level modules:
# 	full_design
# 
# 
# vlog -work work -stats=none C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# 
# 
# 6 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.full_design
# Loading work.qpsk
# Loading work.fifo
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# 
# 
# QPSK RECIVED TEXT MESSAGE: 
# 
# Mama mia, here I go again
# ** Note: $finish    : C:/Users/dvire/OneDrive/Desktop/modelsim_projects/qpsk_project/tb.v(102)
#    Time: 20185 ps  Iteration: 1  Instance: /tb
# End time: 17:32:38 on Nov 05,2023, Elapsed time: 5:56:02
# Errors: 0, Warnings: 0
