INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado Lab projects/8bit_barrel_shifter/8bit_barrel_shifter.srcs/sources_1/new/8bit_barrel_shifter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eightbit_barrel_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado Lab projects/8bit_barrel_shifter/8bit_barrel_shifter.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
