#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 28 10:12:19 2021
# Process ID: 13378
# Current directory: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog
# Command line: vivado -mode batch -source /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/ip_config.tcl
# Log file: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/vivado.log
# Journal file: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/vivado.jou
#-----------------------------------------------------------
source /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/ip_config.tcl
# set FREQ_MHZ 100
# set NUM_AXILITE 2
# if {$NUM_AXILITE > 9} {
#     error "Maximum 10 AXI-Lite interfaces supported"
# }
# set NUM_AXIMM 2
# set BOARD Pynq-Z2
# set FPGA_PART xc7z020clg400-1
# create_project finn_zynq_link ./ -part $FPGA_PART
# set paths_prop [get_property BOARD_PART_REPO_PATHS [current_project]]
# set paths_param [get_param board.repoPaths]
# lappend paths_prop /workspace/finn/board_files
# lappend paths_param /workspace/finn/board_files
# set_property BOARD_PART_REPO_PATHS $paths_prop [current_project]
# set_param board.repoPaths $paths_param
# if {$BOARD == "ZCU104"} {
#     set_property board_part xilinx.com:zcu104:part0:1.1 [current_project]
#     set ZYNQ_TYPE "zynq_us+"
# } elseif {$BOARD == "ZCU102"} {
#     set_property board_part xilinx.com:zcu102:part0:3.3 [current_project]
#     set ZYNQ_TYPE "zynq_us+"
# } elseif {$BOARD == "Ultra96"} {
#     set_property board_part avnet.com:ultra96v1:part0:1.2 [current_project]
#     set ZYNQ_TYPE "zynq_us+"
# } elseif {$BOARD == "Pynq-Z2"} {
#     set ZYNQ_TYPE "zynq_7000"
# } elseif {$BOARD == "Pynq-Z1"} {
#     set ZYNQ_TYPE "zynq_7000"
#     set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# } else {
#     puts "Unrecognized board"
# }
# create_bd_design "top"
Wrote  : </tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/top.bd> 
# if {$ZYNQ_TYPE == "zynq_us+"} {
#     create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ps
#     apply_bd_automation -rule xilinx.com:bd_rule:zynq_ultra_ps_e -config {apply_board_preset "1" }  [get_bd_cells zynq_ps]
#     #activate one slave port, deactivate the second master port
#     set_property -dict [list CONFIG.PSU__USE__S_AXI_GP2 {1}] [get_bd_cells zynq_ps]
#     set_property -dict [list CONFIG.PSU__USE__M_AXI_GP1 {0}] [get_bd_cells zynq_ps]
#     #set frequency of PS clock (this can't always be exactly met)
#     set_property -dict [list CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ [expr int($FREQ_MHZ)]] [get_bd_cells zynq_ps]
# } elseif {$ZYNQ_TYPE == "zynq_7000"} {
#     create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 zynq_ps
#     apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells zynq_ps]
#     set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells zynq_ps]
#     set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ [expr int($FREQ_MHZ)]] [get_bd_cells zynq_ps]
# } else {
#     puts "Unrecognized Zynq type"
# }
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [Boardtcl 53-1] No current board_part set.
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
# create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
# create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0
# set_property -dict [list CONFIG.NUM_SI $NUM_AXIMM] [get_bd_cells smartconnect_0]
# set_property -dict [list CONFIG.NUM_MI $NUM_AXILITE] [get_bd_cells axi_interconnect_0]
# if {$ZYNQ_TYPE == "zynq_us+"} {
#     set axi_peripheral_base 0xA0000000
#     connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ps/S_AXI_HP0_FPD]
#     connect_bd_intf_net [get_bd_intf_pins zynq_ps/M_AXI_HPM0_FPD] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S00_AXI]
#     #connect interconnect clocks and resets
#     apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/pl_clk0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
#     apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/pl_clk0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/S00_ACLK]
#     apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/pl_clk0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins zynq_ps/saxihp0_fpd_aclk]
# } elseif {$ZYNQ_TYPE == "zynq_7000"} {
#     set axi_peripheral_base 0x40000000
#     connect_bd_intf_net -boundary_type upper [get_bd_intf_pins zynq_ps/M_AXI_GP0] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
#     connect_bd_intf_net [get_bd_intf_pins smartconnect_0/M00_AXI] [get_bd_intf_pins zynq_ps/S_AXI_HP0]
#     apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/FCLK_CLK0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/ACLK]
#     apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/FCLK_CLK0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_interconnect_0/S00_ACLK]
#     apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/FCLK_CLK0} Freq {} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins zynq_ps/S_AXI_HP0_ACLK]
# }
# connect_bd_net [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins smartconnect_0/aresetn]
# proc assign_axi_addr_proc {axi_intf_path} {
#     #global variable holds current base address
#     global axi_peripheral_base
#     #infer range
#     set range [expr 2**[get_property CONFIG.ADDR_WIDTH [get_bd_intf_pins $axi_intf_path]]]
#     set range [expr $range < 4096 ? 4096 : $range]
#     #align base address to range
#     set offset [expr ($axi_peripheral_base + ($range-1)) & ~($range-1)]
#     #perform assignment
#     assign_bd_address [get_bd_addr_segs $axi_intf_path/Reg] -offset $offset -range $range
#     #advance base address
#     set axi_peripheral_base [expr $offset + $range]
# }
# set_property ip_repo_paths [concat [get_property ip_repo_paths [current_project]] [list /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_ere8ov1m/project_StreamingDataflowPartition_0_IODMA_0/sol1/impl/ip /tmp/finn_dev_sss/vivado_stitch_proj_18gxlg6w/ip]] [current_project]
# update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_ere8ov1m/project_StreamingDataflowPartition_0_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/vivado_stitch_proj_18gxlg6w/ip'.
# create_bd_cell -type ip -vlnv xilinx_finn:finn:StreamingDataflowPartition_0:1.0 idma0
# connect_bd_intf_net [get_bd_intf_pins idma0/m_axi_gmem0] [get_bd_intf_pins smartconnect_0/S00_AXI]
# connect_bd_intf_net [get_bd_intf_pins idma0/s_axi_control_0] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
# assign_axi_addr_proc idma0/s_axi_control_0
Slave segment '/idma0/s_axi_control_0/Reg' is being assigned into address space '/zynq_ps/Data' at <0x4000_0000 [ 4K ]>.
# connect_bd_net [get_bd_pins idma0/ap_clk] [get_bd_pins smartconnect_0/aclk]
# connect_bd_net [get_bd_pins idma0/ap_rst_n] [get_bd_pins smartconnect_0/aresetn]
# set_property ip_repo_paths [concat [get_property ip_repo_paths [current_project]] [list /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_0_cu4fl12x/project_StreamingDataflowPartition_1_StreamingFIFO_0/sol1/impl/verilog /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_0_w_zhxida/project_StreamingDataflowPartition_1_Thresholding_Batch_0/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_7ns0n1te/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_0_2plq9v91/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_0/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_l_qh9ked/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5y7ortnh/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_ryfj5l8r/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ddeuqxv_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_1/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_0vj_ene3/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_yiotub7i/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_mdrtszqr/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0_mmiblctu/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_ag6ln_o_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_2_ht7s87v_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_2/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_3__79zh4iw/project_StreamingDataflowPartition_1_StreamingFIFO_3/sol1/impl/verilog /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_il17gtiz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4_dc3ftzxh/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_3_pssgzh40/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_3/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_4_zeql4ekk/project_StreamingDataflowPartition_1_StreamingFIFO_4/sol1/impl/verilog /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_alvtnnuz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5_82cgevvb/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_ky2exc2g/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6_m_2z6qkt/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_4_eqzgsyfw/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_4/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_5_mo9396az/project_StreamingDataflowPartition_1_StreamingFIFO_5/sol1/impl/verilog /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4_whnqdlr3/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7_7gxppv9w/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_5_pojqdxgg/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_5/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5_kje_dp2x/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8_rb5w989_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6_r9nort93/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9_tb4fo4bg/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_6_60ta16i9/project_StreamingDataflowPartition_1_StreamingFIFO_6/sol1/impl/verilog /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7_zb7m9b_j/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_7_s_y0rj0_/project_StreamingDataflowPartition_1_StreamingFIFO_7/sol1/impl/verilog /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_e6f9ejst/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10_zb_p1o7p/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_LabelSelect_Batch_0_n_dbes4o/project_StreamingDataflowPartition_1_LabelSelect_Batch_0/sol1/impl/ip /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_8_b5i44e7w/project_StreamingDataflowPartition_1_StreamingFIFO_8/sol1/impl/verilog /tmp/finn_dev_sss/vivado_stitch_proj_rpv93_yb/ip]] [current_project]
# update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_ere8ov1m/project_StreamingDataflowPartition_0_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/vivado_stitch_proj_18gxlg6w/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_0_cu4fl12x/project_StreamingDataflowPartition_1_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_0_w_zhxida/project_StreamingDataflowPartition_1_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_7ns0n1te/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_0_2plq9v91/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_l_qh9ked/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5y7ortnh/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_ryfj5l8r/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ddeuqxv_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_0vj_ene3/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_yiotub7i/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_mdrtszqr/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0_mmiblctu/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_ag6ln_o_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_2_ht7s87v_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_3__79zh4iw/project_StreamingDataflowPartition_1_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_il17gtiz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4_dc3ftzxh/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_3_pssgzh40/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_4_zeql4ekk/project_StreamingDataflowPartition_1_StreamingFIFO_4/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_alvtnnuz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5_82cgevvb/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_ky2exc2g/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6_m_2z6qkt/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_4_eqzgsyfw/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_5_mo9396az/project_StreamingDataflowPartition_1_StreamingFIFO_5/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4_whnqdlr3/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7_7gxppv9w/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_5_pojqdxgg/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5_kje_dp2x/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8_rb5w989_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6_r9nort93/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9_tb4fo4bg/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_6_60ta16i9/project_StreamingDataflowPartition_1_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7_zb7m9b_j/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_7_s_y0rj0_/project_StreamingDataflowPartition_1_StreamingFIFO_7/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_e6f9ejst/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10_zb_p1o7p/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_LabelSelect_Batch_0_n_dbes4o/project_StreamingDataflowPartition_1_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_8_b5i44e7w/project_StreamingDataflowPartition_1_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/vivado_stitch_proj_rpv93_yb/ip'.
# create_bd_cell -type ip -vlnv xilinx_finn:finn:StreamingDataflowPartition_1:1.0 StreamingDataflowPartition_1
WARNING: [BD 41-1753] The name 'StreamingDataflowPartition_1' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# connect_bd_net [get_bd_pins StreamingDataflowPartition_1/ap_clk] [get_bd_pins smartconnect_0/aclk]
# connect_bd_net [get_bd_pins StreamingDataflowPartition_1/ap_rst_n] [get_bd_pins smartconnect_0/aresetn]
# connect_bd_intf_net [get_bd_intf_pins StreamingDataflowPartition_1/s_axis_0] [get_bd_intf_pins idma0/m_axis_0]
# set_property ip_repo_paths [concat [get_property ip_repo_paths [current_project]] [list /tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_w8au1qyj/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip /tmp/finn_dev_sss/vivado_stitch_proj_mgfj5tcl/ip]] [current_project]
# update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_ere8ov1m/project_StreamingDataflowPartition_0_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/vivado_stitch_proj_18gxlg6w/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_0_cu4fl12x/project_StreamingDataflowPartition_1_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_0_w_zhxida/project_StreamingDataflowPartition_1_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_7ns0n1te/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_0_2plq9v91/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_l_qh9ked/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5y7ortnh/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_ryfj5l8r/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ddeuqxv_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_0vj_ene3/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_yiotub7i/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_mdrtszqr/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0_mmiblctu/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_ag6ln_o_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_2_ht7s87v_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_3__79zh4iw/project_StreamingDataflowPartition_1_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_il17gtiz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4_dc3ftzxh/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_3_pssgzh40/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_4_zeql4ekk/project_StreamingDataflowPartition_1_StreamingFIFO_4/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_alvtnnuz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5_82cgevvb/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_ky2exc2g/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6_m_2z6qkt/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_4_eqzgsyfw/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_5_mo9396az/project_StreamingDataflowPartition_1_StreamingFIFO_5/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4_whnqdlr3/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7_7gxppv9w/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_5_pojqdxgg/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5_kje_dp2x/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8_rb5w989_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6_r9nort93/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9_tb4fo4bg/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_6_60ta16i9/project_StreamingDataflowPartition_1_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7_zb7m9b_j/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_7_s_y0rj0_/project_StreamingDataflowPartition_1_StreamingFIFO_7/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_e6f9ejst/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10_zb_p1o7p/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_LabelSelect_Batch_0_n_dbes4o/project_StreamingDataflowPartition_1_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_8_b5i44e7w/project_StreamingDataflowPartition_1_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/vivado_stitch_proj_rpv93_yb/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_w8au1qyj/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/vivado_stitch_proj_mgfj5tcl/ip'.
# create_bd_cell -type ip -vlnv xilinx_finn:finn:StreamingDataflowPartition_2:1.0 odma0
# connect_bd_intf_net [get_bd_intf_pins odma0/m_axi_gmem0] [get_bd_intf_pins smartconnect_0/S01_AXI]
# connect_bd_intf_net [get_bd_intf_pins odma0/s_axi_control_0] [get_bd_intf_pins axi_interconnect_0/M01_AXI]
# assign_axi_addr_proc odma0/s_axi_control_0
Slave segment '/odma0/s_axi_control_0/Reg' is being assigned into address space '/zynq_ps/Data' at <0x4000_1000 [ 4K ]>.
# connect_bd_net [get_bd_pins odma0/ap_clk] [get_bd_pins smartconnect_0/aclk]
# connect_bd_net [get_bd_pins odma0/ap_rst_n] [get_bd_pins smartconnect_0/aresetn]
# connect_bd_intf_net [get_bd_intf_pins odma0/s_axis_0] [get_bd_intf_pins StreamingDataflowPartition_1/m_axis_0]
# if {0 == 1} {
#     set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {idma0_m_axis_0}]
#     set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {StreamingDataflowPartition_1_m_axis_0}]
#     set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {smartconnect_0_M00_AXI}]
#     apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list                                                               [get_bd_intf_nets smartconnect_0_M00_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/zynq_ps/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" }                                                               [get_bd_intf_nets idma0_m_axis_0] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/zynq_ps/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" }                                                               [get_bd_intf_nets StreamingDataflowPartition_1_m_axis_0] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/zynq_ps/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" }                                                              ]
# }
# if {$ZYNQ_TYPE == "zynq_us+"} {
#     apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/pl_clk0} }  [get_bd_pins axi_interconnect_0/M*_ACLK]
# } elseif {$ZYNQ_TYPE == "zynq_7000"} {
#     apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ps/FCLK_CLK0} }  [get_bd_pins axi_interconnect_0/M*_ACLK]
# }
# save_bd_design
Wrote  : </tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/top.bd> 
# assign_bd_address
Slave segment '/zynq_ps/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/idma0/m_axi_gmem0' at <0x0000_0000 [ 512M ]>.
Slave segment '/zynq_ps/S_AXI_HP0/HP0_DDR_LOWOCM' is being assigned into address space '/odma0/m_axi_gmem0' at <0x0000_0000 [ 512M ]>.
# validate_bd_design
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
# set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [ get_files top.bd ]
# make_wrapper -files [get_files top.bd] -import -fileset sources_1 -top
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/top.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_arlock'(1) to pin: '/idma0/m_axi_gmem0_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_awlock'(1) to pin: '/idma0/m_axi_gmem0_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_arlock'(1) to pin: '/odma0/m_axi_gmem0_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_awlock'(1) to pin: '/odma0/m_axi_gmem0_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/synth/top.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_arlock'(1) to pin: '/idma0/m_axi_gmem0_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_awlock'(1) to pin: '/idma0/m_axi_gmem0_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_arlock'(1) to pin: '/odma0/m_axi_gmem0_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_awlock'(1) to pin: '/odma0/m_axi_gmem0_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/hdl/top_wrapper.v
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/imports/hdl/top_wrapper.v'
# set_property strategy Flow_PerfOptimized_high [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.DIRECTIVE AlternateRoutability [get_runs synth_1]
# set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
# set_property strategy Performance_ExtraTimingOpt [get_runs impl_1]
# set_property STEPS.OPT_DESIGN.ARGS.DIRECTIVE Explore [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE AggressiveExplore [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs -to_step write_bitstream impl_1
INFO: [BD 41-1662] The design 'top.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_arlock'(1) to pin: '/idma0/m_axi_gmem0_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_awlock'(1) to pin: '/idma0/m_axi_gmem0_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_arlock'(1) to pin: '/odma0/m_axi_gmem0_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_awlock'(1) to pin: '/odma0/m_axi_gmem0_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/synth/top.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_arlock'(1) to pin: '/idma0/m_axi_gmem0_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S00_AXI_awlock'(1) to pin: '/idma0/m_axi_gmem0_awlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_arlock'(1) to pin: '/odma0/m_axi_gmem0_arlock'(2) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/smartconnect_0/S01_AXI_awlock'(1) to pin: '/odma0/m_axi_gmem0_awlock'(2) - Only lower order bits will be connected.
VHDL Output written to : /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/sim/top.v
VHDL Output written to : /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/hdl/top_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ps .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
Exporting to file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/hw_handoff/top_smartconnect_0_0.hwh
Generated Block Design Tcl file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/hw_handoff/top_smartconnect_0_0_bd.tcl
Generated Hardware Definition File /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/synth/top_smartconnect_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block smartconnect_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_zynq_ps_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block idma0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataflowPartition_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block odma0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/hw_handoff/top.hwh
Generated Block Design Tcl file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/hw_handoff/top_bd.tcl
Generated Hardware Definition File /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/synth/top.hwdef
[Thu Oct 28 10:12:57 2021] Launched top_zynq_ps_0_synth_1, top_xbar_0_synth_1, top_rst_zynq_ps_100M_0_synth_1, top_smartconnect_0_0_synth_1, top_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
top_zynq_ps_0_synth_1: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/top_zynq_ps_0_synth_1/runme.log
top_xbar_0_synth_1: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/top_xbar_0_synth_1/runme.log
top_rst_zynq_ps_100M_0_synth_1: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/top_rst_zynq_ps_100M_0_synth_1/runme.log
top_smartconnect_0_0_synth_1: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/top_smartconnect_0_0_synth_1/runme.log
top_auto_pc_0_synth_1: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/top_auto_pc_0_synth_1/runme.log
synth_1: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/synth_1/runme.log
[Thu Oct 28 10:12:57 2021] Launched impl_1...
Run output will be captured here: /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2407.277 ; gain = 220.797 ; free physical = 563 ; free virtual = 4831
# wait_on_run [get_runs impl_1]
[Thu Oct 28 10:12:57 2021] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_wrapper.tcl -notrace


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_0_IODMA_0_ere8ov1m/project_StreamingDataflowPartition_0_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/vivado_stitch_proj_18gxlg6w/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_0_cu4fl12x/project_StreamingDataflowPartition_1_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_Thresholding_Batch_0_w_zhxida/project_StreamingDataflowPartition_1_Thresholding_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_7ns0n1te/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_0_2plq9v91/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_l_qh9ked/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0_5y7ortnh/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_ryfj5l8r/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_1_ddeuqxv_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_2_0vj_ene3/project_StreamingDataflowPartition_1_StreamingFIFO_2/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_yiotub7i/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_mdrtszqr/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0_mmiblctu/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_ag6ln_o_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_2_ht7s87v_/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_3__79zh4iw/project_StreamingDataflowPartition_1_StreamingFIFO_3/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2_il17gtiz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4_dc3ftzxh/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_3_pssgzh40/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_4_zeql4ekk/project_StreamingDataflowPartition_1_StreamingFIFO_4/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3_alvtnnuz/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5_82cgevvb/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1_ky2exc2g/project_StreamingDataflowPartition_1_StreamingMaxPool_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6_m_2z6qkt/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_4_eqzgsyfw/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_5_mo9396az/project_StreamingDataflowPartition_1_StreamingFIFO_5/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4_whnqdlr3/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7_7gxppv9w/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_ConvolutionInputGenerator_5_pojqdxgg/project_StreamingDataflowPartition_1_ConvolutionInputGenerator_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5_kje_dp2x/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8_rb5w989_/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6_r9nort93/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9_tb4fo4bg/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_9/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_6_60ta16i9/project_StreamingDataflowPartition_1_StreamingFIFO_6/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7_zb7m9b_j/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_7_s_y0rj0_/project_StreamingDataflowPartition_1_StreamingFIFO_7/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8_e6f9ejst/project_StreamingDataflowPartition_1_StreamingFCLayer_Batch_8/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10_zb_p1o7p/project_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_10/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_LabelSelect_Batch_0_n_dbes4o/project_StreamingDataflowPartition_1_LabelSelect_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_8_b5i44e7w/project_StreamingDataflowPartition_1_StreamingFIFO_8/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/vivado_stitch_proj_rpv93_yb/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_w8au1qyj/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_sss/vivado_stitch_proj_mgfj5tcl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top top_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/dcp/top_StreamingDataflowPartition_1_0.dcp' for cell 'top_i/StreamingDataflowPartition_1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_idma0_0/dcp/top_idma0_0.dcp' for cell 'top_i/idma0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_odma0_0/dcp/top_odma0_0.dcp' for cell 'top_i/odma0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.dcp' for cell 'top_i/rst_zynq_ps_100M'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_smartconnect_0_0/top_smartconnect_0_0.dcp' for cell 'top_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.dcp' for cell 'top_i/zynq_ps'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_xbar_0/top_xbar_0.dcp' for cell 'top_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_auto_pc_0/top_auto_pc_0.dcp' for cell 'top_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2122.578 ; gain = 0.000 ; free physical = 688 ; free virtual = 3171
INFO: [Netlist 29-17] Analyzing 4731 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xdc] for cell 'top_i/zynq_ps/inst'
Finished Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_zynq_ps_0/top_zynq_ps_0.xdc] for cell 'top_i/zynq_ps/inst'
Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0_board.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_smartconnect_0_0/bd_0/ip/ip_1/bd_acc6_psr_aclk_0.xdc] for cell 'top_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0_board.xdc] for cell 'top_i/rst_zynq_ps_100M/U0'
Finished Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0_board.xdc] for cell 'top_i/rst_zynq_ps_100M/U0'
Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.xdc] for cell 'top_i/rst_zynq_ps_100M/U0'
Finished Parsing XDC File [/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_rst_zynq_ps_100M_0/top_rst_zynq_ps_100M_0.xdc] for cell 'top_i/rst_zynq_ps_100M/U0'
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'top_idma0_0' for instance 'top_i/idma0'. The XDC file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_idma0_0/impl/StreamingDataflowPartition_0.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'top_StreamingDataflowPartition_1_0' for instance 'top_i/StreamingDataflowPartition_1'. The XDC file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_StreamingDataflowPartition_1_0/impl/StreamingDataflowPartition_1.xdc will not be read for this cell.
CRITICAL WARNING: [Designutils 20-1275] Could not find cell 'inst' within module 'top_odma0_0' for instance 'top_i/odma0'. The XDC file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.srcs/sources_1/bd/top/ip/top_odma0_0/impl/StreamingDataflowPartition_2.xdc will not be read for this cell.
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2419.590 ; gain = 0.000 ; free physical = 490 ; free virtual = 2983
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 496 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 399 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances
  RAM64M => RAM64M (RAMD64E(x4)): 88 instances

61 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2419.590 ; gain = 297.031 ; free physical = 490 ; free virtual = 2983
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2419.590 ; gain = 0.000 ; free physical = 476 ; free virtual = 2971

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c5597ad7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2873.883 ; gain = 454.293 ; free physical = 182 ; free virtual = 2410

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 28 inverter(s) to 161 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16f40b000

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.758 ; gain = 0.000 ; free physical = 331 ; free virtual = 2234
INFO: [Opt 31-389] Phase Retarget created 390 cells and removed 507 cells
INFO: [Opt 31-1021] In phase Retarget, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 16 load pin(s).
Phase 2 Constant propagation | Checksum: 133e88c95

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.758 ; gain = 0.000 ; free physical = 326 ; free virtual = 2231
INFO: [Opt 31-389] Phase Constant propagation created 88 cells and removed 5787 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19c86a5fc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.758 ; gain = 0.000 ; free physical = 316 ; free virtual = 2225
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2615 cells
INFO: [Opt 31-1021] In phase Sweep, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 19c86a5fc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.758 ; gain = 0.000 ; free physical = 310 ; free virtual = 2226
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19c86a5fc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.758 ; gain = 0.000 ; free physical = 308 ; free virtual = 2224
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 19c86a5fc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.758 ; gain = 0.000 ; free physical = 306 ; free virtual = 2223
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             390  |             507  |                                             45  |
|  Constant propagation         |              88  |            5787  |                                             60  |
|  Sweep                        |               0  |            2615  |                                             75  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3047.758 ; gain = 0.000 ; free physical = 302 ; free virtual = 2219
Ending Logic Optimization Task | Checksum: 149f28806

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3047.758 ; gain = 0.000 ; free physical = 302 ; free virtual = 2219

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 103 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 147 newly gated: 33 Total Ports: 206
Number of Flops added for Enable Generation: 27

Ending PowerOpt Patch Enables Task | Checksum: 23f2b9731

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 617 ; free virtual = 1910
Ending Power Optimization Task | Checksum: 23f2b9731

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 3670.750 ; gain = 622.992 ; free physical = 681 ; free virtual = 1974

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 217eda85c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 673 ; free virtual = 1968
Ending Final Cleanup Task | Checksum: 217eda85c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 672 ; free virtual = 1967

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 672 ; free virtual = 1967
Ending Netlist Obfuscation Task | Checksum: 217eda85c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 672 ; free virtual = 1967
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 3670.750 ; gain = 1251.160 ; free physical = 672 ; free virtual = 1968
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 665 ; free virtual = 1964
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/top_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 635 ; free virtual = 1947
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
Command: report_drc -file top_wrapper_drc_opted.rpt -pb top_wrapper_drc_opted.pb -rpx top_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/top_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 612 ; free virtual = 1929
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 150538800

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 612 ; free virtual = 1929
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 612 ; free virtual = 1929

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5ca0d79b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 514 ; free virtual = 1836

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19baa258d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 422 ; free virtual = 1750

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19baa258d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 422 ; free virtual = 1750
Phase 1 Placer Initialization | Checksum: 19baa258d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 418 ; free virtual = 1747

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fe57d7fc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 357 ; free virtual = 1687

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 84 LUTNM shape to break, 1319 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 70, two critical 14, total 84, new lutff created 8
INFO: [Physopt 32-775] End 1 Pass. Optimized 584 nets or cells. Created 84 new cells, deleted 500 existing cells and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net top_i/rst_zynq_ps_100M/U0/peripheral_aresetn[0]. Replicated 19 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 19 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 19 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 214 ; free virtual = 1566
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 214 ; free virtual = 1566

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           84  |            500  |                   584  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           19  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          103  |            500  |                   585  |           0  |           8  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 20873d81d

Time (s): cpu = 00:02:21 ; elapsed = 00:00:50 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 201 ; free virtual = 1555
Phase 2.2 Global Placement Core | Checksum: 16ecc498e

Time (s): cpu = 00:02:52 ; elapsed = 00:00:56 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 181 ; free virtual = 1536
Phase 2 Global Placement | Checksum: 16ecc498e

Time (s): cpu = 00:02:52 ; elapsed = 00:00:56 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 203 ; free virtual = 1558

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a9ea3740

Time (s): cpu = 00:02:57 ; elapsed = 00:00:58 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 198 ; free virtual = 1553

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1516a14fe

Time (s): cpu = 00:03:06 ; elapsed = 00:01:02 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 183 ; free virtual = 1539

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f9d30f13

Time (s): cpu = 00:03:08 ; elapsed = 00:01:02 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 182 ; free virtual = 1539

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 134aa6513

Time (s): cpu = 00:03:08 ; elapsed = 00:01:02 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 181 ; free virtual = 1538

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1dd7317ec

Time (s): cpu = 00:03:15 ; elapsed = 00:01:05 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 163 ; free virtual = 1505

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 233964131

Time (s): cpu = 00:04:03 ; elapsed = 00:01:53 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 171 ; free virtual = 1291

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2182590be

Time (s): cpu = 00:04:05 ; elapsed = 00:01:55 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 171 ; free virtual = 1291

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 25968fe12

Time (s): cpu = 00:04:05 ; elapsed = 00:01:55 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 170 ; free virtual = 1292

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d7767f76

Time (s): cpu = 00:04:17 ; elapsed = 00:01:59 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 195 ; free virtual = 1277
Phase 3 Detail Placement | Checksum: 1d7767f76

Time (s): cpu = 00:04:17 ; elapsed = 00:01:59 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 195 ; free virtual = 1277

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11758fb62

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.519 | TNS=-0.979 |
Phase 1 Physical Synthesis Initialization | Checksum: 19a3ae51c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 169 ; free virtual = 1261
INFO: [Place 46-33] Processed net top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/regslice_both_weights_V_V_U/obuf_inst/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_i/StreamingDataflowPartition_1/StreamingDataflowPartition_1_i/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/StreamingDataflowPartition_1_StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_28/add_ln700_1001_reg_398320, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1bf70fba8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 168 ; free virtual = 1260
Phase 4.1.1.1 BUFG Insertion | Checksum: 11758fb62

Time (s): cpu = 00:04:36 ; elapsed = 00:02:06 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 169 ; free virtual = 1262
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 11fa142aa

Time (s): cpu = 00:04:57 ; elapsed = 00:02:26 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 169 ; free virtual = 1202
Phase 4.1 Post Commit Optimization | Checksum: 11fa142aa

Time (s): cpu = 00:04:57 ; elapsed = 00:02:26 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 168 ; free virtual = 1202

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11fa142aa

Time (s): cpu = 00:04:58 ; elapsed = 00:02:27 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 168 ; free virtual = 1201

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 11fa142aa

Time (s): cpu = 00:04:58 ; elapsed = 00:02:27 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 168 ; free virtual = 1201

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 168 ; free virtual = 1201
Phase 4.4 Final Placement Cleanup | Checksum: 877899fc

Time (s): cpu = 00:04:58 ; elapsed = 00:02:27 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 167 ; free virtual = 1200
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 877899fc

Time (s): cpu = 00:04:59 ; elapsed = 00:02:28 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 167 ; free virtual = 1201
Ending Placer Task | Checksum: 504c4cdc

Time (s): cpu = 00:04:59 ; elapsed = 00:02:28 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 166 ; free virtual = 1200
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:02 ; elapsed = 00:02:29 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 223 ; free virtual = 1258
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 189 ; free virtual = 1200
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/top_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 305 ; free virtual = 1217
INFO: [runtcl-4] Executing : report_io -file top_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 294 ; free virtual = 1209
INFO: [runtcl-4] Executing : report_utilization -file top_wrapper_utilization_placed.rpt -pb top_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 299 ; free virtual = 1217
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 156 ; free virtual = 1132
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/top_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 274 ; free virtual = 1136
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 31b9bdfc ConstDB: 0 ShapeSum: 1e928ee0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ab2318a5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 153 ; free virtual = 962
Post Restoration Checksum: NetGraph: 76d13abb NumContArr: 3451ddea Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ab2318a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 169 ; free virtual = 981

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ab2318a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 157 ; free virtual = 955

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ab2318a5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 167 ; free virtual = 960
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 176cfb7d5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 210 ; free virtual = 916
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.477  | TNS=0.000  | WHS=-0.232 | THS=-729.544|

Phase 2 Router Initialization | Checksum: 19accbb7a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:22 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 194 ; free virtual = 902

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 55610
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 55610
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 24fb7bbf3

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 176 ; free virtual = 886

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11917
 Number of Nodes with overlaps = 4075
 Number of Nodes with overlaps = 1774
 Number of Nodes with overlaps = 725
 Number of Nodes with overlaps = 315
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.211 | TNS=-1.709 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1396ac49e

Time (s): cpu = 00:02:37 ; elapsed = 00:01:05 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 205 ; free virtual = 776

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1075
 Number of Nodes with overlaps = 349
 Number of Nodes with overlaps = 233
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.008 | TNS=-0.008 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 137bebf98

Time (s): cpu = 00:03:14 ; elapsed = 00:01:29 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 219 ; free virtual = 735

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 522
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.036 | TNS=-0.097 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 26da6498a

Time (s): cpu = 00:03:30 ; elapsed = 00:01:41 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 184 ; free virtual = 706
Phase 4 Rip-up And Reroute | Checksum: 26da6498a

Time (s): cpu = 00:03:30 ; elapsed = 00:01:41 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 184 ; free virtual = 706

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2527e8e61

Time (s): cpu = 00:03:34 ; elapsed = 00:01:42 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 184 ; free virtual = 706
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.107  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2527e8e61

Time (s): cpu = 00:03:34 ; elapsed = 00:01:42 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 182 ; free virtual = 705

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2527e8e61

Time (s): cpu = 00:03:34 ; elapsed = 00:01:42 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 182 ; free virtual = 704
Phase 5 Delay and Skew Optimization | Checksum: 2527e8e61

Time (s): cpu = 00:03:34 ; elapsed = 00:01:42 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 182 ; free virtual = 704

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19c86b568

Time (s): cpu = 00:03:38 ; elapsed = 00:01:44 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 179 ; free virtual = 702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.107  | TNS=0.000  | WHS=0.032  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a0c6385c

Time (s): cpu = 00:03:39 ; elapsed = 00:01:44 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 179 ; free virtual = 701
Phase 6 Post Hold Fix | Checksum: 1a0c6385c

Time (s): cpu = 00:03:39 ; elapsed = 00:01:44 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 179 ; free virtual = 701

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.8843 %
  Global Horizontal Routing Utilization  = 17.4169 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 20511553f

Time (s): cpu = 00:03:39 ; elapsed = 00:01:45 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 177 ; free virtual = 699

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 20511553f

Time (s): cpu = 00:03:39 ; elapsed = 00:01:45 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 174 ; free virtual = 697

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dfbe7352

Time (s): cpu = 00:03:42 ; elapsed = 00:01:47 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 173 ; free virtual = 697

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.109  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 22593b9f5

Time (s): cpu = 00:03:57 ; elapsed = 00:01:52 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 157 ; free virtual = 649
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:57 ; elapsed = 00:01:52 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 312 ; free virtual = 805

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
160 Infos, 0 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:01 ; elapsed = 00:01:54 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 302 ; free virtual = 801
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 148 ; free virtual = 771
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/top_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3670.750 ; gain = 0.000 ; free physical = 295 ; free virtual = 786
INFO: [runtcl-4] Executing : report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
Command: report_drc -file top_wrapper_drc_routed.rpt -pb top_wrapper_drc_routed.pb -rpx top_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/top_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_wrapper_methodology_drc_routed.rpt -pb top_wrapper_methodology_drc_routed.pb -rpx top_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/top_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3746.031 ; gain = 66.828 ; free physical = 470 ; free virtual = 815
INFO: [runtcl-4] Executing : report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
Command: report_power -file top_wrapper_power_routed.rpt -pb top_wrapper_power_summary_routed.pb -rpx top_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
172 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 3834.105 ; gain = 88.074 ; free physical = 386 ; free virtual = 774
INFO: [runtcl-4] Executing : report_route_status -file top_wrapper_route_status.rpt -pb top_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -pb top_wrapper_timing_summary_routed.pb -rpx top_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_routed.rpt -pb top_wrapper_bus_skew_routed.pb -rpx top_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3834.105 ; gain = 0.000 ; free physical = 153 ; free virtual = 683
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/top_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3834.105 ; gain = 0.000 ; free physical = 313 ; free virtual = 701
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_wrapper_timing_summary_postroute_physopted.rpt -pb top_wrapper_timing_summary_postroute_physopted.pb -rpx top_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_wrapper_bus_skew_postroute_physopted.rpt -pb top_wrapper_bus_skew_postroute_physopted.pb -rpx top_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force top_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/tmp/finn_dev_sss/vivado_zynq_proj_2lwn5jog/finn_zynq_link.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Oct 28 10:25:49 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
224 Infos, 1 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3917.117 ; gain = 83.012 ; free physical = 371 ; free virtual = 629
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 10:25:49 2021...
[Thu Oct 28 10:25:55 2021] impl_1 finished
wait_on_run: Time (s): cpu = 00:04:40 ; elapsed = 00:12:57 . Memory (MB): peak = 2407.277 ; gain = 0.000 ; free physical = 2192 ; free virtual = 2625
# open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2509.523 ; gain = 0.000 ; free physical = 1813 ; free virtual = 2346
INFO: [Netlist 29-17] Analyzing 4328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3319.281 ; gain = 68.961 ; free physical = 952 ; free virtual = 1575
Restored from archive | CPU: 2.590000 secs | Memory: 68.319542 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3319.281 ; gain = 68.961 ; free physical = 952 ; free virtual = 1575
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3319.281 ; gain = 0.000 ; free physical = 948 ; free virtual = 1577
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 330 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 240 instances
  RAM64M => RAM64M (RAMD64E(x4)): 88 instances

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3319.281 ; gain = 912.004 ; free physical = 948 ; free virtual = 1577
# report_utilization -hierarchical -hierarchical_depth 4 -file synth_report.xml -format xml
# close_project
INFO: [Common 17-206] Exiting Vivado at Thu Oct 28 10:26:24 2021...
