TimeQuest Timing Analyzer report for Luces_Intermitentes
Wed Feb 08 17:33:26 2023
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'CLK'
 30. Slow 1200mV 0C Model Setup: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 31. Slow 1200mV 0C Model Hold: 'CLK'
 32. Slow 1200mV 0C Model Hold: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'CLK'
 46. Fast 1200mV 0C Model Setup: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 47. Fast 1200mV 0C Model Hold: 'CLK'
 48. Fast 1200mV 0C Model Hold: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; Luces_Intermitentes                                ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+
; CLK                                                                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                                                   ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] } ;
+-----------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 221.48 MHz ; 221.48 MHz      ; CLK                                                                                                                   ;                                                ;
; 915.75 MHz ; 500.0 MHz       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -3.515 ; -88.673       ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.092 ; -0.092        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -1.644 ; -3.528        ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.361  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -3.000 ; -29.000       ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.000 ; -2.000        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.515 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.449      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.434 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.368      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.397 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.331      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.320 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.254      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.306 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.239      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.285 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.219      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.225 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.062     ; 4.158      ;
; -3.202 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.136      ;
; -3.202 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.136      ;
; -3.202 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.136      ;
; -3.202 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.136      ;
; -3.202 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.136      ;
; -3.202 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.136      ;
; -3.202 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.136      ;
; -3.202 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.136      ;
; -3.202 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.061     ; 4.136      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                  ;
+--------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.092 ; inst2     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.062     ; 1.025      ;
; 0.222  ; inst3     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.062     ; 0.711      ;
; 0.274  ; inst3     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; inst2     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.062     ; 0.659      ;
+--------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.644 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 1.156      ;
; -1.073 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 1.227      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; -0.157 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.643      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.040  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.414      ; 2.840      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.527  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 2.827      ;
; 0.558  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.776      ;
; 0.558  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.777      ;
; 0.559  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.778      ;
; 0.562  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.780      ;
; 0.562  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.781      ;
; 0.569  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.788      ;
; 0.570  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.789      ;
; 0.571  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.790      ;
; 0.572  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.790      ;
; 0.573  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 0.792      ;
; 0.574  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.792      ;
; 0.588  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 0.806      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.729  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.414      ; 3.029      ;
; 0.832  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.050      ;
; 0.833  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.052      ;
; 0.843  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.062      ;
; 0.844  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.063      ;
; 0.844  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.063      ;
; 0.844  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.062      ;
; 0.845  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.064      ;
; 0.845  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.064      ;
; 0.845  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.063      ;
; 0.846  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.065      ;
; 0.846  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.846  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.846  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.064      ;
; 0.848  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.066      ;
; 0.849  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.068      ;
; 0.849  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.067      ;
; 0.851  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.070      ;
; 0.851  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.069      ;
; 0.857  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.075      ;
; 0.857  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.061      ; 1.075      ;
; 0.857  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.076      ;
; 0.858  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.062      ; 1.077      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                  ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.361 ; inst3     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; inst2     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.062      ; 0.580      ;
; 0.391 ; inst3     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.062      ; 0.610      ;
; 0.686 ; inst2     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.062      ; 0.905      ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                                                           ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                                          ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                                          ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                          ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                          ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                          ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                           ;
; 0.351  ; 0.351        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                           ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                                             ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                                               ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; 0.409  ; 0.625        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.410  ; 0.626        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3                                                                                     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2                                                                                     ;
; 0.297  ; 0.513        ; 0.216          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3                                                                                     ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2                                                                                     ;
; 0.299  ; 0.483        ; 0.184          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3                                                                                     ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2|clk                                                                                 ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|clk                                                                                 ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2|clk                                                                                 ;
; 0.537  ; 0.537        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|clk                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                            ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; EMER      ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.715 ; 2.155 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; OFF       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.660 ; 2.121 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.814 ; 2.247 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.670 ; 2.080 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                               ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; EMER      ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.666 ; -1.099 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; OFF       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.622 ; -1.022 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.108 ; -1.486 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.172 ; -1.577 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                  ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; LD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.024 ; 6.072 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; LI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 7.003 ; 7.167 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                          ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; LD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 5.863 ; 5.908 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; LI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.851 ; 7.012 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                     ;
+-------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                            ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 250.44 MHz  ; 250.0 MHz       ; CLK                                                                                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1023.54 MHz ; 500.0 MHz       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -2.993 ; -75.374       ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.023  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -1.521 ; -3.645        ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.321  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -3.000 ; -29.000       ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.000 ; -2.000        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.993 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.933      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.926 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.866      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.890 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.830      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.829 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.769      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.805 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.744      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.794 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.734      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.738 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 3.677      ;
; -2.724 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.664      ;
; -2.724 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.664      ;
; -2.724 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.664      ;
; -2.724 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.664      ;
; -2.724 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.664      ;
; -2.724 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.664      ;
; -2.724 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.664      ;
; -2.724 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.664      ;
; -2.724 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.664      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                  ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.023 ; inst2     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.054     ; 0.918      ;
; 0.302 ; inst3     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.054     ; 0.639      ;
; 0.358 ; inst3     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.054     ; 0.583      ;
; 0.358 ; inst2     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.054     ; 0.583      ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.521 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 1.058      ;
; -0.995 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 1.084      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; -0.177 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.225      ; 2.402      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.014  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 2.226      ; 2.594      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.441  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.225      ; 2.520      ;
; 0.499  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.698      ;
; 0.501  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.700      ;
; 0.501  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.700      ;
; 0.503  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.702      ;
; 0.504  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.703      ;
; 0.504  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.703      ;
; 0.510  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.709      ;
; 0.510  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.711      ;
; 0.513  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.712      ;
; 0.513  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.712      ;
; 0.513  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.712      ;
; 0.514  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.713      ;
; 0.514  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.713      ;
; 0.516  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.715      ;
; 0.526  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.725      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.622  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 2.226      ; 2.702      ;
; 0.746  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.945      ;
; 0.748  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.947      ;
; 0.748  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.947      ;
; 0.750  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.949      ;
; 0.753  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.952      ;
; 0.753  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.952      ;
; 0.755  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.954      ;
; 0.755  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.954      ;
; 0.755  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.954      ;
; 0.756  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.955      ;
; 0.757  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.956      ;
; 0.757  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.956      ;
; 0.758  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.957      ;
; 0.758  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.957      ;
; 0.758  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.957      ;
; 0.759  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.958      ;
; 0.759  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.958      ;
; 0.759  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.958      ;
; 0.760  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.054      ; 0.958      ;
; 0.760  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.959      ;
; 0.760  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.959      ;
; 0.760  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.959      ;
; 0.760  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.055      ; 0.959      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                   ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.321 ; inst3     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; inst2     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.054      ; 0.519      ;
; 0.349 ; inst3     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.054      ; 0.547      ;
; 0.620 ; inst2     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.054      ; 0.818      ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; 0.184  ; 0.368        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                                                           ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                                          ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                                          ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                          ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                          ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                          ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                           ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                           ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                                             ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                                               ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; 0.414  ; 0.630        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3                                                                                     ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2                                                                                     ;
; 0.254  ; 0.470        ; 0.216          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3                                                                                     ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2                                                                                     ;
; 0.345  ; 0.529        ; 0.184          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3                                                                                     ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2|clk                                                                                 ;
; 0.494  ; 0.494        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|clk                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2|clk                                                                                 ;
; 0.505  ; 0.505        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|clk                                                                                 ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                            ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; EMER      ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.483 ; 1.856 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; OFF       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.427 ; 1.820 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.577 ; 1.940 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.451 ; 1.799 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                               ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; EMER      ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.555 ; -0.920 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; OFF       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.508 ; -0.846 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.952 ; -1.271 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.010 ; -1.360 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                  ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; LD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 5.673 ; 5.680 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; LI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.668 ; 6.797 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                          ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; LD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 5.527 ; 5.534 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; LI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.531 ; 6.659 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -1.551 ; -38.675       ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.396  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -1.013 ; -5.072        ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.194  ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                                                   ; -3.000 ; -30.456       ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -1.000 ; -2.000        ;
+-----------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.551 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.502      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.502 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.453      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.480 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.431      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.435 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.386      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.424 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.375      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.415 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.366      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.375 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.326      ;
; -1.367 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.318      ;
; -1.367 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.318      ;
; -1.367 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.318      ;
; -1.367 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.318      ;
; -1.367 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.318      ;
; -1.367 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.318      ;
; -1.367 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.318      ;
; -1.367 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.318      ;
; -1.367 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.036     ; 2.318      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                  ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.396 ; inst2     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.036     ; 0.555      ;
; 0.567 ; inst3     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.036     ; 0.384      ;
; 0.592 ; inst3     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.036     ; 0.359      ;
; 0.592 ; inst2     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.000        ; -0.036     ; 0.359      ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock                                                                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.013 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 0.612      ;
; -0.443 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 0.682      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.218 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.406      ; 1.407      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; -0.111 ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; 0.000        ; 1.407      ; 1.515      ;
; 0.297  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.419      ;
; 0.301  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.301  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.420      ;
; 0.304  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.305  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.424      ;
; 0.306  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.306  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.425      ;
; 0.307  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.426      ;
; 0.314  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.434      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.444  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK         ; -0.500       ; 1.406      ; 1.569      ;
; 0.446  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.566      ;
; 0.449  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.568      ;
; 0.453  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.573      ;
; 0.454  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.573      ;
; 0.454  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.573      ;
; 0.455  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.574      ;
; 0.455  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.574      ;
; 0.456  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.576      ;
; 0.456  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.575      ;
; 0.457  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.577      ;
; 0.459  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.578      ;
; 0.459  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.578      ;
; 0.459  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.579      ;
; 0.460  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.580      ;
; 0.462  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.582      ;
; 0.462  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.581      ;
; 0.463  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.583      ;
; 0.463  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.583      ;
; 0.463  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.582      ;
; 0.464  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.583      ;
; 0.464  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.583      ;
; 0.465  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.584      ;
; 0.465  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.584      ;
; 0.465  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.585      ;
; 0.467  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.036      ; 0.587      ;
; 0.467  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.586      ;
; 0.467  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.586      ;
; 0.468  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ; CLK                                                                                                                   ; CLK         ; 0.000        ; 0.035      ; 0.587      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                                                                   ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                                          ; Latch Clock                                                                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.194 ; inst3     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; inst2     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; inst3     ; inst2   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.036      ; 0.325      ;
; 0.365 ; inst2     ; inst3   ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.000        ; 0.036      ; 0.485      ;
+-------+-----------+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[12] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[1]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[2]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[3]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[4]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[5]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[6]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[7]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[8]  ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[9]  ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                                                                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                                          ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                                          ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                                          ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                           ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[20]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[21]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[22]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[23]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[24]|clk                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|clk                                          ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|inclk[0]                                                                                             ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~inputclkctrl|outclk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                                                                                           ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[13] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[14] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[15] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[16] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[17] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[18] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[19] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[20] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[21] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[22] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[23] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[24] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[0]  ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[10] ;
; 0.655  ; 0.871        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[11] ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]'                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                                 ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3                                                                                     ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2                                                                                     ;
; 0.246  ; 0.430        ; 0.184          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3                                                                                     ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2                                                                                     ;
; 0.350  ; 0.566        ; 0.216          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3                                                                                     ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2|clk                                                                                 ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|clk                                                                                 ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]|q                ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|inclk[0] ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst33|b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[25]~clkctrl|outclk   ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst2|clk                                                                                 ;
; 0.572  ; 0.572        ; 0.000          ; High Pulse Width ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; Rise       ; inst3|clk                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                            ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; EMER      ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.970 ; 1.543 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; OFF       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.922 ; 1.498 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.006 ; 1.590 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 0.927 ; 1.508 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                               ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; EMER      ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.385 ; -0.951 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; OFF       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.337 ; -0.885 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.607 ; -1.153 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.645 ; -1.225 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                  ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; LD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.622 ; 3.670 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; LI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.309 ; 4.493 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                          ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; LD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.529 ; 3.574 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; LI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.221 ; 4.404 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                                                                  ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                                       ; -3.515  ; -1.644 ; N/A      ; N/A     ; -3.000              ;
;  CLK                                                                                                                   ; -3.515  ; -1.644 ; N/A      ; N/A     ; -3.000              ;
;  divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.092  ; 0.194  ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                                        ; -88.765 ; -5.072 ; 0.0      ; 0.0     ; -32.456             ;
;  CLK                                                                                                                   ; -88.673 ; -5.072 ; N/A      ; N/A     ; -30.456             ;
;  divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.092  ; 0.000  ; N/A      ; N/A     ; -2.000              ;
+------------------------------------------------------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                                                                            ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; EMER      ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.715 ; 2.155 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; OFF       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.660 ; 2.121 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.814 ; 2.247 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 1.670 ; 2.080 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                                                                               ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+
; EMER      ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.385 ; -0.920 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; OFF       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.337 ; -0.846 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.607 ; -1.153 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; SI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; -0.645 ; -1.225 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                  ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; LD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 6.024 ; 6.072 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; LI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 7.003 ; 7.167 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                          ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                                       ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+
; LD        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 3.529 ; 3.574 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
; LI        ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4.221 ; 4.404 ; Rise       ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ;
+-----------+-----------------------------------------------------------------------------------------------------------------------+-------+-------+------------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LI            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SD                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SI                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OFF                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EMER                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LI            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                                   ; CLK                                                                                                                   ; 1650     ; 0        ; 0        ; 0        ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                   ; 53       ; 53       ; 0        ; 0        ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                            ; To Clock                                                                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                                                   ; CLK                                                                                                                   ; 1650     ; 0        ; 0        ; 0        ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; CLK                                                                                                                   ; 53       ; 53       ; 0        ; 0        ;
; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] ; 4        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Feb 08 17:33:22 2023
Info: Command: quartus_sta Luces_Intermitentes -c Luces_Intermitentes
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Luces_Intermitentes.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.515
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.515             -88.673 CLK 
    Info (332119):    -0.092              -0.092 divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332146): Worst-case hold slack is -1.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.644              -3.528 CLK 
    Info (332119):     0.361               0.000 divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.000 CLK 
    Info (332119):    -1.000              -2.000 divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.993             -75.374 CLK 
    Info (332119):     0.023               0.000 divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332146): Worst-case hold slack is -1.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.521              -3.645 CLK 
    Info (332119):     0.321               0.000 divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.000 CLK 
    Info (332119):    -1.000              -2.000 divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.551             -38.675 CLK 
    Info (332119):     0.396               0.000 divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332146): Worst-case hold slack is -1.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.013              -5.072 CLK 
    Info (332119):     0.194               0.000 divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -30.456 CLK 
    Info (332119):    -1.000              -2.000 divisordos:inst33|lpm_counter0:b2v_inst|lpm_counter:LPM_COUNTER_component|cntr_8ej:auto_generated|counter_reg_bit[25] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 387 megabytes
    Info: Processing ended: Wed Feb 08 17:33:26 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


