//Verilog HDL for "MU0", "MU0_2" "functional"


module MU0_2 ( );

endmodule
