

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Wed Feb 14 18:18:11 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F46K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 12/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F46K22 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51   00100A                     __pcinit:
    52                           	callstack 0
    53   00100A                     start_initialization:
    54                           	callstack 0
    55   00100A                     __initialization:
    56                           	callstack 0
    57   00100A                     end_of_initialization:
    58                           	callstack 0
    59   00100A                     __end_of__initialization:
    60                           	callstack 0
    61   00100A  0100               	movlb	0
    62   00100C  EF01  F008         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65   000000                     __pcstackCOMRAM:
    66                           	callstack 0
    67   000000                     
    68                           ; 1 bytes @ 0x0
    69 ;;
    70 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    71 ;;
    72 ;; *************** function _main *****************
    73 ;; Defined at:
    74 ;;		line 15 in file "main.c"
    75 ;; Parameters:    Size  Location     Type
    76 ;;		None
    77 ;; Auto vars:     Size  Location     Type
    78 ;;		None
    79 ;; Return value:  Size  Location     Type
    80 ;;                  1    wreg      void 
    81 ;; Registers used:
    82 ;;		None
    83 ;; Tracked objects:
    84 ;;		On entry : 0/0
    85 ;;		On exit  : 0/0
    86 ;;		Unchanged: 0/0
    87 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    88 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    89 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    90 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    91 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    92 ;;Total ram usage:        0 bytes
    93 ;; This function calls:
    94 ;;		Nothing
    95 ;; This function is called by:
    96 ;;		Startup code after reset
    97 ;; This function uses a non-reentrant model
    98 ;;
    99                           
   100                           	psect	text0
   101   001002                     __ptext0:
   102                           	callstack 0
   103   001002                     _main:
   104                           	callstack 31
   105   001002                     l5:
   106   001002  EF01  F008         	goto	l5
   107   001006  EF00  F000         	goto	start
   108   00100A                     __end_of_main:
   109                           	callstack 0
   110                           
   111                           	psect	smallconst
   112   001000                     __psmallconst:
   113                           	callstack 0
   114   001000  00                 	db	0
   115   001001  00                 	db	0	; dummy byte at the end
   116   000000                     
   117                           	psect	rparam
   118   000000                     
   119                           	psect	config
   120                           
   121                           ; Padding undefined space
   122   300000                     	org	3145728
   123   300000  FF                 	db	255
   124                           
   125                           ;Config register CONFIG1H @ 0x300001
   126                           ;	Oscillator Selection bits
   127                           ;	FOSC = INTIO67, Internal oscillator block
   128                           ;	4X PLL Enable
   129                           ;	PLLCFG = OFF, Oscillator used directly
   130                           ;	Primary clock enable bit
   131                           ;	PRICLKEN = ON, Primary clock is always enabled
   132                           ;	Fail-Safe Clock Monitor Enable bit
   133                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   134                           ;	Internal/External Oscillator Switchover bit
   135                           ;	IESO = OFF, Oscillator Switchover mode disabled
   136   300001                     	org	3145729
   137   300001  28                 	db	40
   138                           
   139                           ;Config register CONFIG2L @ 0x300002
   140                           ;	Power-up Timer Enable bit
   141                           ;	PWRTEN = OFF, Power up timer disabled
   142                           ;	Brown-out Reset Enable bits
   143                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   144                           ;	Brown Out Reset Voltage bits
   145                           ;	BORV = 190, VBOR set to 1.90 V nominal
   146   300002                     	org	3145730
   147   300002  1F                 	db	31
   148                           
   149                           ;Config register CONFIG2H @ 0x300003
   150                           ;	Watchdog Timer Enable bits
   151                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   152                           ;	Watchdog Timer Postscale Select bits
   153                           ;	WDTPS = 32768, 1:32768
   154   300003                     	org	3145731
   155   300003  3C                 	db	60
   156                           
   157                           ; Padding undefined space
   158   300004                     	org	3145732
   159   300004  FF                 	db	255
   160                           
   161                           ;Config register CONFIG3H @ 0x300005
   162                           ;	CCP2 MUX bit
   163                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
   164                           ;	PORTB A/D Enable bit
   165                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
   166                           ;	P3A/CCP3 Mux bit
   167                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   168                           ;	HFINTOSC Fast Start-up
   169                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   170                           ;	Timer3 Clock input mux bit
   171                           ;	T3CMX = PORTC0, T3CKI is on RC0
   172                           ;	ECCP2 B output mux bit
   173                           ;	P2BMX = PORTD2, P2B is on RD2
   174                           ;	MCLR Pin Enable bit
   175                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   176   300005                     	org	3145733
   177   300005  BF                 	db	191
   178                           
   179                           ;Config register CONFIG4L @ 0x300006
   180                           ;	Stack Full/Underflow Reset Enable bit
   181                           ;	STVREN = ON, Stack full/underflow will cause Reset
   182                           ;	Single-Supply ICSP Enable bit
   183                           ;	LVP = OFF, Single-Supply ICSP disabled
   184                           ;	Extended Instruction Set Enable bit
   185                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   186                           ;	Background Debug
   187                           ;	DEBUG = 0x1, unprogrammed default
   188   300006                     	org	3145734
   189   300006  81                 	db	129
   190                           
   191                           ; Padding undefined space
   192   300007                     	org	3145735
   193   300007  FF                 	db	255
   194                           
   195                           ;Config register CONFIG5L @ 0x300008
   196                           ;	Code Protection Block 0
   197                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   198                           ;	Code Protection Block 1
   199                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   200                           ;	Code Protection Block 2
   201                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   202                           ;	Code Protection Block 3
   203                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   204   300008                     	org	3145736
   205   300008  0F                 	db	15
   206                           
   207                           ;Config register CONFIG5H @ 0x300009
   208                           ;	Boot Block Code Protection bit
   209                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   210                           ;	Data EEPROM Code Protection bit
   211                           ;	CPD = OFF, Data EEPROM not code-protected
   212   300009                     	org	3145737
   213   300009  C0                 	db	192
   214                           
   215                           ;Config register CONFIG6L @ 0x30000A
   216                           ;	Write Protection Block 0
   217                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   218                           ;	Write Protection Block 1
   219                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   220                           ;	Write Protection Block 2
   221                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   222                           ;	Write Protection Block 3
   223                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   224   30000A                     	org	3145738
   225   30000A  0F                 	db	15
   226                           
   227                           ;Config register CONFIG6H @ 0x30000B
   228                           ;	Configuration Register Write Protection bit
   229                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   230                           ;	Boot Block Write Protection bit
   231                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   232                           ;	Data EEPROM Write Protection bit
   233                           ;	WRTD = OFF, Data EEPROM not write-protected
   234   30000B                     	org	3145739
   235   30000B  E0                 	db	224
   236                           
   237                           ;Config register CONFIG7L @ 0x30000C
   238                           ;	Table Read Protection Block 0
   239                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   240                           ;	Table Read Protection Block 1
   241                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   242                           ;	Table Read Protection Block 2
   243                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   244                           ;	Table Read Protection Block 3
   245                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   246   30000C                     	org	3145740
   247   30000C  0F                 	db	15
   248                           
   249                           ;Config register CONFIG7H @ 0x30000D
   250                           ;	Boot Block Table Read Protection bit
   251                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   252   30000D                     	org	3145741
   253   30000D  40                 	db	64
   254                           tosu	equ	0xFFF
   255                           tosh	equ	0xFFE
   256                           tosl	equ	0xFFD
   257                           stkptr	equ	0xFFC
   258                           pclatu	equ	0xFFB
   259                           pclath	equ	0xFFA
   260                           pcl	equ	0xFF9
   261                           tblptru	equ	0xFF8
   262                           tblptrh	equ	0xFF7
   263                           tblptrl	equ	0xFF6
   264                           tablat	equ	0xFF5
   265                           prodh	equ	0xFF4
   266                           prodl	equ	0xFF3
   267                           indf0	equ	0xFEF
   268                           postinc0	equ	0xFEE
   269                           postdec0	equ	0xFED
   270                           preinc0	equ	0xFEC
   271                           plusw0	equ	0xFEB
   272                           fsr0h	equ	0xFEA
   273                           fsr0l	equ	0xFE9
   274                           wreg	equ	0xFE8
   275                           indf1	equ	0xFE7
   276                           postinc1	equ	0xFE6
   277                           postdec1	equ	0xFE5
   278                           preinc1	equ	0xFE4
   279                           plusw1	equ	0xFE3
   280                           fsr1h	equ	0xFE2
   281                           fsr1l	equ	0xFE1
   282                           bsr	equ	0xFE0
   283                           indf2	equ	0xFDF
   284                           postinc2	equ	0xFDE
   285                           postdec2	equ	0xFDD
   286                           preinc2	equ	0xFDC
   287                           plusw2	equ	0xFDB
   288                           fsr2h	equ	0xFDA
   289                           fsr2l	equ	0xFD9
   290                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15           56      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK15           38      0       0      34        0.0%
BANK15              38      0       0      35        0.0%
BITBIGSFR           C8      0       0      36        0.0%
ABS                  0      0       0      37        0.0%
BIGRAM             F37      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Wed Feb 14 18:18:11 2024

                      l5 1002                        l6 1002                     _main 1002  
                   start 0000             ___param_bank 0000                    ?_main 0000  
        __initialization 100A             __end_of_main 100A                   ??_main 0000  
          __activetblptr 0000                   isa$std 0001             __mediumconst 0000  
             __accesstop 0060  __end_of__initialization 100A            ___rparam_used 0001  
         __pcstackCOMRAM 0000                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 1000                  __pcinit 100A                  __ramtop 1000  
                __ptext0 1002     end_of_initialization 100A      start_initialization 100A  
            __smallconst 1000                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000  
