$date
	Sun Oct 23 04:36:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#935422
b10001 &
b10001 %
1$
b10001 !
1"
#935423
0"
#935426
b110100 &
b110100 %
#935430
b11010 &
b11010 %
#935434
b1101 &
b1101 %
#935438
b101000 &
b101000 %
#935442
b10100 &
b10100 %
#935446
b1010 &
b1010 %
#935450
b101 &
b101 %
#935454
b10000 &
b10000 %
#935458
b1000 &
b1000 %
#935462
b100 &
b100 %
#935466
b10 &
b10 %
#935470
b1 &
1#
b1 %
#935474
b0 &
b0 %
0#
0$
#1990540
b1011 !
1"
#1990542
b1011 &
b1011 %
1$
#1990543
0"
#1990546
b100010 &
b100010 %
#1990550
b10001 &
b10001 %
#1990554
b110100 &
b110100 %
#1990558
b11010 &
b11010 %
#1990562
b1101 &
b1101 %
#1990566
b101000 &
b101000 %
#1990570
b10100 &
b10100 %
#1990574
b1010 &
b1010 %
#1990578
b101 &
b101 %
#1990582
b10000 &
b10000 %
#1990586
b1000 &
b1000 %
#1990590
b100 &
b100 %
#1990594
b10 &
b10 %
#1990598
b1 &
1#
b1 %
#1990602
b0 &
b0 %
0#
0$
#2967218
b1 &
b1 %
1$
b1 !
1"
#2967219
0"
#2967222
1#
#2967226
b0 &
b0 %
0#
0$
#4500012
