-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_1/ip/design_1_vhdl_clockdivider_19_0_0/sim/design_1_vhdl_clockdivider_19_0_0.vhd" \
  "../../../bd/design_1/sim/design_1.vhd" \
-endlib

