Generate the report at 2025-08-31T15:58:11, GitVersion: aa25008b3778a76ae1975c839d4cc459f7f7b3b7.
+-------------------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| Endpoint                      | Clock Group | Delay Type | Path Delay | Path Required | CPPR  | Slack | Freq(MHz) |
+-------------------------------+-------------+------------+------------+---------------+-------+-------+-----------+
| i0.state_$_SDFFE_PP0P__Q_14:D | core_clock  | max        | 0.375f     | 1.960         | 0.000 | 1.585 | 2410.399  |
| i0.state_$_SDFFE_PP0P__Q_14:D | core_clock  | max        | 0.375f     | 1.960         | 0.000 | 1.585 | 2410.399  |
| i0.state_$_SDFFE_PP0P__Q_10:D | core_clock  | max        | 0.373f     | 1.960         | 0.000 | 1.587 | 2423.038  |
| i0.state_$_SDFFE_PP0P__Q_10:D | core_clock  | max        | 0.373f     | 1.960         | 0.000 | 1.587 | 2423.038  |
| i0.state_$_SDFFE_PP0P__Q_12:D | core_clock  | max        | 0.369f     | 1.960         | 0.000 | 1.591 | 2446.286  |
| i0.state_$_SDFFE_PP1P__Q:D    | core_clock  | min        | 0.081f     | 0.002         | 0.000 | 0.080 | NA        |
| i0.state_$_SDFFE_PP1P__Q:D    | core_clock  | min        | 0.081f     | 0.002         | 0.000 | 0.080 | NA        |
| i0.state_$_SDFFE_PP1P__Q:D    | core_clock  | min        | 0.097r     | 0.007         | 0.000 | 0.090 | NA        |
| i0.state_$_SDFFE_PP1P__Q:D    | core_clock  | min        | 0.097r     | 0.007         | 0.000 | 0.090 | NA        |
| i0.state_$_SDFFE_PP0P__Q_26:D | core_clock  | min        | 0.103f     | 0.002         | 0.000 | 0.102 | NA        |
+-------------------------------+-------------+------------+------------+---------------+-------+-------+-----------+
+------------+------------+-------+
| Clock      | Delay Type | TNS   |
+------------+------------+-------+
| core_clock | max        | 0.000 |
| core_clock | min        | 0.000 |
+------------+------------+-------+
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                   | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:Q (DFF_X1)  |        | 0.004       | 0.000      | 0.013      |             | 0.090  | 0.090r          |
| PC_count_o[12] (net)                    | 2      |             |            |            | 0.000       |        |                 |
| _150_:A2 (AND2_X4)                      |        | 0.004       | 0.000      | 0.013      |             | 0.000  | 0.090r          |
| _150_:ZN (AND2_X4)                      |        | 0.006       | 0.000      | 0.009      |             | 0.031  | 0.121r          |
| _037_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _151_:A1 (AND3_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.121r          |
| _151_:ZN (AND3_X4)                      |        | 0.005       | 0.000      | 0.010      |             | 0.037  | 0.158r          |
| _038_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _153_:A2 (AND4_X4)                      |        | 0.003       | 0.000      | 0.010      |             | 0.000  | 0.158r          |
| _153_:ZN (AND4_X4)                      |        | 0.008       | 0.000      | 0.012      |             | 0.051  | 0.209r          |
| _040_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _176_:A1 (AND3_X4)                      |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.209r          |
| _176_:ZN (AND3_X4)                      |        | 0.005       | 0.000      | 0.009      |             | 0.037  | 0.246r          |
| _059_ (net)                             | 2      |             |            |            | 0.000       |        |                 |
| _177_:A1 (AND3_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.246r          |
| _177_:ZN (AND3_X4)                      |        | 0.003       | 0.000      | 0.008      |             | 0.035  | 0.281r          |
| _060_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| _178_:A (INV_X2)                        |        | 0.003       | 0.000      | 0.008      |             | 0.000  | 0.281r          |
| _178_:ZN (INV_X2)                       |        | 0.007       | 0.000      | 0.006      |             | 0.010  | 0.291f          |
| _061_ (net)                             | 4      |             |            |            | 0.000       |        |                 |
| _179_:A1 (OR3_X4)                       |        | 0.003       | 0.000      | 0.006      |             | 0.000  | 0.291f          |
| _179_:ZN (OR3_X4)                       |        | 0.001       | 0.000      | 0.010      |             | 0.052  | 0.343f          |
| _062_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| _181_:A1 (AND3_X1)                      |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.343f          |
| _181_:ZN (AND3_X1)                      |        | 0.001       | 0.000      | 0.007      |             | 0.032  | 0.375f          |
| _006_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_14:D (DFF_X1)  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.375f          |
|                                         |        |             |            |            |             |        |                 |
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_14:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP0P__Q_14:CK (DFF_X1) |        |             |            |            |             |        | 2.000r          |
| library setup time                      |        |             |            |            |             | -0.040 | 1.960           |
| clock reconvergence pessimism           |        |             |            |            |             | 0.000  | 1.960           |
|                                         |        |             |            |            |             |        |                 |
| path cell delay                         |        |             |            |            |             |        | 0.375(100.000%) |
| path net delay                          |        |             |            |            |             |        | 0.000(0.000%)   |
|                                         |        |             |            |            |             |        |                 |
| data require time                       |        |             |            |            |             |        | 1.960           |
| data arrival time                       |        |             |            |            |             |        | 0.375           |
| slack (MET)                             |        |             |            |            |             |        | 1.585           |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                   | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:Q (DFF_X1)  |        | 0.004       | 0.000      | 0.013      |             | 0.090  | 0.090r          |
| PC_count_o[12] (net)                    | 2      |             |            |            | 0.000       |        |                 |
| _150_:A2 (AND2_X4)                      |        | 0.004       | 0.000      | 0.013      |             | 0.000  | 0.090r          |
| _150_:ZN (AND2_X4)                      |        | 0.006       | 0.000      | 0.009      |             | 0.031  | 0.121r          |
| _037_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _151_:A1 (AND3_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.121r          |
| _151_:ZN (AND3_X4)                      |        | 0.005       | 0.000      | 0.010      |             | 0.037  | 0.158r          |
| _038_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _153_:A2 (AND4_X4)                      |        | 0.003       | 0.000      | 0.010      |             | 0.000  | 0.158r          |
| _153_:ZN (AND4_X4)                      |        | 0.008       | 0.000      | 0.012      |             | 0.051  | 0.209r          |
| _040_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _176_:A1 (AND3_X4)                      |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.209r          |
| _176_:ZN (AND3_X4)                      |        | 0.005       | 0.000      | 0.009      |             | 0.037  | 0.246r          |
| _059_ (net)                             | 2      |             |            |            | 0.000       |        |                 |
| _177_:A1 (AND3_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.246r          |
| _177_:ZN (AND3_X4)                      |        | 0.003       | 0.000      | 0.008      |             | 0.035  | 0.281r          |
| _060_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| _178_:A (INV_X2)                        |        | 0.003       | 0.000      | 0.008      |             | 0.000  | 0.281r          |
| _178_:ZN (INV_X2)                       |        | 0.007       | 0.000      | 0.006      |             | 0.010  | 0.291f          |
| _061_ (net)                             | 4      |             |            |            | 0.000       |        |                 |
| _179_:A1 (OR3_X4)                       |        | 0.003       | 0.000      | 0.006      |             | 0.000  | 0.291f          |
| _179_:ZN (OR3_X4)                       |        | 0.001       | 0.000      | 0.010      |             | 0.052  | 0.343f          |
| _062_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| _181_:A1 (AND3_X1)                      |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.343f          |
| _181_:ZN (AND3_X1)                      |        | 0.001       | 0.000      | 0.007      |             | 0.032  | 0.375f          |
| _006_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_14:D (DFF_X1)  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.375f          |
|                                         |        |             |            |            |             |        |                 |
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_14:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP0P__Q_14:CK (DFF_X1) |        |             |            |            |             |        | 2.000r          |
| library setup time                      |        |             |            |            |             | -0.040 | 1.960           |
| clock reconvergence pessimism           |        |             |            |            |             | 0.000  | 1.960           |
|                                         |        |             |            |            |             |        |                 |
| path cell delay                         |        |             |            |            |             |        | 0.375(100.000%) |
| path net delay                          |        |             |            |            |             |        | 0.000(0.000%)   |
|                                         |        |             |            |            |             |        |                 |
| data require time                       |        |             |            |            |             |        | 1.960           |
| data arrival time                       |        |             |            |            |             |        | 0.375           |
| slack (MET)                             |        |             |            |            |             |        | 1.585           |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                   | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:Q (DFF_X1)  |        | 0.004       | 0.000      | 0.013      |             | 0.090  | 0.090r          |
| PC_count_o[12] (net)                    | 2      |             |            |            | 0.000       |        |                 |
| _150_:A2 (AND2_X4)                      |        | 0.004       | 0.000      | 0.013      |             | 0.000  | 0.090r          |
| _150_:ZN (AND2_X4)                      |        | 0.006       | 0.000      | 0.009      |             | 0.031  | 0.121r          |
| _037_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _151_:A1 (AND3_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.121r          |
| _151_:ZN (AND3_X4)                      |        | 0.005       | 0.000      | 0.010      |             | 0.037  | 0.158r          |
| _038_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _153_:A2 (AND4_X4)                      |        | 0.003       | 0.000      | 0.010      |             | 0.000  | 0.158r          |
| _153_:ZN (AND4_X4)                      |        | 0.008       | 0.000      | 0.012      |             | 0.051  | 0.209r          |
| _040_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _154_:A1 (AND2_X4)                      |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.209r          |
| _154_:ZN (AND2_X4)                      |        | 0.006       | 0.000      | 0.009      |             | 0.030  | 0.239r          |
| _041_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _158_:A1 (AND2_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.239r          |
| _158_:ZN (AND2_X4)                      |        | 0.008       | 0.000      | 0.009      |             | 0.030  | 0.269r          |
| _045_ (net)                             | 2      |             |            |            | 0.000       |        |                 |
| _159_:A1 (NAND3_X4)                     |        | 0.006       | 0.000      | 0.009      |             | 0.000  | 0.269r          |
| _159_:ZN (NAND3_X4)                     |        | 0.007       | 0.000      | 0.012      |             | 0.018  | 0.287f          |
| _046_ (net)                             | 4      |             |            |            | 0.000       |        |                 |
| _160_:A1 (OR3_X4)                       |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.287f          |
| _160_:ZN (OR3_X4)                       |        | 0.001       | 0.000      | 0.010      |             | 0.054  | 0.341f          |
| _047_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| _162_:A1 (AND3_X1)                      |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.341f          |
| _162_:ZN (AND3_X1)                      |        | 0.001       | 0.000      | 0.007      |             | 0.032  | 0.373f          |
| _002_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_10:D (DFF_X1)  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.373f          |
|                                         |        |             |            |            |             |        |                 |
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_10:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP0P__Q_10:CK (DFF_X1) |        |             |            |            |             |        | 2.000r          |
| library setup time                      |        |             |            |            |             | -0.040 | 1.960           |
| clock reconvergence pessimism           |        |             |            |            |             | 0.000  | 1.960           |
|                                         |        |             |            |            |             |        |                 |
| path cell delay                         |        |             |            |            |             |        | 0.373(100.000%) |
| path net delay                          |        |             |            |            |             |        | 0.000(0.000%)   |
|                                         |        |             |            |            |             |        |                 |
| data require time                       |        |             |            |            |             |        | 1.960           |
| data arrival time                       |        |             |            |            |             |        | 0.373           |
| slack (MET)                             |        |             |            |            |             |        | 1.587           |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                   | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:Q (DFF_X1)  |        | 0.004       | 0.000      | 0.013      |             | 0.090  | 0.090r          |
| PC_count_o[12] (net)                    | 2      |             |            |            | 0.000       |        |                 |
| _150_:A2 (AND2_X4)                      |        | 0.004       | 0.000      | 0.013      |             | 0.000  | 0.090r          |
| _150_:ZN (AND2_X4)                      |        | 0.006       | 0.000      | 0.009      |             | 0.031  | 0.121r          |
| _037_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _151_:A1 (AND3_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.121r          |
| _151_:ZN (AND3_X4)                      |        | 0.005       | 0.000      | 0.010      |             | 0.037  | 0.158r          |
| _038_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _153_:A2 (AND4_X4)                      |        | 0.003       | 0.000      | 0.010      |             | 0.000  | 0.158r          |
| _153_:ZN (AND4_X4)                      |        | 0.008       | 0.000      | 0.012      |             | 0.051  | 0.209r          |
| _040_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _154_:A1 (AND2_X4)                      |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.209r          |
| _154_:ZN (AND2_X4)                      |        | 0.006       | 0.000      | 0.009      |             | 0.030  | 0.239r          |
| _041_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _158_:A1 (AND2_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.239r          |
| _158_:ZN (AND2_X4)                      |        | 0.008       | 0.000      | 0.009      |             | 0.030  | 0.269r          |
| _045_ (net)                             | 2      |             |            |            | 0.000       |        |                 |
| _159_:A1 (NAND3_X4)                     |        | 0.006       | 0.000      | 0.009      |             | 0.000  | 0.269r          |
| _159_:ZN (NAND3_X4)                     |        | 0.007       | 0.000      | 0.012      |             | 0.018  | 0.287f          |
| _046_ (net)                             | 4      |             |            |            | 0.000       |        |                 |
| _160_:A1 (OR3_X4)                       |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.287f          |
| _160_:ZN (OR3_X4)                       |        | 0.001       | 0.000      | 0.010      |             | 0.054  | 0.341f          |
| _047_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| _162_:A1 (AND3_X1)                      |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.341f          |
| _162_:ZN (AND3_X1)                      |        | 0.001       | 0.000      | 0.007      |             | 0.032  | 0.373f          |
| _002_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_10:D (DFF_X1)  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.373f          |
|                                         |        |             |            |            |             |        |                 |
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_10:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP0P__Q_10:CK (DFF_X1) |        |             |            |            |             |        | 2.000r          |
| library setup time                      |        |             |            |            |             | -0.040 | 1.960           |
| clock reconvergence pessimism           |        |             |            |            |             | 0.000  | 1.960           |
|                                         |        |             |            |            |             |        |                 |
| path cell delay                         |        |             |            |            |             |        | 0.373(100.000%) |
| path net delay                          |        |             |            |            |             |        | 0.000(0.000%)   |
|                                         |        |             |            |            |             |        |                 |
| data require time                       |        |             |            |            |             |        | 1.960           |
| data arrival time                       |        |             |            |            |             |        | 0.373           |
| slack (MET)                             |        |             |            |            |             |        | 1.587           |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                   | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_27:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_27:Q (DFF_X1)  |        | 0.004       | 0.000      | 0.013      |             | 0.090  | 0.090r          |
| PC_count_o[12] (net)                    | 2      |             |            |            | 0.000       |        |                 |
| _150_:A2 (AND2_X4)                      |        | 0.004       | 0.000      | 0.013      |             | 0.000  | 0.090r          |
| _150_:ZN (AND2_X4)                      |        | 0.006       | 0.000      | 0.009      |             | 0.031  | 0.121r          |
| _037_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _151_:A1 (AND3_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.121r          |
| _151_:ZN (AND3_X4)                      |        | 0.005       | 0.000      | 0.010      |             | 0.037  | 0.158r          |
| _038_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _153_:A2 (AND4_X4)                      |        | 0.003       | 0.000      | 0.010      |             | 0.000  | 0.158r          |
| _153_:ZN (AND4_X4)                      |        | 0.008       | 0.000      | 0.012      |             | 0.051  | 0.209r          |
| _040_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _154_:A1 (AND2_X4)                      |        | 0.003       | 0.000      | 0.012      |             | 0.000  | 0.209r          |
| _154_:ZN (AND2_X4)                      |        | 0.006       | 0.000      | 0.009      |             | 0.030  | 0.239r          |
| _041_ (net)                             | 3      |             |            |            | 0.000       |        |                 |
| _158_:A1 (AND2_X4)                      |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.239r          |
| _158_:ZN (AND2_X4)                      |        | 0.008       | 0.000      | 0.009      |             | 0.030  | 0.269r          |
| _045_ (net)                             | 2      |             |            |            | 0.000       |        |                 |
| _167_:A (INV_X1)                        |        | 0.002       | 0.000      | 0.009      |             | 0.000  | 0.269r          |
| _167_:ZN (INV_X1)                       |        | 0.007       | 0.000      | 0.009      |             | 0.015  | 0.284f          |
| _052_ (net)                             | 4      |             |            |            | 0.000       |        |                 |
| _168_:A1 (OR3_X4)                       |        | 0.003       | 0.000      | 0.009      |             | 0.000  | 0.284f          |
| _168_:ZN (OR3_X4)                       |        | 0.001       | 0.000      | 0.010      |             | 0.053  | 0.337f          |
| _053_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| _170_:A1 (AND3_X1)                      |        | 0.001       | 0.000      | 0.010      |             | 0.000  | 0.337f          |
| _170_:ZN (AND3_X1)                      |        | 0.001       | 0.000      | 0.007      |             | 0.032  | 0.369f          |
| _004_ (net)                             | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_12:D (DFF_X1)  |        | 0.001       | 0.000      | 0.007      |             | 0.000  | 0.369f          |
|                                         |        |             |            |            |             |        |                 |
| clk (port)                              |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                         | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                   |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                  |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                       | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_12:CK (DFF_X1) |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)            |        |             |            |            |             | 2      | 2               |
| clock network delay (ideal)             |        |             |            |            |             | 0.000  | 2.000           |
| i0.state_$_SDFFE_PP0P__Q_12:CK (DFF_X1) |        |             |            |            |             |        | 2.000r          |
| library setup time                      |        |             |            |            |             | -0.040 | 1.960           |
| clock reconvergence pessimism           |        |             |            |            |             | 0.000  | 1.960           |
|                                         |        |             |            |            |             |        |                 |
| path cell delay                         |        |             |            |            |             |        | 0.369(100.000%) |
| path net delay                          |        |             |            |            |             |        | 0.000(0.000%)   |
|                                         |        |             |            |            |             |        |                 |
| data require time                       |        |             |            |            |             |        | 1.960           |
| data arrival time                       |        |             |            |            |             |        | 0.369           |
| slack (MET)                             |        |             |            |            |             |        | 1.591           |
+-----------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                 |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                            | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                      |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                     |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                          | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)               |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP1P__Q:QN (DFF_X1)       |        | 0.003       | 0.000      | 0.013      |             | 0.066  | 0.066r          |
| ALU_overflow_$_ANDNOT__Y_A_$_OR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _266_:B1 (OAI21_X1)                        |        | 0.002       | 0.000      | 0.013      |             | 0.000  | 0.066r          |
| _266_:ZN (OAI21_X1)                        |        | 0.001       | 0.000      | 0.009      |             | 0.015  | 0.081f          |
| _029_ (net)                                | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP1P__Q:D (DFF_X1)        |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.081f          |
|                                            |        |             |            |            |             |        |                 |
| clk (port)                                 |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                            | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                      |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                     |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                          | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)               |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        |             |            |            |             |        | 0.000r          |
| library hold time                          |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism              |        |             |            |            |             | -0.000 | 0.002           |
|                                            |        |             |            |            |             |        |                 |
| path cell delay                            |        |             |            |            |             |        | 0.081(100.000%) |
| path net delay                             |        |             |            |            |             |        | 0.000(0.000%)   |
|                                            |        |             |            |            |             |        |                 |
| data require time                          |        |             |            |            |             |        | 0.002           |
| data arrival time                          |        |             |            |            |             |        | 0.081           |
| slack (MET)                                |        |             |            |            |             |        | 0.080           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                 |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                            | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                      |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                     |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                          | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)               |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP1P__Q:QN (DFF_X1)       |        | 0.003       | 0.000      | 0.013      |             | 0.066  | 0.066r          |
| ALU_overflow_$_ANDNOT__Y_A_$_OR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _266_:B1 (OAI21_X1)                        |        | 0.002       | 0.000      | 0.013      |             | 0.000  | 0.066r          |
| _266_:ZN (OAI21_X1)                        |        | 0.001       | 0.000      | 0.009      |             | 0.015  | 0.081f          |
| _029_ (net)                                | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP1P__Q:D (DFF_X1)        |        | 0.001       | 0.000      | 0.009      |             | 0.000  | 0.081f          |
|                                            |        |             |            |            |             |        |                 |
| clk (port)                                 |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                            | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                      |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                     |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                          | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)               |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        |             |            |            |             |        | 0.000r          |
| library hold time                          |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism              |        |             |            |            |             | -0.000 | 0.002           |
|                                            |        |             |            |            |             |        |                 |
| path cell delay                            |        |             |            |            |             |        | 0.081(100.000%) |
| path net delay                             |        |             |            |            |             |        | 0.000(0.000%)   |
|                                            |        |             |            |            |             |        |                 |
| data require time                          |        |             |            |            |             |        | 0.002           |
| data arrival time                          |        |             |            |            |             |        | 0.081           |
| slack (MET)                                |        |             |            |            |             |        | 0.080           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                 |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                            | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                      |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                     |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                          | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)               |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP1P__Q:QN (DFF_X1)       |        | 0.003       | 0.000      | 0.013      |             | 0.067  | 0.067f          |
| ALU_overflow_$_ANDNOT__Y_A_$_OR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _266_:B1 (OAI21_X1)                        |        | 0.002       | 0.000      | 0.013      |             | 0.000  | 0.067f          |
| _266_:ZN (OAI21_X1)                        |        | 0.001       | 0.000      | 0.013      |             | 0.030  | 0.097r          |
| _029_ (net)                                | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP1P__Q:D (DFF_X1)        |        | 0.001       | 0.000      | 0.013      |             | 0.000  | 0.097r          |
|                                            |        |             |            |            |             |        |                 |
| clk (port)                                 |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                            | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                      |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                     |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                          | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)               |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        |             |            |            |             |        | 0.000r          |
| library hold time                          |        |             |            |            |             | 0.007  | 0.007           |
| clock reconvergence pessimism              |        |             |            |            |             | -0.000 | 0.007           |
|                                            |        |             |            |            |             |        |                 |
| path cell delay                            |        |             |            |            |             |        | 0.097(100.000%) |
| path net delay                             |        |             |            |            |             |        | 0.000(0.000%)   |
|                                            |        |             |            |            |             |        |                 |
| data require time                          |        |             |            |            |             |        | 0.007           |
| data arrival time                          |        |             |            |            |             |        | 0.097           |
| slack (MET)                                |        |             |            |            |             |        | 0.090           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                      | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                 |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                            | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                      |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                     |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                          | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)               |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP1P__Q:QN (DFF_X1)       |        | 0.003       | 0.000      | 0.013      |             | 0.067  | 0.067f          |
| ALU_overflow_$_ANDNOT__Y_A_$_OR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _266_:B1 (OAI21_X1)                        |        | 0.002       | 0.000      | 0.013      |             | 0.000  | 0.067f          |
| _266_:ZN (OAI21_X1)                        |        | 0.001       | 0.000      | 0.013      |             | 0.030  | 0.097r          |
| _029_ (net)                                | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP1P__Q:D (DFF_X1)        |        | 0.001       | 0.000      | 0.013      |             | 0.000  | 0.097r          |
|                                            |        |             |            |            |             |        |                 |
| clk (port)                                 |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                            | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                      |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                     |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                          | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)               |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP1P__Q:CK (DFF_X1)       |        |             |            |            |             |        | 0.000r          |
| library hold time                          |        |             |            |            |             | 0.007  | 0.007           |
| clock reconvergence pessimism              |        |             |            |            |             | -0.000 | 0.007           |
|                                            |        |             |            |            |             |        |                 |
| path cell delay                            |        |             |            |            |             |        | 0.097(100.000%) |
| path net delay                             |        |             |            |            |             |        | 0.000(0.000%)   |
|                                            |        |             |            |            |             |        |                 |
| data require time                          |        |             |            |            |             |        | 0.007           |
| data arrival time                          |        |             |            |            |             |        | 0.097           |
| slack (MET)                                |        |             |            |            |             |        | 0.090           |
+--------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| Point                                                            | Fanout | Capacitance | Resistance | Transition | Delta Delay | Incr   | Path            |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
| clk (port)                                                       |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| i0.state_$_SDFFE_PP0P__Q_26:QN (DFF_X1)                          |        | 0.002       | 0.000      | 0.013      |             | 0.067  | 0.067f          |
| i7._io_pc_next_T_26_$_ANDNOT__Y_18_B_$_MUX__Y_B_$_XOR__Y_B (net) | 2      |             |            |            | 0.000       |        |                 |
| _235_:A2 (NAND3_X1)                                              |        | 0.002       | 0.000      | 0.013      |             | 0.000  | 0.067f          |
| _235_:ZN (NAND3_X1)                                              |        | 0.002       | 0.000      | 0.010      |             | 0.021  | 0.088r          |
| _105_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| _236_:B2 (AOI21_X1)                                              |        | 0.002       | 0.000      | 0.010      |             | 0.000  | 0.088r          |
| _236_:ZN (AOI21_X1)                                              |        | 0.001       | 0.000      | 0.008      |             | 0.016  | 0.103f          |
| _019_ (net)                                                      | 1      |             |            |            | 0.000       |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:D (DFF_X1)                           |        | 0.001       | 0.000      | 0.008      |             | 0.000  | 0.103f          |
|                                                                  |        |             |            |            |             |        |                 |
| clk (port)                                                       |        | 0.004       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clk (clock net)                                                  | 2      |             |            |            | NA          |        |                 |
| _267_:CK (CLKGATE_X1)                                            |        | 0.002       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _267_:GCK (CLKGATE_X1)                                           |        | 0.020       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| _132_ (clock net)                                                | 21     |             |            |            | NA          |        |                 |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        | 0.001       | 0.000      | 0.000      |             | 0.000  | 0.000r          |
| clock core_clock (rise edge)                                     |        |             |            |            |             | 0      | 0               |
| clock network delay (ideal)                                      |        |             |            |            |             | 0.000  | 0.000           |
| i0.state_$_SDFFE_PP0P__Q_26:CK (DFF_X1)                          |        |             |            |            |             |        | 0.000r          |
| library hold time                                                |        |             |            |            |             | 0.002  | 0.002           |
| clock reconvergence pessimism                                    |        |             |            |            |             | -0.000 | 0.002           |
|                                                                  |        |             |            |            |             |        |                 |
| path cell delay                                                  |        |             |            |            |             |        | 0.103(100.000%) |
| path net delay                                                   |        |             |            |            |             |        | 0.000(0.000%)   |
|                                                                  |        |             |            |            |             |        |                 |
| data require time                                                |        |             |            |            |             |        | 0.002           |
| data arrival time                                                |        |             |            |            |             |        | 0.103           |
| slack (MET)                                                      |        |             |            |            |             |        | 0.102           |
+------------------------------------------------------------------+--------+-------------+------------+------------+-------------+--------+-----------------+
