parallelismSelector::VERBO: Summary of inputs: 
parallelismSelector::VERBO: Output directory: "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/csim/code_analyzer/output"
parallelismSelector::VERBO: spec:0:0: info: Will use basepath at location /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3
parallelismSelector::VERBO: FPGA clock frequency is set to 200 MHz
parallelismSelector::VERBO: Will use user-driven complete partitioning settings
parallelismSelector::VERBO: Arrays with less than or equal to 4 elements that appear in the codegen directives will be completely partitioned
parallelismSelector::VERBO: spec:0:0: info: Will use IR Module file at location /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/csim/code_analyzer/.internal/instrument/app_0/annotated.bc
parallelismSelector::VERBO: FPGA frequency: 200000000 Hz
parallelismSelector::VERBO: Using FPGA frequency for HLS estimations: 200000000 Hz
parallelismSelector::VERBO: [Model Builder] Extracting logic model object from: /ecel/apps/xilinx24/Vitis/2024.2/vcxx/data/platform/logic/zynquplusRFSOC.logic
parallelismSelector::VERBO: Device characteristics: Area -- (LUTs: 425280, FFs: 850560, DSPs: 4272, BRAMs: 2160, URAMs: 80)
parallelismSelector::VERBO: Maximum area for the hardware functions: AreaConstraint -- (LUTs: 425280, FFs: 850560, DSPs: 4272, BRAMs: 2160, URAMs: 80)
parallelismSelector::VERBO: Code Analyzer Id: 0
parallelismSelector::VERBO: Dataflow Hardware Function: _Z3firP8ap_fixedILi17ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS_ILi19ELi3ELS0_5ELS1_3ELi0EE
parallelismSelector::VERBO: Adding outline as primary transformation
parallelismSelector::VERBO: RecipeFile: "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir3/hls/csim/code_analyzer/.internal/dataflow/0/recipe.json"
parallelismSelector::VERBO: Applying transformation: (region_outline)
parallelismSelector::VERBO: Applying transformation: (outline)
parallelismSelector::VERBO: Alias Equivalence: (Var <- { Pointees })
                              1145 <- {1145}
                              1146 <- {1146}
                              1157 <- {1147}
                              1158 <- {1146}
                              1159 <- {1147}
                              1160 <- {1145}
                            
parallelismSelector::VERBO: Distributing pragmas of Var:1157
parallelismSelector::VERBO: Var:1147 receives VariablePartitionReshapePragma PragmaType=ARRAY_PARTITION Type=complete Dimension=1 Function=576
parallelismSelector::WARNG: WARNING: [SIM 211-206] Code Analyzer does not display the impact of the partition pragma for dataflow channels (/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:10:1)
parallelismSelector::VERBO: No optimization objective set
parallelismSelector::VERBO: Variable Infos:
parallelismSelector::VERBO:     'a' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:3:0 VariableId 9
                                  ElementBitsize=17
                                  IsHlsStream=no
                                  FunctionId=--
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 10 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:5:0 VariableId 1145
                                  ElementBitsize=17
                                  IsHlsStream=no
                                  FunctionId= 575
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 100 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:5:0 VariableId 1146
                                  ElementBitsize=19
                                  IsHlsStream=no
                                  FunctionId= 575
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 100 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'reg' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:9:0 VariableId 1147
                                  ElementBitsize=17
                                  IsHlsStream=no
                                  FunctionId= 575
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=no
                                  Elements=[ 10 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'reg' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:9:0 VariableId 1157
                                  ElementBitsize=17
                                  IsHlsStream=no
                                  FunctionId= 576
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  10 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'out' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:5:0 VariableId 1158
                                  ElementBitsize=19
                                  IsHlsStream=no
                                  FunctionId= 577
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 100 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'reg' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:9:0 VariableId 1159
                                  ElementBitsize=17
                                  IsHlsStream=no
                                  FunctionId= 577
                                  IsArray=yes
                                  IsValidArray=no
                                  IsArgument=yes
                                  Elements=[--,  10 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO:     'in' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:5:0 VariableId 1160
                                  ElementBitsize=17
                                  IsHlsStream=no
                                  FunctionId= 577
                                  IsArray=yes
                                  IsValidArray=yes
                                  IsArgument=yes
                                  Elements=[ 100 ]
                                  HasInsertionLoc=yes
                                  IsFromSystemFunction=no
parallelismSelector::VERBO: Equivalence table
                             Object with value: 9 is mapped to the object with value: 9
                             Object with value: 1145 is mapped to the object with value: 1145
                             Object with value: 1146 is mapped to the object with value: 1146
                             Object with value: 1147 is mapped to the object with value: 1147
                             Object with value: 1157 is mapped to the object with value: 1147
                             Object with value: 1158 is mapped to the object with value: 1146
                             Object with value: 1159 is mapped to the object with value: 1147
                             Object with value: 1160 is mapped to the object with value: 1145
                            
parallelismSelector::VERBO: Nesting structure:
                            +- Loop with id 24, Trip Count: (Static=10, Dynamic [x3]), [Compiler Gen.], [No Insert Loc], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:9:18, Vars=1147,
                            +- Loop with id 21, Label=sample_loop, Trip Count: (Static=100, Dynamic [x3]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:12:16, Vars=1145,1146,1147,
                               +- Loop with id 22, Label=shift_loop, Trip Count: (Static=9, Dynamic [x300]), Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:14:17, Vars=1147,
                               +- Loop with id 23, Label=fir_loop, Trip Count: (Static=10, Dynamic [x300]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:22:15, Vars=9,1147,
                            
parallelismSelector::VERBO: Nesting structure after dynamic trip count update:
                            +- Loop with id 24, Trip Count: (Static=10, Dynamic [x3]), [Compiler Gen.], [No Insert Loc], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:9:18, Vars=1147,
                            +- Loop with id 21, Label=sample_loop, Trip Count: (Static=100, Dynamic [x3]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:12:16, Vars=1145,1146,1147,
                               +- Loop with id 22, Label=shift_loop, Trip Count: (Static=9, Dynamic [x300]), Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:14:17, Vars=1147,
                               +- Loop with id 23, Label=fir_loop, Trip Count: (Static=10, Dynamic [x300]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:22:15, Vars=9,1147,
                            
parallelismSelector::VERBO: Function 'fir' not inlined as per top-levels
parallelismSelector::VERBO: Function 'Outline_T3_F575_R2_Aggregate' not inlined as per dataflow task
parallelismSelector::VERBO: Function 'Outline_T4_F575_R6_Loop' not inlined as per dataflow task
parallelismSelector::VERBO: Nesting structure after static trip count upper bound calculation for symbolically bounded loops:
                            +- Loop with id 24, Trip Count: (Static=10, Dynamic [x3]), [Compiler Gen.], [No Insert Loc], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:9:18, Vars=1147,
                            +- Loop with id 21, Label=sample_loop, Trip Count: (Static=100, Dynamic [x3]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:12:16, Vars=1145,1146,1147,
                               +- Loop with id 22, Label=shift_loop, Trip Count: (Static=9, Dynamic [x300]), Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:14:17, Vars=1147,
                               +- Loop with id 23, Label=fir_loop, Trip Count: (Static=10, Dynamic [x300]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:22:15, Vars=9,1147,
                            
parallelismSelector::VERBO: Max iterations for loop 21 are 100
parallelismSelector::VERBO:  - loop 21 is "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp":12:16
parallelismSelector::VERBO: Max iterations for loop 22 are 9
parallelismSelector::VERBO:  - loop 22 is "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp":14:17
parallelismSelector::VERBO: Max iterations for loop 23 are 10
parallelismSelector::VERBO:  - loop 23 is "/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp":22:15
parallelismSelector::VERBO: Partitioning variable 'a' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:3:0 VariableId 9
parallelismSelector::VERBO: Partitioning variable 'in' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:5:0 VariableId 1145
parallelismSelector::VERBO: Partitioning variable 'out' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:5:0 VariableId 1146
parallelismSelector::VERBO: Partitioning variable 'reg' /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:9:0 VariableId 1147
parallelismSelector::VERBO: Initial branch:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1, 10 (LoopId 24)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 21)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 22)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Initial branch after first round of constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1, 10 (LoopId 24)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 21)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 22)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Nesting structure after user pragma constraints:
                            +- Loop with id 24, Trip Count: (Static=10, Dynamic [x3]), [Compiler Gen.], [No Insert Loc], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:9:18, Vars=1147,
                            +- Loop with id 21, Label=sample_loop, Trip Count: (Static=100, Dynamic [x3]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:12:16, Vars=1145,1146,1147,
                               +- Loop with id 22, Label=shift_loop, Trip Count: (Static=9, Dynamic [x300]), Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:14:17, Vars=1147,
                               +- Loop with id 23, Label=fir_loop, Trip Count: (Static=10, Dynamic [x300]), [RAW], Loc=/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir3/fir.cpp:22:15, Vars=9,1147,
                            
parallelismSelector::VERBO: Initial branch after applying user pragma constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1, 10 (LoopId 24)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 21)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 22)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Initial branch after applying Xilinx constraints:
                            FunctionPipelineTopLevel: Maybe
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1, 2, 4, 5, 10, 20, 25, 50 complete} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1, 10 (LoopId 24)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 21)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 22)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: DataflowConstrainer: Constraining Func/Loop with Id 575
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=9
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=1145
parallelismSelector::VERBO: DataflowConstrainer: Constrained: VarId=1146
parallelismSelector::VERBO: DataflowConstrainer: Not constrained: VarId=1147
parallelismSelector::VERBO: Initial branch after applying dataflow constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1 (LoopId 24)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 21)
                               +- pipeline, unroll with factors 1, 3, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 22)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Array reshape/partition is disabled because the variable is used by a phi node or select instruction (VariableId 1147)
                            
parallelismSelector::VERBO: Removing unroll factor 3 from loop 22 because we only want to keep the pipeline/unroll setting as unroll possibility
parallelismSelector::VERBO: Removing reshape options from the design space because optimizing reshape is disabled
                            
parallelismSelector::VERBO: Initial branch after applying heuristic constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1 (LoopId 24)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 21)
                               +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 22)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Initial branch after applying second round of Xilinx constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1, 2, 5 complete} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1 (LoopId 24)
                            +- pipeline, unroll with factors 1, 100 (Label sample_loop) (LoopId 21)
                               +- pipeline, unroll with factors 1, 9, unroll/pipeline with factors 3 (Label shift_loop) (LoopId 22)
                               +- pipeline, unroll with factors 1, 10 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Initial branch after performance pragma constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1 (LoopId 24)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 21)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 22)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Initial branch after PerfEst evaluation constraints:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1 (LoopId 24)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 21)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 22)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Initial constrained branch:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableName a) (VariableId 9)
                            Reshape {dim 0: cyclic 1} (VariableName in) (VariableId 1145)
                            Reshape {dim 0: cyclic 1} (VariableName out) (VariableId 1146)
                            Partition {dim 0: cyclic 1} (VariableName reg) (VariableId 1147)
                            +- unroll with factors 1 (LoopId 24)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 21)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 22)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Modifier for induction variable for loop id: 24 in function Outline_T3_F575_R2_Aggregate not found!
parallelismSelector::VERBO: fir.cpp:22:39: warning: Call to external function 'llvm.directive.scope.entry' cannot be estimated
                            
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 9)
                            Reshape {dim 0: cyclic 1} (VariableId 1145)
                            Reshape {dim 0: cyclic 1} (VariableId 1146)
                            Partition {dim 0: cyclic 1} (VariableId 1147)
                            +- unroll with factors 1 (LoopId 24)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 21)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 22)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: fir
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(286 F=576) (1157->1147)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1157 is mapped to the object with value: 1147
                            
parallelismSelector::VERBO: Analyzing Loop "arrayinit.body" (LoopId 24):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 24
parallelismSelector::VERBO:          - EndCycles: arrayinit.body -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: arrayinit.body
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=1:0 -> 1:3 -> 1:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F575_R2_Aggregate" (FunctionId 576):
parallelismSelector::VERBO:         LoopId: 24, TC: 10, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 10
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 24): 10
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F575_R2_Aggregate
parallelismSelector::VERBO:          - EndCycles: arrayinit.body -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: arrayinit.end1 -> {1: 11}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11}
parallelismSelector::VERBO:        - Critical path: arrayinit.body, newFuncRoot, arrayinit.end1
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(287 F=577) (1158->1146)(1159->1147)(1160->1145)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1158 is mapped to the object with value: 1146
                             Object with value: 1159 is mapped to the object with value: 1147
                             Object with value: 1160 is mapped to the object with value: 1145
                            
parallelismSelector::VERBO: Analyzing Loop "shift_loop" (LoopId 22):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 22 Label: shift_loop
parallelismSelector::VERBO:          - EndCycles: for.body4 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body4
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "fir_loop" (LoopId 23):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 23 Label: fir_loop
parallelismSelector::VERBO:          - EndCycles: for.body13 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i.i -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end.i.i.i.i.i -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi34ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 4}
parallelismSelector::VERBO:        - Critical path: for.body13, if.then.i.i.i.i.i, if.end.i.i.i.i.i, if.then.i.i, _ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi34ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=6:1 -> 8:0 -> 8:1 -> 8:3 -> 10:1 -> 10:3 -> 6:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "sample_loop" (LoopId 21):
parallelismSelector::VERBO:         LoopId: 22, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 18
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 22): 18
parallelismSelector::VERBO:         LoopId: 23, Label: fir_loop, TC: 10, IL: {1: 4}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 40
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 23): 40
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 21 Label: sample_loop
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 19}
parallelismSelector::VERBO:          - EndCycles: for.body4 -> {1: 18}
parallelismSelector::VERBO:          - EndCycles: for.end19 -> {1: 60}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi34ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 59}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 60}
parallelismSelector::VERBO:        - Critical path: for.body, for.end, for.body4, for.end19, for.body13, _ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi34ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=4:7 -> 4:8 -> 3:2 -> 3:3 -> 6:1 -> 6:8 -> 6:9 -> 6:10 -> 6:11 -> 6:12 -> 8:0 -> 8:1 -> 8:2 -> 8:3 -> 10:1 -> 10:3 -> 5:0 -> 5:2 -> 4:7
parallelismSelector::VERBO:       distance=9
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F575_R6_Loop" (FunctionId 577):
parallelismSelector::VERBO:         LoopId: 21, Label: sample_loop, TC: 100, IL: {1: 60}, IIMem: {1: 1}, IIDep 9
parallelismSelector::VERBO:         	unroll 1 Cycles: 6000
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 21): 6000
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F575_R6_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end24 -> {1: 6001}
parallelismSelector::VERBO:          - EndCycles: for.end19 -> {1: 6001}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6001}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end24, for.body, for.end19
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "fir" (FunctionId 575):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z3firP8ap_fixedILi17ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS_ILi19ELi3ELS0_5ELS1_3ELi0EE
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 6015}
parallelismSelector::VERBO:          - EndCycles: for.end24_iso7 -> {1: 6015}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6015}
parallelismSelector::VERBO:        - Critical path: entry, codeRepl, codeRepl1, for.end24_iso7
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 24, TC: 10, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 24, TC: 10, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 10
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 22, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 2
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 22, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 18
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 23, Label: fir_loop, TC: 10, IL: {1: 4}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 4
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 23, Label: fir_loop, TC: 10, IL: {1: 4}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 40
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 21, Label: sample_loop, TC: 100, IL: {1: 60}, IIMem: {1: 1}, IIDep 9
parallelismSelector::VERBO:     	unroll 1 Cycles: 60
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 21, Label: sample_loop, TC: 100, IL: {1: 60}, IIMem: {1: 1}, IIDep 9
parallelismSelector::VERBO:     	unroll 1 Cycles: 6000
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z3firP8ap_fixedILi17ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS_ILi19ELi3ELS0_5ELS1_3ELi0EE : 575
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(286 F=576) (1157->1147)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1157 is mapped to the object with value: 1147
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F575_R2_Aggregate : 576
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 24
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {24: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 57 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 29 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 57 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(287 F=577) (1158->1146)(1159->1147)(1160->1145)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1158 is mapped to the object with value: 1146
                             Object with value: 1159 is mapped to the object with value: 1147
                             Object with value: 1160 is mapped to the object with value: 1145
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F575_R6_Loop : 577
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 21
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 22
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {22: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 23
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {23: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 151 FFs: 11 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 95 FFs: 11 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 22 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 23 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {21: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 295 FFs: 11 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 295 FFs: 11 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 9
parallelismSelector::VERBO:     Array bits: 170. Elements: 10. Element bits: 17
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 40 LUTs and 170 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 1147
parallelismSelector::VERBO:     Array bits: 170. Elements: 10. Element bits: 17
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 40 LUTs and 170 FFs
parallelismSelector::VERBO: Is valid space because UsedArea.Max <= GlobalConstr.AreaConstr
parallelismSelector::VERBO: Initial constrained branch with estimates:
                            FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 9)
                               +- Penalty on LoopId 21: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 23: {1: lat/intv 0} (unroll: latency/interval)
                            Reshape {dim 0: cyclic 1} (VariableId 1145)
                               +- Penalty on LoopId 21: {1: lat/intv 0} (unroll: latency/interval)
                            Reshape {dim 0: cyclic 1} (VariableId 1146)
                               +- Penalty on LoopId 21: {1: lat/intv 0} (unroll: latency/interval)
                            Partition {dim 0: cyclic 1} (VariableId 1147)
                               +- Penalty on LoopId 21: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 22: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 23: {1: lat/intv 0} (unroll: latency/interval)
                               +- Penalty on LoopId 24: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 24), min-max latency/interval: {unroll 1: lat/intv 10}
                               +- Access to VariableId 1147: {1: lat/intv 0} (unroll: latency/interval)
                            +- unroll with factors 1 (LoopId 21 [sample_loop]), min-max latency/interval: {unroll 1: lat/intv 6000}
                               +- Access to VariableId 9: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 1145: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 1146: {1: lat/intv 0} (unroll: latency/interval)
                               +- Access to VariableId 1147: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 22 [shift_loop]), min-max latency/interval: {unroll 1: lat/intv 18}
                                  +- Access to VariableId 1147: {1: lat/intv 0} (unroll: latency/interval)
                               +- unroll with factors 1 (LoopId 23 [fir_loop]), min-max latency/interval: {unroll 1: lat/intv 40}
                                  +- Access to VariableId 9: {1: lat/intv 0} (unroll: latency/interval)
                                  +- Access to VariableId 1147: {1: lat/intv 0} (unroll: latency/interval)
                            Id: 0 contains valid solution: --, min-max latency/interval:  lat 6015 intv 6016, min-max area:  LUTs: 432 FFs: 351 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: Initial FPGA area occupied (min): Area -- (LUTs: 432, FFs: 351, DSPs: 2, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: Initial FPGA area occupied (max): Area -- (LUTs: 432, FFs: 351, DSPs: 2, BRAMs: 0, URAMs: 0)
parallelismSelector::VERBO: HPE - Calculating latency and area for design space...
                            Setting Space: FunctionPipelineTopLevel: No
                            Partition {dim 0: cyclic 1} (VariableId 9)
                            Reshape {dim 0: cyclic 1} (VariableId 1145)
                            Reshape {dim 0: cyclic 1} (VariableId 1146)
                            Partition {dim 0: cyclic 1} (VariableId 1147)
                            +- unroll with factors 1 (LoopId 24)
                            +- unroll with factors 1 (Label sample_loop) (LoopId 21)
                               +- unroll with factors 1 (Label shift_loop) (LoopId 22)
                               +- unroll with factors 1 (Label fir_loop) (LoopId 23)
                            
parallelismSelector::VERBO: Calculating latency for top level hw function: fir
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(286 F=576) (1157->1147)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1157 is mapped to the object with value: 1147
                            
parallelismSelector::VERBO: Analyzing Loop "arrayinit.body" (LoopId 24):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 24
parallelismSelector::VERBO:          - EndCycles: arrayinit.body -> {1: 1}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 1}
parallelismSelector::VERBO:        - Critical path: arrayinit.body
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=1:0 -> 1:3 -> 1:0
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T3_F575_R2_Aggregate" (FunctionId 576):
parallelismSelector::VERBO:         LoopId: 24, TC: 10, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 10
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 24): 10
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T3_F575_R2_Aggregate
parallelismSelector::VERBO:          - EndCycles: arrayinit.body -> {1: 11}
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: arrayinit.end1 -> {1: 11}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 11}
parallelismSelector::VERBO:        - Critical path: arrayinit.body, newFuncRoot, arrayinit.end1
parallelismSelector::VERBO: 
parallelismSelector::VERBO: [LatencyEstimationVisitor] CallSite: CS(287 F=577) (1158->1146)(1159->1147)(1160->1145)
parallelismSelector::VERBO: [LatencyEstimationVisitor] Equivalence table
                             Object with value: 1158 is mapped to the object with value: 1146
                             Object with value: 1159 is mapped to the object with value: 1147
                             Object with value: 1160 is mapped to the object with value: 1145
                            
parallelismSelector::VERBO: Analyzing Loop "shift_loop" (LoopId 22):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 22 Label: shift_loop
parallelismSelector::VERBO:          - EndCycles: for.body4 -> {1: 2}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 2}
parallelismSelector::VERBO:        - Critical path: for.body4
parallelismSelector::VERBO:     hasRAW: 0
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "fir_loop" (LoopId 23):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 23 Label: fir_loop
parallelismSelector::VERBO:          - EndCycles: for.body13 -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i.i.i.i -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.end.i.i.i.i.i -> {1: 2}
parallelismSelector::VERBO:          - EndCycles: if.then.i.i -> {1: 3}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi34ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 4}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 4}
parallelismSelector::VERBO:        - Critical path: for.body13, if.then.i.i.i.i.i, if.end.i.i.i.i.i, if.then.i.i, _ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi34ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=6:1 -> 8:0 -> 8:1 -> 8:3 -> 10:1 -> 10:3 -> 6:1
parallelismSelector::VERBO:       distance=1
parallelismSelector::VERBO:        - IIMem: {1: 0.5}, OwnedIIMem: {1: 0.5}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Loop "sample_loop" (LoopId 21):
parallelismSelector::VERBO:         LoopId: 22, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:         	unroll 1 Cycles: 18
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 22): 18
parallelismSelector::VERBO:         LoopId: 23, Label: fir_loop, TC: 10, IL: {1: 4}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:         	unroll 1 Cycles: 40
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 23): 40
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - LoopId: 21 Label: sample_loop
parallelismSelector::VERBO:          - EndCycles: for.body -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end -> {1: 19}
parallelismSelector::VERBO:          - EndCycles: for.body4 -> {1: 18}
parallelismSelector::VERBO:          - EndCycles: for.end19 -> {1: 60}
parallelismSelector::VERBO:          - EndCycles: _ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi34ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit -> {1: 59}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 60}
parallelismSelector::VERBO:        - Critical path: for.body, for.end, for.body4, for.end19, for.body13, _ZN13ap_fixed_baseILi19ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi34ELi4ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit
parallelismSelector::VERBO:     hasRAW: 1
parallelismSelector::VERBO:     Recurrence: Circuit=4:7 -> 4:8 -> 3:2 -> 3:3 -> 6:1 -> 6:8 -> 6:9 -> 6:10 -> 6:11 -> 6:12 -> 8:0 -> 8:1 -> 8:2 -> 8:3 -> 10:1 -> 10:3 -> 5:0 -> 5:2 -> 4:7
parallelismSelector::VERBO:       distance=9
parallelismSelector::VERBO:        - IIMem: {1: 1}, OwnedIIMem: {1: 1}, NestedIIMem: {1: 0}
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "Outline_T4_F575_R6_Loop" (FunctionId 577):
parallelismSelector::VERBO:         LoopId: 21, Label: sample_loop, TC: 100, IL: {1: 60}, IIMem: {1: 1}, IIDep 9
parallelismSelector::VERBO:         	unroll 1 Cycles: 6000
parallelismSelector::VERBO:         Overall latency for nested loop (LoopId 21): 6000
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: Outline_T4_F575_R6_Loop
parallelismSelector::VERBO:          - EndCycles: newFuncRoot -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: for.end24 -> {1: 6001}
parallelismSelector::VERBO:          - EndCycles: for.end19 -> {1: 6001}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6001}
parallelismSelector::VERBO:        - Critical path: newFuncRoot, for.end24, for.body, for.end19
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Analyzing Function "fir" (FunctionId 575):
parallelismSelector::VERBO:     MARegionScheduler::finalize():
parallelismSelector::VERBO:        - Function: _Z3firP8ap_fixedILi17ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS_ILi19ELi3ELS0_5ELS1_3ELi0EE
parallelismSelector::VERBO:          - EndCycles: entry -> {1: 1}
parallelismSelector::VERBO:          - EndCycles: codeRepl -> {1: 13}
parallelismSelector::VERBO:          - EndCycles: codeRepl1 -> {1: 6015}
parallelismSelector::VERBO:          - EndCycles: for.end24_iso7 -> {1: 6015}
parallelismSelector::VERBO:        - MaxEndCycle: {1: 6015}
parallelismSelector::VERBO:        - Critical path: entry, codeRepl, codeRepl1, for.end24_iso7
parallelismSelector::VERBO: 
parallelismSelector::VERBO: Filling in latencies and intervals per loop...
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 24, TC: 10, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 1
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 24, TC: 10, IL: {1: 1}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 10
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 22, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 2
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 22, Label: shift_loop, TC: 9, IL: {1: 2}, IIMem: {1: 1}, IIDep 0
parallelismSelector::VERBO:     	unroll 1 Cycles: 18
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 23, Label: fir_loop, TC: 10, IL: {1: 4}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 4
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 23, Label: fir_loop, TC: 10, IL: {1: 4}, IIMem: {1: 0.5}, IIDep 1
parallelismSelector::VERBO:     	unroll 1 Cycles: 40
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO:     Initiation Interval:
parallelismSelector::VERBO:     LoopId: 21, Label: sample_loop, TC: 100, IL: {1: 60}, IIMem: {1: 1}, IIDep 9
parallelismSelector::VERBO:     	unroll 1 Cycles: 60
parallelismSelector::VERBO:     Latency:
parallelismSelector::VERBO:     LoopId: 21, Label: sample_loop, TC: 100, IL: {1: 60}, IIMem: {1: 1}, IIDep 9
parallelismSelector::VERBO:     	unroll 1 Cycles: 6000
parallelismSelector::VERBO:     Mem Interval:
parallelismSelector::VERBO:     Interval:
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: _Z3firP8ap_fixedILi17ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS_ILi19ELi3ELS0_5ELS1_3ELi0EE : 575
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(286 F=576) (1157->1147)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1157 is mapped to the object with value: 1147
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T3_F575_R2_Aggregate : 576
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 24
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {24: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 57 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 29 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 57 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] CallSite: CS(287 F=577) (1158->1146)(1159->1147)(1160->1145)
parallelismSelector::VERBO:   New Equivalence table
                             Object with value: 1158 is mapped to the object with value: 1146
                             Object with value: 1159 is mapped to the object with value: 1147
                             Object with value: 1160 is mapped to the object with value: 1145
                            
parallelismSelector::VERBO: [AreaEstimationVisitor] Func: Outline_T4_F575_R6_Loop : 577
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 21
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 22
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {22: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 76 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Loop: 23
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {23: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 151 FFs: 11 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 95 FFs: 11 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 22 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [visitNestedHeader] Adding nested shareable area from loop(id) 23 LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] ParallelOperationNumPerLoop: {21: 1}
parallelismSelector::VERBO: [Finalize] Contribution of this loop to shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 295 FFs: 11 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 20 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 295 FFs: 11 DSPs: 2 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [Finalize] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Total shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Total unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: [AreaEstimationVisitor] Self shareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0 Self unshareable area: LUTs: 0 FFs: 0 DSPs: 0 BRAMs: 0
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 9
parallelismSelector::VERBO:     Array bits: 170. Elements: 10. Element bits: 17
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 40 LUTs and 170 FFs
parallelismSelector::VERBO: Calculate statically allocated area for variable ID 1147
parallelismSelector::VERBO:     Array bits: 170. Elements: 10. Element bits: 17
parallelismSelector::VERBO:     No BRAM with complete partitioning. Allocate 40 LUTs and 170 FFs
parallelismSelector::VERBO: Estimated metrics for the application:
parallelismSelector::VERBO: Loop with Id 21:
parallelismSelector::VERBO:     Circuit: { i5  i9  y.12 i23 conv.i i24 conv7.i mul.i conv5.i.i.i.i.i shl.i.i.i.i.i conv4.i.i.i.i.i add.i.i i32 conv.i.i conv.i.i.lcssa  }, Cycles: 9
parallelismSelector::VERBO:     Variable with Id 1159 (reg):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 100 - 100
parallelismSelector::VERBO:     II: 60 - 60
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 22:
parallelismSelector::VERBO:     Variable with Id 1159 (reg):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 2 - 2
parallelismSelector::VERBO:     Trip count: 9 - 9
parallelismSelector::VERBO:     II: 2 - 2
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 23:
parallelismSelector::VERBO:     Circuit: { y.12 conv5.i.i.i.i.i shl.i.i.i.i.i add.i.i i32 conv.i.i }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 9 (a):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Variable with Id 1159 (reg):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 10 - 10
parallelismSelector::VERBO:     II: 4 - 4
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Loop with Id 24:
parallelismSelector::VERBO:     Circuit: { arrayinit.cur arrayinit.next }, Cycles: 1
parallelismSelector::VERBO:     Variable with Id 1157 (reg):
parallelismSelector::VERBO:         II mem: 1 - 1
                                    NumAvailMemPorts: 2 - 2
                                    NumRequiredMemPorts: 1 - 1
parallelismSelector::VERBO:     Trip count: 10 - 10
parallelismSelector::VERBO:     II: 1 - 1
parallelismSelector::VERBO:     IsPipelinedRegion: false
parallelismSelector::VERBO:     
parallelismSelector::VERBO: Function with Id 575:
parallelismSelector::VERBO:     Interval: 6016 - 6016
                                Latency: 6015 - 6015
parallelismSelector::VERBO: Function with Id 576:
parallelismSelector::VERBO:     Interval: 12 - 12
                                Latency: 11 - 11
parallelismSelector::VERBO: Function with Id 577:
parallelismSelector::VERBO:     Interval: 6002 - 6002
                                Latency: 6001 - 6001
