// Seed: 3861858850
module module_0 (
    input wor id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    output supply0 id_4
);
  assign id_4 = id_3;
  wire id_6 = 1'b0;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    input  tri0 id_2
);
  tri0 id_4;
  module_0(
      id_2, id_0, id_1, id_2, id_0
  );
  wire id_5;
  always
    repeat (1) begin
      $display(id_5, id_4 < id_2, 1 == (1), 1, 1);
    end
endmodule
