<stg><name>main</name>


<trans_list>

<trans id="2780" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2781" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2782" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2783" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2784" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2785" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2786" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2787" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2788" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2789" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2790" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2791" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2792" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2816" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2817" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2819" from="39" to="298">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2821" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2822" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2823" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2824" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2825" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3225" from="44" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2827" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2828" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2829" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2830" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2831" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2832" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2833" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2835" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2837" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2840" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2841" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2842" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2843" from="56" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2845" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2846" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2848" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2849" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2850" from="61" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2851" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2852" from="61" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2854" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2855" from="63" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2857" from="64" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2862" from="65" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2867" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2868" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2869" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2870" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2871" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2872" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2873" from="71" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2875" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2876" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2877" from="73" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2879" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2880" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2881" from="75" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
<literal name="icmp_ln104_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2883" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2884" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2886" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2887" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2888" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2889" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2890" from="81" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2892" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2893" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2895" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2896" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2897" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2898" from="86" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2900" from="87" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln490" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2901" from="87" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln490" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2903" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln492" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2904" from="88" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln492" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2906" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2907" from="90" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2909" from="91" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2911" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2912" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2913" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2918" from="94" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2919" from="94" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2915" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2916" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2917" from="97" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2921" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2922" from="99" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
<literal name="and_ln61_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2924" from="99" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2925" from="99" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2926" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2927" from="99" to="105">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2929" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2930" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2931" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2932" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2933" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2934" from="105" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2935" from="105" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2937" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2938" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2939" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2940" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2941" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2942" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2944" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2945" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2946" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2947" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2948" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2953" from="117" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2954" from="117" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2950" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2951" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2952" from="120" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2956" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2957" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2958" from="122" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2960" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2961" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="125" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
<literal name="icmp_ln104_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="127" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2970" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2972" from="130" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2976" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2977" from="133" to="161">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2979" from="134" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300_1" val="1"/>
</and_exp><and_exp><literal name="and_ln61_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2981" from="134" to="159">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2982" from="134" to="149">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2983" from="134" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="0"/>
<literal name="icmp_ln327_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2984" from="134" to="139">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="0"/>
<literal name="icmp_ln327_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2986" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2987" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2988" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2989" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2990" from="139" to="140">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2991" from="139" to="143">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2993" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2994" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2995" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2996" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2998" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2999" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3000" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3001" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3006" from="148" to="152">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3007" from="148" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3003" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3004" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3005" from="151" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3009" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3010" from="153" to="154">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3011" from="153" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3013" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3014" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3017" from="156" to="157">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3018" from="156" to="158">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
<literal name="icmp_ln104_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3020" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3021" from="158" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3023" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3024" from="160" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3026" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3027" from="162" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3029" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3030" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3031" from="165" to="166">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3032" from="165" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3034" from="166" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3035" from="166" to="168">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3037" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3038" from="168" to="169">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3039" from="168" to="182">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
<literal name="and_ln61_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3041" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3042" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3043" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3044" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3045" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3046" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3047" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3048" from="176" to="177">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3049" from="176" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3051" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3052" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3055" from="179" to="180">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_17" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3056" from="179" to="181">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
<literal name="icmp_ln104_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3058" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3059" from="181" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3061" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3062" from="183" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3064" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3065" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3066" from="186" to="187">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3067" from="186" to="220">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3069" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3070" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3071" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3072" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3073" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3074" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3075" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3076" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3077" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3078" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3079" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3080" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3081" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3082" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3083" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3084" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3085" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3086" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3087" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3088" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3089" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3090" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3091" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3092" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3093" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3094" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3095" from="213" to="214">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3096" from="214" to="215">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3097" from="214" to="220">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3099" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3100" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3101" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3104" from="218" to="219">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_19" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3105" from="218" to="220">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
<literal name="icmp_ln104_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3107" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3108" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3110" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3111" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3112" from="223" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3113" from="223" to="224">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
<literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3114" from="223" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
<literal name="tmp_202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3116" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3117" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3118" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3119" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3120" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3121" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3122" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3123" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3124" from="232" to="233">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3125" from="232" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3127" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3128" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3131" from="235" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_21" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3132" from="235" to="237">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
<literal name="icmp_ln104_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3134" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3135" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3137" from="238" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3138" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3139" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3140" from="241" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3142" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3143" from="243" to="258">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3144" from="243" to="244">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3145" from="243" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3147" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3148" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3149" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3150" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3151" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3152" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3153" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3154" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3155" from="252" to="253">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3156" from="252" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3158" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3159" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3162" from="255" to="256">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_23" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3163" from="255" to="257">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
<literal name="icmp_ln104_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3165" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3166" from="257" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3168" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3169" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3170" from="260" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3172" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3173" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3174" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3175" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3176" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3177" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3178" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3179" from="268" to="269">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3180" from="268" to="274">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3182" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3183" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3184" from="271" to="272">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3187" from="272" to="273">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_25" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3188" from="272" to="274">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
<literal name="icmp_ln104_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3190" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3191" from="274" to="275">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3193" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3194" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3195" from="277" to="278">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3196" from="277" to="294">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3198" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3199" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3200" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3201" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3202" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3203" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3204" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3205" from="285" to="286">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3206" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3207" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3208" from="288" to="289">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3209" from="288" to="294">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3211" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3212" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3213" from="291" to="292">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3216" from="292" to="293">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_27" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3217" from="292" to="294">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
<literal name="icmp_ln104_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3219" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3220" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3222" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3223" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3224" from="297" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3227" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3228" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3229" from="300" to="301">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3230" from="300" to="302">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3232" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3233" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3234" from="303" to="304">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3235" from="303" to="315">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3237" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3238" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3239" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3240" from="307" to="308">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3241" from="308" to="309">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3242" from="308" to="315">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3244" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3245" from="310" to="311">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3246" from="310" to="313">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3248" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3249" from="312" to="313">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3250" from="312" to="315">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3251" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3252" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3253" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3255" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3256" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3257" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3258" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3259" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3260" from="321" to="322">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3261" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3262" from="323" to="324">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3263" from="323" to="330">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3265" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3266" from="325" to="326">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3267" from="325" to="328">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3269" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3270" from="327" to="328">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3271" from="327" to="330">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3272" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3273" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3274" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3276" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3277" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3278" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3279" from="334" to="335">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3280" from="334" to="342">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3282" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3283" from="336" to="337">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3284" from="336" to="339">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3286" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3287" from="338" to="339">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3288" from="338" to="342">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3289" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3290" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3291" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3292" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3293" from="343" to="344">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3294" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3295" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3296" from="346" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3297" from="347" to="348">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3299" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3300" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3301" from="350" to="347">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="12" op_0_bw="32">
<![CDATA[
codeRepl:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
codeRepl:1 %indvars_iv1787 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv1787"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
codeRepl:2 %i_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
codeRepl:3 %phi_ln54 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_ln54"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:4 %ref_tmp30_1_0_0910 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp30_1_0_0910"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:5 %ref_tmp30_1_1_0911 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp30_1_1_0911"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:6 %ref_tmp30_1_2_0912 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp30_1_2_0912"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:7 %eps_0_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_0_5"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:8 %eps_1_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_1_14"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:9 %eps_2_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_2_13"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:10 %den_norm_18581018 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den_norm_18581018"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:11 %den_norm_28591023 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den_norm_28591023"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:12 %eps_tmp_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_tmp_0_1"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:13 %eps_tmp_1_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_tmp_1_8"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:14 %eps_tmp_2_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="eps_tmp_2_6"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:15 %num_aux_0_01 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_0_01"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:16 %num_aux_1_03 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_1_03"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:17 %num_aux_2_05 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_2_05"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:18 %num_aux_0_1_07 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_0_1_07"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:19 %num_aux_1_1_08 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_1_1_08"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:20 %num_aux_2_1_09 = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_aux_2_1_09"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:21 %den_norm_1_0221 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den_norm_1_0221"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:22 %den_norm_2_0222 = alloca i32 1

]]></Node>
<StgValue><ssdm name="den_norm_2_0222"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:23 %ref_tmp53_1_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_0_0"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:24 %ref_tmp53_1_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_1_0"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:25 %ref_tmp53_1_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_2_0"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:26 %ref_tmp87_1_0_0232 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp87_1_0_0232"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:27 %ref_tmp87_1_1_0233 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp87_1_1_0233"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:28 %ref_tmp87_1_2_0234 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp87_1_2_0234"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:29 %ref_tmp95_1_0_0235 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp95_1_0_0235"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:30 %ref_tmp95_1_1_0236 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp95_1_1_0236"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:31 %ref_tmp95_1_2_0237 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ref_tmp95_1_2_0237"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:32 %b5_num_load_5972_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b5_num_load_5972_loc"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:33 %b5_num_load_6978_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b5_num_load_6978_loc"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:34 %b5_num_load_7984_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b5_num_load_7984_loc"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:35 %b5_num_load_5975_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b5_num_load_5975_loc"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:36 %b5_num_load_6981_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b5_num_load_6981_loc"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:37 %b5_num_load_7987_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b5_num_load_7987_loc"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:38 %idx_tmp_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_loc"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:39 %b8_num_load_4950_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_4950_loc"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:40 %b8_num_load_5956_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_5956_loc"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:41 %b8_num_load_6964_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_6964_loc"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:42 %b8_num_load_4953_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_4953_loc"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:43 %b8_num_load_5959_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_5959_loc"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:44 %b8_num_load_6967_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_6967_loc"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:45 %idx_tmp_25_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_25_loc"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:46 %b8_num_load_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_3_loc"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:47 %b8_num_load_5962_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_5962_loc"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:48 %b8_num_load_6970_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_6970_loc"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:49 %b8_num_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_0_2_loc"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:50 %b8_num_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_1_2_loc"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:51 %b8_num_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_2_2_loc"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:52 %num_aux_0_0883_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_aux_0_0883_loc"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:53 %num_aux_1169_0884_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_aux_1169_0884_loc"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:54 %num_aux_2170_0885_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_aux_2170_0885_loc"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:55 %b1503_num_2_0913_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1503_num_2_0913_loc"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:56 %b1503_num_1_0914_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1503_num_1_0914_loc"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:57 %b1503_num_0_0915_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1503_num_0_0915_loc"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:58 %b1500_num_0_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_0_7_loc"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:59 %b1500_num_1_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_1_7_loc"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:60 %b1500_num_2_7_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_2_7_loc"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:61 %b1500_num_0_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_0_4_loc"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:62 %b1500_num_1_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_1_4_loc"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:63 %b1500_num_2_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_2_4_loc"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:64 %idx_tmp_19_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_19_loc"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:65 %b1500_num_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_0_2_loc"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:66 %b1500_num_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_1_2_loc"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:67 %b1500_num_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_2_2_loc"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:68 %b1502_num_2_0916_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1502_num_2_0916_loc"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:69 %b1502_num_1_0917_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1502_num_1_0917_loc"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:70 %b1502_num_0_0918_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1502_num_0_0918_loc"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:71 %b1501_num_2_0919_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1501_num_2_0919_loc"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:72 %b1501_num_1_0920_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1501_num_1_0920_loc"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:73 %b1501_num_0_0921_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1501_num_0_0921_loc"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:74 %b1500_num_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_load_loc"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:75 %b1500_num_0_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_0_0_loc"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:76 %b1500_num_1_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_1_0_loc"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:77 %b1500_num_2_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1500_num_2_0_loc"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:78 %idx_tmp_51_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_51_loc"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:79 %idx_tmp_48_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_48_loc"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:80 %idx_tmp_45_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_45_loc"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:81 %idx_tmp_42_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_42_loc"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:82 %idx_tmp_39_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_39_loc"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:83 %den_norm_1851_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den_norm_1851_loc"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:84 %den_norm_2852_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den_norm_2852_loc"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:85 %den_norm_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den_norm_1_2_loc"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:86 %den_norm_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="den_norm_2_2_loc"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:87 %idx_tmp_36_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_36_loc"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:88 %idx_tmp_33_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_33_loc"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:89 %num_aux_0_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_aux_0_2_loc"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:90 %num_aux_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_aux_1_2_loc"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:91 %num_aux_2_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_aux_2_2_loc"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:92 %idx_tmp_30_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_30_loc"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:93 %num_aux_0_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_aux_0_1_2_loc"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:94 %num_aux_1_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_aux_1_1_2_loc"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:95 %num_aux_2_1_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="num_aux_2_1_2_loc"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="64">
<![CDATA[
codeRepl:96 %res_6_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_6_loc"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="64">
<![CDATA[
codeRepl:97 %res_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_4_loc"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:98 %res_num_load990_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load990_loc"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:99 %res_num_load_1996_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_1996_loc"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:100 %res_num_load_21002_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_21002_loc"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:101 %res_num_load993_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load993_loc"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:102 %res_num_load_1999_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_1999_loc"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:103 %res_num_load_21005_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_num_load_21005_loc"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:104 %idx_tmp_22_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="idx_tmp_22_loc"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="64">
<![CDATA[
codeRepl:105 %res_3_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_3_loc"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="64">
<![CDATA[
codeRepl:106 %res_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="res_loc"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:107 %b11_num_0_0907_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b11_num_0_0907_loc"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:108 %b11_num_1_0908_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b11_num_1_0908_loc"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:109 %b11_num_2_0909_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b11_num_2_0909_loc"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:110 %b10_num_0_0904_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b10_num_0_0904_loc"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:111 %b10_num_1_0905_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b10_num_1_0905_loc"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:112 %b10_num_2_0906_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b10_num_2_0906_loc"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:113 %b9_num_0_0901_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b9_num_0_0901_loc"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:114 %b9_num_1_0902_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b9_num_1_0902_loc"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:115 %b9_num_2_0903_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b9_num_2_0903_loc"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:116 %b8_num_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_loc"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:117 %b8_num_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_1_loc"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:118 %b8_num_load_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_load_2_loc"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:119 %b8_num_0_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_0_0_loc"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:120 %b8_num_1_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_1_0_loc"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:121 %b8_num_2_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b8_num_2_0_loc"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:122 %b7_num_0_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b7_num_0_0_loc"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:123 %b7_num_1_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b7_num_1_0_loc"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:124 %b7_num_2_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b7_num_2_0_loc"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:125 %b6_num_0_0898_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b6_num_0_0898_loc"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:126 %b6_num_1_0899_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b6_num_1_0899_loc"/></StgValue>
</operation>

<operation id="478" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:127 %b6_num_2_0900_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b6_num_2_0900_loc"/></StgValue>
</operation>

<operation id="479" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:128 %b5_num_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b5_num_load_loc"/></StgValue>
</operation>

<operation id="480" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:129 %b5_num_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b5_num_load_1_loc"/></StgValue>
</operation>

<operation id="481" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:130 %b5_num_load_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b5_num_load_2_loc"/></StgValue>
</operation>

<operation id="482" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:131 %b4_num_0_0895_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b4_num_0_0895_loc"/></StgValue>
</operation>

<operation id="483" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:132 %b4_num_1_0896_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b4_num_1_0896_loc"/></StgValue>
</operation>

<operation id="484" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:133 %b4_num_2_0897_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b4_num_2_0897_loc"/></StgValue>
</operation>

<operation id="485" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:134 %this_num_0_read_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_num_0_read_assign_loc"/></StgValue>
</operation>

<operation id="486" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:135 %this_num_1_read_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_num_1_read_assign_loc"/></StgValue>
</operation>

<operation id="487" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:136 %this_num_2_read_assign_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="this_num_2_read_assign_loc"/></StgValue>
</operation>

<operation id="488" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:137 %b2_num_0_0892_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b2_num_0_0892_loc"/></StgValue>
</operation>

<operation id="489" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:138 %b2_num_1_0893_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b2_num_1_0893_loc"/></StgValue>
</operation>

<operation id="490" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:139 %b2_num_2_0894_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b2_num_2_0894_loc"/></StgValue>
</operation>

<operation id="491" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:140 %b1_num_0_0889_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1_num_0_0889_loc"/></StgValue>
</operation>

<operation id="492" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:141 %b1_num_1_0890_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1_num_1_0890_loc"/></StgValue>
</operation>

<operation id="493" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:142 %b1_num_2_0891_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b1_num_2_0891_loc"/></StgValue>
</operation>

<operation id="494" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:143 %b0_num_0_0886_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b0_num_0_0886_loc"/></StgValue>
</operation>

<operation id="495" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:144 %b0_num_1_0887_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b0_num_1_0887_loc"/></StgValue>
</operation>

<operation id="496" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:145 %b0_num_2_0888_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="b0_num_2_0888_loc"/></StgValue>
</operation>

<operation id="497" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:148 %aux = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>

<operation id="498" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:149 %aux_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux_3"/></StgValue>
</operation>

<operation id="499" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:150 %aux_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="aux_4"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:151 %b_p = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_p"/></StgValue>
</operation>

<operation id="501" st_id="1" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:152 %b_num = alloca i64 1

]]></Node>
<StgValue><ssdm name="b_num"/></StgValue>
</operation>

<operation id="502" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:189 %r_p = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_p"/></StgValue>
</operation>

<operation id="503" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
codeRepl:190 %r_num = alloca i64 1

]]></Node>
<StgValue><ssdm name="r_num"/></StgValue>
</operation>

<operation id="504" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:224 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_1, i32 %b0_num_2_0888_loc, i32 %b0_num_1_0887_loc, i32 %b0_num_0_0886_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="505" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:228 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_125, i32 %b1_num_2_0891_loc, i32 %b1_num_1_0890_loc, i32 %b1_num_0_0889_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:232 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_126, i32 %b2_num_2_0894_loc, i32 %b2_num_1_0893_loc, i32 %b2_num_0_0892_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="507" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:236 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_127, i32 %this_num_2_read_assign_loc, i32 %this_num_1_read_assign_loc, i32 %this_num_0_read_assign_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="508" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:240 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_128, i32 %b4_num_2_0897_loc, i32 %b4_num_1_0896_loc, i32 %b4_num_0_0895_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="509" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:244 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_129, i32 %b5_num_load_2_loc, i32 %b5_num_load_1_loc, i32 %b5_num_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="510" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:248 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_130, i32 %b6_num_2_0900_loc, i32 %b6_num_1_0899_loc, i32 %b6_num_0_0898_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="511" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:252 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_131, i32 %b7_num_2_0_loc, i32 %b7_num_1_0_loc, i32 %b7_num_0_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="512" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
codeRepl:256 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_132, i32 %b8_num_2_0_loc, i32 %b8_num_1_0_loc, i32 %b8_num_0_0_loc, i32 %b8_num_load_2_loc, i32 %b8_num_load_1_loc, i32 %b8_num_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="513" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:263 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_133, i32 %b9_num_2_0903_loc, i32 %b9_num_1_0902_loc, i32 %b9_num_0_0901_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="514" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:267 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_134, i32 %b10_num_2_0906_loc, i32 %b10_num_1_0905_loc, i32 %b10_num_0_0904_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="515" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:271 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_135, i32 %b11_num_2_0909_loc, i32 %b11_num_1_0908_loc, i32 %b11_num_0_0907_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="516" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:275 %b_p_addr = getelementptr i32 %b_p, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_p_addr"/></StgValue>
</operation>

<operation id="517" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:276 %store_ln35 = store i32 2, i4 %b_p_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="518" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:280 %b_p_addr_1 = getelementptr i32 %b_p, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_p_addr_1"/></StgValue>
</operation>

<operation id="519" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:281 %store_ln35 = store i32 2, i4 %b_p_addr_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="520" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:335 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_45_1, i32 %r_num, i32 %r_p

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="521" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:336 %store_ln50 = store i8 212, i8 %phi_ln54

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="522" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:337 %store_ln50 = store i4 0, i4 %i_29

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="523" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
codeRepl:338 %store_ln50 = store i4 1, i4 %indvars_iv1787

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="524" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
codeRepl:339 %store_ln50 = store i12 0, i12 %idx

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="525" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:224 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_1, i32 %b0_num_2_0888_loc, i32 %b0_num_1_0887_loc, i32 %b0_num_0_0886_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:228 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_125, i32 %b1_num_2_0891_loc, i32 %b1_num_1_0890_loc, i32 %b1_num_0_0889_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:232 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_126, i32 %b2_num_2_0894_loc, i32 %b2_num_1_0893_loc, i32 %b2_num_0_0892_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:236 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_127, i32 %this_num_2_read_assign_loc, i32 %this_num_1_read_assign_loc, i32 %this_num_0_read_assign_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:240 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_128, i32 %b4_num_2_0897_loc, i32 %b4_num_1_0896_loc, i32 %b4_num_0_0895_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:244 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_129, i32 %b5_num_load_2_loc, i32 %b5_num_load_1_loc, i32 %b5_num_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:248 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_130, i32 %b6_num_2_0900_loc, i32 %b6_num_1_0899_loc, i32 %b6_num_0_0898_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:252 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_131, i32 %b7_num_2_0_loc, i32 %b7_num_1_0_loc, i32 %b7_num_0_0_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
codeRepl:256 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_132, i32 %b8_num_2_0_loc, i32 %b8_num_1_0_loc, i32 %b8_num_0_0_loc, i32 %b8_num_load_2_loc, i32 %b8_num_load_1_loc, i32 %b8_num_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:263 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_133, i32 %b9_num_2_0903_loc, i32 %b9_num_1_0902_loc, i32 %b9_num_0_0901_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:267 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_134, i32 %b10_num_2_0906_loc, i32 %b10_num_1_0905_loc, i32 %b10_num_0_0904_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
codeRepl:271 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_135, i32 %b11_num_2_0909_loc, i32 %b11_num_1_0908_loc, i32 %b11_num_0_0907_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:285 %b_p_addr_2 = getelementptr i32 %b_p, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_p_addr_2"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:286 %store_ln35 = store i32 1, i4 %b_p_addr_2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:290 %b_p_addr_3 = getelementptr i32 %b_p, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_p_addr_3"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:291 %store_ln35 = store i32 2, i4 %b_p_addr_3

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl:335 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_45_1, i32 %r_num, i32 %r_p

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="542" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:153 %b_num_addr = getelementptr i32 %b_num, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="b_num_addr"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:227 %b0_num_0_0886_loc_load = load i32 %b0_num_0_0886_loc

]]></Node>
<StgValue><ssdm name="b0_num_0_0886_loc_load"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:277 %store_ln35 = store i32 %b0_num_0_0886_loc_load, i6 %b_num_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:295 %b_p_addr_4 = getelementptr i32 %b_p, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_p_addr_4"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:296 %store_ln35 = store i32 2, i4 %b_p_addr_4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:300 %b_p_addr_5 = getelementptr i32 %b_p, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_p_addr_5"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:301 %store_ln35 = store i32 0, i4 %b_p_addr_5

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="549" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:154 %b_num_addr_1 = getelementptr i32 %b_num, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="b_num_addr_1"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:226 %b0_num_1_0887_loc_load = load i32 %b0_num_1_0887_loc

]]></Node>
<StgValue><ssdm name="b0_num_1_0887_loc_load"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:278 %store_ln35 = store i32 %b0_num_1_0887_loc_load, i6 %b_num_addr_1

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:305 %b_p_addr_6 = getelementptr i32 %b_p, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_p_addr_6"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:306 %store_ln35 = store i32 0, i4 %b_p_addr_6

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:310 %b_p_addr_7 = getelementptr i32 %b_p, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_p_addr_7"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:311 %store_ln35 = store i32 2, i4 %b_p_addr_7

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:155 %b_num_addr_2 = getelementptr i32 %b_num, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="b_num_addr_2"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:225 %b0_num_2_0888_loc_load = load i32 %b0_num_2_0888_loc

]]></Node>
<StgValue><ssdm name="b0_num_2_0888_loc_load"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:279 %store_ln35 = store i32 %b0_num_2_0888_loc_load, i6 %b_num_addr_2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:315 %b_p_addr_8 = getelementptr i32 %b_p, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_p_addr_8"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:316 %store_ln35 = store i32 1, i4 %b_p_addr_8

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:320 %b_p_addr_9 = getelementptr i32 %b_p, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_p_addr_9"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:321 %store_ln35 = store i32 1, i4 %b_p_addr_9

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:156 %b_num_addr_3 = getelementptr i32 %b_num, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="b_num_addr_3"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:231 %b1_num_0_0889_loc_load = load i32 %b1_num_0_0889_loc

]]></Node>
<StgValue><ssdm name="b1_num_0_0889_loc_load"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:282 %store_ln35 = store i32 %b1_num_0_0889_loc_load, i6 %b_num_addr_3

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:325 %b_p_addr_10 = getelementptr i32 %b_p, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="b_p_addr_10"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:326 %store_ln35 = store i32 0, i4 %b_p_addr_10

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:330 %b_p_addr_11 = getelementptr i32 %b_p, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="b_p_addr_11"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
codeRepl:331 %store_ln36 = store i32 0, i4 %b_p_addr_11

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="570" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:157 %b_num_addr_4 = getelementptr i32 %b_num, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="b_num_addr_4"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:230 %b1_num_1_0890_loc_load = load i32 %b1_num_1_0890_loc

]]></Node>
<StgValue><ssdm name="b1_num_1_0890_loc_load"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:283 %store_ln35 = store i32 %b1_num_1_0890_loc_load, i6 %b_num_addr_4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="573" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:158 %b_num_addr_5 = getelementptr i32 %b_num, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="b_num_addr_5"/></StgValue>
</operation>

<operation id="574" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:229 %b1_num_2_0891_loc_load = load i32 %b1_num_2_0891_loc

]]></Node>
<StgValue><ssdm name="b1_num_2_0891_loc_load"/></StgValue>
</operation>

<operation id="575" st_id="8" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:284 %store_ln35 = store i32 %b1_num_2_0891_loc_load, i6 %b_num_addr_5

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="576" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:159 %b_num_addr_6 = getelementptr i32 %b_num, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="b_num_addr_6"/></StgValue>
</operation>

<operation id="577" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:235 %b2_num_0_0892_loc_load = load i32 %b2_num_0_0892_loc

]]></Node>
<StgValue><ssdm name="b2_num_0_0892_loc_load"/></StgValue>
</operation>

<operation id="578" st_id="9" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:287 %store_ln35 = store i32 %b2_num_0_0892_loc_load, i6 %b_num_addr_6

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="579" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:160 %b_num_addr_7 = getelementptr i32 %b_num, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="b_num_addr_7"/></StgValue>
</operation>

<operation id="580" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:234 %b2_num_1_0893_loc_load = load i32 %b2_num_1_0893_loc

]]></Node>
<StgValue><ssdm name="b2_num_1_0893_loc_load"/></StgValue>
</operation>

<operation id="581" st_id="10" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:288 %store_ln35 = store i32 %b2_num_1_0893_loc_load, i6 %b_num_addr_7

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="582" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:161 %b_num_addr_8 = getelementptr i32 %b_num, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="b_num_addr_8"/></StgValue>
</operation>

<operation id="583" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:233 %b2_num_2_0894_loc_load = load i32 %b2_num_2_0894_loc

]]></Node>
<StgValue><ssdm name="b2_num_2_0894_loc_load"/></StgValue>
</operation>

<operation id="584" st_id="11" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:289 %store_ln35 = store i32 %b2_num_2_0894_loc_load, i6 %b_num_addr_8

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="585" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:162 %b_num_addr_9 = getelementptr i32 %b_num, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="b_num_addr_9"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:239 %this_num_0_read_assign_loc_load = load i32 %this_num_0_read_assign_loc

]]></Node>
<StgValue><ssdm name="this_num_0_read_assign_loc_load"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:292 %store_ln35 = store i32 %this_num_0_read_assign_loc_load, i6 %b_num_addr_9

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:163 %b_num_addr_10 = getelementptr i32 %b_num, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="b_num_addr_10"/></StgValue>
</operation>

<operation id="589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:238 %this_num_1_read_assign_loc_load = load i32 %this_num_1_read_assign_loc

]]></Node>
<StgValue><ssdm name="this_num_1_read_assign_loc_load"/></StgValue>
</operation>

<operation id="590" st_id="13" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:293 %store_ln35 = store i32 %this_num_1_read_assign_loc_load, i6 %b_num_addr_10

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="591" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:164 %b_num_addr_11 = getelementptr i32 %b_num, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="b_num_addr_11"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:237 %this_num_2_read_assign_loc_load = load i32 %this_num_2_read_assign_loc

]]></Node>
<StgValue><ssdm name="this_num_2_read_assign_loc_load"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:294 %store_ln35 = store i32 %this_num_2_read_assign_loc_load, i6 %b_num_addr_11

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="594" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:165 %b_num_addr_12 = getelementptr i32 %b_num, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="b_num_addr_12"/></StgValue>
</operation>

<operation id="595" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:243 %b4_num_0_0895_loc_load = load i32 %b4_num_0_0895_loc

]]></Node>
<StgValue><ssdm name="b4_num_0_0895_loc_load"/></StgValue>
</operation>

<operation id="596" st_id="15" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:297 %store_ln35 = store i32 %b4_num_0_0895_loc_load, i6 %b_num_addr_12

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="597" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:166 %b_num_addr_13 = getelementptr i32 %b_num, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="b_num_addr_13"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:242 %b4_num_1_0896_loc_load = load i32 %b4_num_1_0896_loc

]]></Node>
<StgValue><ssdm name="b4_num_1_0896_loc_load"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:298 %store_ln35 = store i32 %b4_num_1_0896_loc_load, i6 %b_num_addr_13

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="600" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:167 %b_num_addr_14 = getelementptr i32 %b_num, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="b_num_addr_14"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:241 %b4_num_2_0897_loc_load = load i32 %b4_num_2_0897_loc

]]></Node>
<StgValue><ssdm name="b4_num_2_0897_loc_load"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:299 %store_ln35 = store i32 %b4_num_2_0897_loc_load, i6 %b_num_addr_14

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="603" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:168 %b_num_addr_15 = getelementptr i32 %b_num, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="b_num_addr_15"/></StgValue>
</operation>

<operation id="604" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:247 %b5_num_load_9 = load i32 %b5_num_load_loc

]]></Node>
<StgValue><ssdm name="b5_num_load_9"/></StgValue>
</operation>

<operation id="605" st_id="18" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:302 %store_ln35 = store i32 %b5_num_load_9, i6 %b_num_addr_15

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="606" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:169 %b_num_addr_16 = getelementptr i32 %b_num, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="b_num_addr_16"/></StgValue>
</operation>

<operation id="607" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:246 %b5_num_load_8 = load i32 %b5_num_load_1_loc

]]></Node>
<StgValue><ssdm name="b5_num_load_8"/></StgValue>
</operation>

<operation id="608" st_id="19" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:303 %store_ln35 = store i32 %b5_num_load_8, i6 %b_num_addr_16

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="609" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:170 %b_num_addr_17 = getelementptr i32 %b_num, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="b_num_addr_17"/></StgValue>
</operation>

<operation id="610" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:245 %b5_num_load = load i32 %b5_num_load_2_loc

]]></Node>
<StgValue><ssdm name="b5_num_load"/></StgValue>
</operation>

<operation id="611" st_id="20" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:304 %store_ln35 = store i32 %b5_num_load, i6 %b_num_addr_17

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="612" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:171 %b_num_addr_18 = getelementptr i32 %b_num, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="b_num_addr_18"/></StgValue>
</operation>

<operation id="613" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:251 %b6_num_0_0898_loc_load = load i32 %b6_num_0_0898_loc

]]></Node>
<StgValue><ssdm name="b6_num_0_0898_loc_load"/></StgValue>
</operation>

<operation id="614" st_id="21" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:307 %store_ln35 = store i32 %b6_num_0_0898_loc_load, i6 %b_num_addr_18

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="615" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:172 %b_num_addr_19 = getelementptr i32 %b_num, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="b_num_addr_19"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:250 %b6_num_1_0899_loc_load = load i32 %b6_num_1_0899_loc

]]></Node>
<StgValue><ssdm name="b6_num_1_0899_loc_load"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:308 %store_ln35 = store i32 %b6_num_1_0899_loc_load, i6 %b_num_addr_19

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="618" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:173 %b_num_addr_20 = getelementptr i32 %b_num, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="b_num_addr_20"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:249 %b6_num_2_0900_loc_load = load i32 %b6_num_2_0900_loc

]]></Node>
<StgValue><ssdm name="b6_num_2_0900_loc_load"/></StgValue>
</operation>

<operation id="620" st_id="23" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:309 %store_ln35 = store i32 %b6_num_2_0900_loc_load, i6 %b_num_addr_20

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="621" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:174 %b_num_addr_21 = getelementptr i32 %b_num, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="b_num_addr_21"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:255 %b7_num_0_0_loc_load = load i32 %b7_num_0_0_loc

]]></Node>
<StgValue><ssdm name="b7_num_0_0_loc_load"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:312 %store_ln35 = store i32 %b7_num_0_0_loc_load, i6 %b_num_addr_21

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="624" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:175 %b_num_addr_22 = getelementptr i32 %b_num, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="b_num_addr_22"/></StgValue>
</operation>

<operation id="625" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:254 %b7_num_1_0_loc_load = load i32 %b7_num_1_0_loc

]]></Node>
<StgValue><ssdm name="b7_num_1_0_loc_load"/></StgValue>
</operation>

<operation id="626" st_id="25" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:313 %store_ln35 = store i32 %b7_num_1_0_loc_load, i6 %b_num_addr_22

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="627" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:176 %b_num_addr_23 = getelementptr i32 %b_num, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="b_num_addr_23"/></StgValue>
</operation>

<operation id="628" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:253 %b7_num_2_0_loc_load = load i32 %b7_num_2_0_loc

]]></Node>
<StgValue><ssdm name="b7_num_2_0_loc_load"/></StgValue>
</operation>

<operation id="629" st_id="26" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:314 %store_ln35 = store i32 %b7_num_2_0_loc_load, i6 %b_num_addr_23

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="630" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:177 %b_num_addr_24 = getelementptr i32 %b_num, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="b_num_addr_24"/></StgValue>
</operation>

<operation id="631" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:262 %b8_num_load_7 = load i32 %b8_num_load_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_7"/></StgValue>
</operation>

<operation id="632" st_id="27" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:317 %store_ln35 = store i32 %b8_num_load_7, i6 %b_num_addr_24

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:178 %b_num_addr_25 = getelementptr i32 %b_num, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="b_num_addr_25"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:261 %b8_num_load_3 = load i32 %b8_num_load_1_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_3"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:318 %store_ln35 = store i32 %b8_num_load_3, i6 %b_num_addr_25

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="636" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:179 %b_num_addr_26 = getelementptr i32 %b_num, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="b_num_addr_26"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:260 %b8_num_load = load i32 %b8_num_load_2_loc

]]></Node>
<StgValue><ssdm name="b8_num_load"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:319 %store_ln35 = store i32 %b8_num_load, i6 %b_num_addr_26

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="639" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:180 %b_num_addr_27 = getelementptr i32 %b_num, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="b_num_addr_27"/></StgValue>
</operation>

<operation id="640" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:266 %b9_num_0_0901_loc_load = load i32 %b9_num_0_0901_loc

]]></Node>
<StgValue><ssdm name="b9_num_0_0901_loc_load"/></StgValue>
</operation>

<operation id="641" st_id="30" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:322 %store_ln35 = store i32 %b9_num_0_0901_loc_load, i6 %b_num_addr_27

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="642" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:181 %b_num_addr_28 = getelementptr i32 %b_num, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="b_num_addr_28"/></StgValue>
</operation>

<operation id="643" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:265 %b9_num_1_0902_loc_load = load i32 %b9_num_1_0902_loc

]]></Node>
<StgValue><ssdm name="b9_num_1_0902_loc_load"/></StgValue>
</operation>

<operation id="644" st_id="31" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:323 %store_ln35 = store i32 %b9_num_1_0902_loc_load, i6 %b_num_addr_28

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="645" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:182 %b_num_addr_29 = getelementptr i32 %b_num, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="b_num_addr_29"/></StgValue>
</operation>

<operation id="646" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:264 %b9_num_2_0903_loc_load = load i32 %b9_num_2_0903_loc

]]></Node>
<StgValue><ssdm name="b9_num_2_0903_loc_load"/></StgValue>
</operation>

<operation id="647" st_id="32" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:324 %store_ln35 = store i32 %b9_num_2_0903_loc_load, i6 %b_num_addr_29

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="648" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:183 %b_num_addr_30 = getelementptr i32 %b_num, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="b_num_addr_30"/></StgValue>
</operation>

<operation id="649" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:270 %b10_num_0_0904_loc_load = load i32 %b10_num_0_0904_loc

]]></Node>
<StgValue><ssdm name="b10_num_0_0904_loc_load"/></StgValue>
</operation>

<operation id="650" st_id="33" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:327 %store_ln35 = store i32 %b10_num_0_0904_loc_load, i6 %b_num_addr_30

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="651" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:184 %b_num_addr_31 = getelementptr i32 %b_num, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="b_num_addr_31"/></StgValue>
</operation>

<operation id="652" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:269 %b10_num_1_0905_loc_load = load i32 %b10_num_1_0905_loc

]]></Node>
<StgValue><ssdm name="b10_num_1_0905_loc_load"/></StgValue>
</operation>

<operation id="653" st_id="34" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:328 %store_ln35 = store i32 %b10_num_1_0905_loc_load, i6 %b_num_addr_31

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="654" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:185 %b_num_addr_32 = getelementptr i32 %b_num, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="b_num_addr_32"/></StgValue>
</operation>

<operation id="655" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:268 %b10_num_2_0906_loc_load = load i32 %b10_num_2_0906_loc

]]></Node>
<StgValue><ssdm name="b10_num_2_0906_loc_load"/></StgValue>
</operation>

<operation id="656" st_id="35" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:329 %store_ln35 = store i32 %b10_num_2_0906_loc_load, i6 %b_num_addr_32

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="657" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:186 %b_num_addr_33 = getelementptr i32 %b_num, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="b_num_addr_33"/></StgValue>
</operation>

<operation id="658" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:274 %b11_num_0_0907_loc_load = load i32 %b11_num_0_0907_loc

]]></Node>
<StgValue><ssdm name="b11_num_0_0907_loc_load"/></StgValue>
</operation>

<operation id="659" st_id="36" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:332 %store_ln36 = store i32 %b11_num_0_0907_loc_load, i6 %b_num_addr_33

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="660" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:187 %b_num_addr_34 = getelementptr i32 %b_num, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="b_num_addr_34"/></StgValue>
</operation>

<operation id="661" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:273 %b11_num_1_0908_loc_load = load i32 %b11_num_1_0908_loc

]]></Node>
<StgValue><ssdm name="b11_num_1_0908_loc_load"/></StgValue>
</operation>

<operation id="662" st_id="37" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:333 %store_ln36 = store i32 %b11_num_1_0908_loc_load, i6 %b_num_addr_34

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="663" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:146 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="664" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:147 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_21

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="665" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:188 %b_num_addr_35 = getelementptr i32 %b_num, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="b_num_addr_35"/></StgValue>
</operation>

<operation id="666" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:191 %r_num_addr = getelementptr i32 %r_num, i64 0, i64 3525

]]></Node>
<StgValue><ssdm name="r_num_addr"/></StgValue>
</operation>

<operation id="667" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:192 %r_num_addr_21 = getelementptr i32 %r_num, i64 0, i64 3526

]]></Node>
<StgValue><ssdm name="r_num_addr_21"/></StgValue>
</operation>

<operation id="668" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:193 %r_num_addr_22 = getelementptr i32 %r_num, i64 0, i64 3527

]]></Node>
<StgValue><ssdm name="r_num_addr_22"/></StgValue>
</operation>

<operation id="669" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:194 %r_num_addr_23 = getelementptr i32 %r_num, i64 0, i64 3528

]]></Node>
<StgValue><ssdm name="r_num_addr_23"/></StgValue>
</operation>

<operation id="670" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:195 %r_num_addr_36 = getelementptr i32 %r_num, i64 0, i64 3529

]]></Node>
<StgValue><ssdm name="r_num_addr_36"/></StgValue>
</operation>

<operation id="671" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:196 %r_num_addr_37 = getelementptr i32 %r_num, i64 0, i64 3530

]]></Node>
<StgValue><ssdm name="r_num_addr_37"/></StgValue>
</operation>

<operation id="672" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:197 %r_num_addr_38 = getelementptr i32 %r_num, i64 0, i64 3531

]]></Node>
<StgValue><ssdm name="r_num_addr_38"/></StgValue>
</operation>

<operation id="673" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:198 %r_num_addr_39 = getelementptr i32 %r_num, i64 0, i64 3532

]]></Node>
<StgValue><ssdm name="r_num_addr_39"/></StgValue>
</operation>

<operation id="674" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:199 %r_num_addr_40 = getelementptr i32 %r_num, i64 0, i64 3533

]]></Node>
<StgValue><ssdm name="r_num_addr_40"/></StgValue>
</operation>

<operation id="675" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:200 %r_num_addr_41 = getelementptr i32 %r_num, i64 0, i64 3534

]]></Node>
<StgValue><ssdm name="r_num_addr_41"/></StgValue>
</operation>

<operation id="676" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:201 %r_num_addr_42 = getelementptr i32 %r_num, i64 0, i64 3535

]]></Node>
<StgValue><ssdm name="r_num_addr_42"/></StgValue>
</operation>

<operation id="677" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:202 %r_num_addr_43 = getelementptr i32 %r_num, i64 0, i64 3536

]]></Node>
<StgValue><ssdm name="r_num_addr_43"/></StgValue>
</operation>

<operation id="678" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:203 %r_num_addr_44 = getelementptr i32 %r_num, i64 0, i64 3537

]]></Node>
<StgValue><ssdm name="r_num_addr_44"/></StgValue>
</operation>

<operation id="679" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:204 %r_num_addr_45 = getelementptr i32 %r_num, i64 0, i64 3538

]]></Node>
<StgValue><ssdm name="r_num_addr_45"/></StgValue>
</operation>

<operation id="680" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:205 %r_num_addr_46 = getelementptr i32 %r_num, i64 0, i64 3539

]]></Node>
<StgValue><ssdm name="r_num_addr_46"/></StgValue>
</operation>

<operation id="681" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:206 %r_num_addr_47 = getelementptr i32 %r_num, i64 0, i64 3540

]]></Node>
<StgValue><ssdm name="r_num_addr_47"/></StgValue>
</operation>

<operation id="682" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:207 %r_num_addr_48 = getelementptr i32 %r_num, i64 0, i64 3541

]]></Node>
<StgValue><ssdm name="r_num_addr_48"/></StgValue>
</operation>

<operation id="683" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:208 %r_num_addr_49 = getelementptr i32 %r_num, i64 0, i64 3542

]]></Node>
<StgValue><ssdm name="r_num_addr_49"/></StgValue>
</operation>

<operation id="684" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:209 %r_num_addr_50 = getelementptr i32 %r_num, i64 0, i64 3543

]]></Node>
<StgValue><ssdm name="r_num_addr_50"/></StgValue>
</operation>

<operation id="685" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:210 %r_num_addr_66 = getelementptr i32 %r_num, i64 0, i64 3544

]]></Node>
<StgValue><ssdm name="r_num_addr_66"/></StgValue>
</operation>

<operation id="686" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:211 %r_num_addr_67 = getelementptr i32 %r_num, i64 0, i64 3545

]]></Node>
<StgValue><ssdm name="r_num_addr_67"/></StgValue>
</operation>

<operation id="687" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:212 %r_num_addr_68 = getelementptr i32 %r_num, i64 0, i64 3546

]]></Node>
<StgValue><ssdm name="r_num_addr_68"/></StgValue>
</operation>

<operation id="688" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:213 %r_num_addr_69 = getelementptr i32 %r_num, i64 0, i64 3547

]]></Node>
<StgValue><ssdm name="r_num_addr_69"/></StgValue>
</operation>

<operation id="689" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:214 %r_num_addr_70 = getelementptr i32 %r_num, i64 0, i64 3548

]]></Node>
<StgValue><ssdm name="r_num_addr_70"/></StgValue>
</operation>

<operation id="690" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:215 %r_num_addr_71 = getelementptr i32 %r_num, i64 0, i64 3549

]]></Node>
<StgValue><ssdm name="r_num_addr_71"/></StgValue>
</operation>

<operation id="691" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:216 %r_num_addr_72 = getelementptr i32 %r_num, i64 0, i64 3550

]]></Node>
<StgValue><ssdm name="r_num_addr_72"/></StgValue>
</operation>

<operation id="692" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:217 %r_num_addr_73 = getelementptr i32 %r_num, i64 0, i64 3551

]]></Node>
<StgValue><ssdm name="r_num_addr_73"/></StgValue>
</operation>

<operation id="693" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:218 %r_num_addr_74 = getelementptr i32 %r_num, i64 0, i64 3552

]]></Node>
<StgValue><ssdm name="r_num_addr_74"/></StgValue>
</operation>

<operation id="694" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:219 %r_num_addr_75 = getelementptr i32 %r_num, i64 0, i64 3553

]]></Node>
<StgValue><ssdm name="r_num_addr_75"/></StgValue>
</operation>

<operation id="695" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:220 %r_num_addr_76 = getelementptr i32 %r_num, i64 0, i64 3554

]]></Node>
<StgValue><ssdm name="r_num_addr_76"/></StgValue>
</operation>

<operation id="696" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:221 %r_num_addr_77 = getelementptr i32 %r_num, i64 0, i64 3555

]]></Node>
<StgValue><ssdm name="r_num_addr_77"/></StgValue>
</operation>

<operation id="697" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:222 %r_num_addr_78 = getelementptr i32 %r_num, i64 0, i64 3556

]]></Node>
<StgValue><ssdm name="r_num_addr_78"/></StgValue>
</operation>

<operation id="698" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:223 %r_num_addr_79 = getelementptr i32 %r_num, i64 0, i64 3557

]]></Node>
<StgValue><ssdm name="r_num_addr_79"/></StgValue>
</operation>

<operation id="699" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:257 %b8_num_2_0_loc_load = load i32 %b8_num_2_0_loc

]]></Node>
<StgValue><ssdm name="b8_num_2_0_loc_load"/></StgValue>
</operation>

<operation id="700" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:258 %b8_num_1_0_loc_load = load i32 %b8_num_1_0_loc

]]></Node>
<StgValue><ssdm name="b8_num_1_0_loc_load"/></StgValue>
</operation>

<operation id="701" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:259 %b8_num_0_0_loc_load = load i32 %b8_num_0_0_loc

]]></Node>
<StgValue><ssdm name="b8_num_0_0_loc_load"/></StgValue>
</operation>

<operation id="702" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
codeRepl:272 %b11_num_2_0909_loc_load = load i32 %b11_num_2_0909_loc

]]></Node>
<StgValue><ssdm name="b11_num_2_0909_loc_load"/></StgValue>
</operation>

<operation id="703" st_id="38" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
codeRepl:334 %store_ln36 = store i32 %b11_num_2_0909_loc_load, i6 %b_num_addr_35

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="704" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:340 %br_ln50 = br void %.preheader1043

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="705" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader1043:0 %i = load i4 %i_29

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="706" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1043:1 %icmp_ln50 = icmp_eq  i4 %i, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="707" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1043:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="708" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1043:3 %add_ln54 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="709" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1043:4 %br_ln50 = br i1 %icmp_ln50, void %.split149_ifconv, void %memcpy-split18.preheader

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="710" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="4">
<![CDATA[
.split149_ifconv:7 %zext_ln542 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln542"/></StgValue>
</operation>

<operation id="711" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.split149_ifconv:8 %tmp_147 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i, i2 0

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="712" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split149_ifconv:9 %sub_ln542 = sub i6 %tmp_147, i6 %zext_ln542

]]></Node>
<StgValue><ssdm name="sub_ln542"/></StgValue>
</operation>

<operation id="713" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="6">
<![CDATA[
.split149_ifconv:10 %zext_ln542_1 = zext i6 %sub_ln542

]]></Node>
<StgValue><ssdm name="zext_ln542_1"/></StgValue>
</operation>

<operation id="714" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:11 %b_num_addr_36 = getelementptr i32 %b_num, i64 0, i64 %zext_ln542_1

]]></Node>
<StgValue><ssdm name="b_num_addr_36"/></StgValue>
</operation>

<operation id="715" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split149_ifconv:12 %add_ln155 = add i6 %sub_ln542, i6 1

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="716" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="6">
<![CDATA[
.split149_ifconv:13 %zext_ln155 = zext i6 %add_ln155

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="717" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:14 %b_num_addr_37 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="b_num_addr_37"/></StgValue>
</operation>

<operation id="718" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split149_ifconv:15 %add_ln155_1 = add i6 %sub_ln542, i6 2

]]></Node>
<StgValue><ssdm name="add_ln155_1"/></StgValue>
</operation>

<operation id="719" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="6">
<![CDATA[
.split149_ifconv:16 %zext_ln155_1 = zext i6 %add_ln155_1

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="720" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:17 %b_num_addr_38 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="b_num_addr_38"/></StgValue>
</operation>

<operation id="721" st_id="39" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="6">
<![CDATA[
.split149_ifconv:21 %b_num_load = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load"/></StgValue>
</operation>

<operation id="722" st_id="39" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
.split149_ifconv:31 %b_num_load_1 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_1"/></StgValue>
</operation>

<operation id="723" st_id="39" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
.split149_ifconv:32 %b_num_load_2 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_2"/></StgValue>
</operation>

<operation id="724" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
memcpy-split18.preheader:0 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_163, i32 %b1500_num_2_0_loc, i32 %b1500_num_1_0_loc, i32 %b1500_num_0_0_loc, i32 %b1500_num_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="725" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split18.preheader:5 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_164, i32 %b1501_num_0_0921_loc, i32 %b1501_num_1_0920_loc, i32 %b1501_num_2_0919_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="726" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split18.preheader:9 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_165, i32 %b1502_num_0_0918_loc, i32 %b1502_num_1_0917_loc, i32 %b1502_num_2_0916_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="727" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="4">
<![CDATA[
.split149_ifconv:6 %zext_ln50_1 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="728" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:20 %b_p_addr_12 = getelementptr i32 %b_p, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="b_p_addr_12"/></StgValue>
</operation>

<operation id="729" st_id="40" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="6">
<![CDATA[
.split149_ifconv:21 %b_num_load = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load"/></StgValue>
</operation>

<operation id="730" st_id="40" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:28 %tmp_127 = fcmp_oge  i32 %b_num_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="731" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="4">
<![CDATA[
.split149_ifconv:30 %b_p_1 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_1"/></StgValue>
</operation>

<operation id="732" st_id="40" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="6">
<![CDATA[
.split149_ifconv:31 %b_num_load_1 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_1"/></StgValue>
</operation>

<operation id="733" st_id="40" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="6">
<![CDATA[
.split149_ifconv:32 %b_num_load_2 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="734" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.split149_ifconv:0 %idx_load = load i12 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="735" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:2 %ref_tmp30_1_0_0910_load = load i32 %ref_tmp30_1_0_0910

]]></Node>
<StgValue><ssdm name="ref_tmp30_1_0_0910_load"/></StgValue>
</operation>

<operation id="736" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:3 %ref_tmp30_1_1_0911_load = load i32 %ref_tmp30_1_1_0911

]]></Node>
<StgValue><ssdm name="ref_tmp30_1_1_0911_load"/></StgValue>
</operation>

<operation id="737" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:4 %ref_tmp30_1_2_0912_load = load i32 %ref_tmp30_1_2_0912

]]></Node>
<StgValue><ssdm name="ref_tmp30_1_2_0912_load"/></StgValue>
</operation>

<operation id="738" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="12">
<![CDATA[
.split149_ifconv:18 %trunc_ln50 = trunc i12 %idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="739" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:22 %bitcast_ln542 = bitcast i32 %b_num_load

]]></Node>
<StgValue><ssdm name="bitcast_ln542"/></StgValue>
</operation>

<operation id="740" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split149_ifconv:23 %tmp_126 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln542, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="741" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="23" op_0_bw="32">
<![CDATA[
.split149_ifconv:24 %trunc_ln542 = trunc i32 %bitcast_ln542

]]></Node>
<StgValue><ssdm name="trunc_ln542"/></StgValue>
</operation>

<operation id="742" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split149_ifconv:25 %icmp_ln542 = icmp_ne  i8 %tmp_126, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln542"/></StgValue>
</operation>

<operation id="743" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split149_ifconv:26 %icmp_ln542_1 = icmp_eq  i23 %trunc_ln542, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln542_1"/></StgValue>
</operation>

<operation id="744" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:27 %or_ln542 = or i1 %icmp_ln542_1, i1 %icmp_ln542

]]></Node>
<StgValue><ssdm name="or_ln542"/></StgValue>
</operation>

<operation id="745" st_id="41" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:28 %tmp_127 = fcmp_oge  i32 %b_num_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="746" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split149_ifconv:29 %and_ln542 = and i1 %or_ln542, i1 %tmp_127

]]></Node>
<StgValue><ssdm name="and_ln542"/></StgValue>
</operation>

<operation id="747" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="4">
<![CDATA[
.split149_ifconv:30 %b_p_1 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_1"/></StgValue>
</operation>

<operation id="748" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:33 %xor_ln159 = xor i32 %bitcast_ln542, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159"/></StgValue>
</operation>

<operation id="749" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:34 %tmp_219 = bitcast i32 %xor_ln159

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="750" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:35 %bitcast_ln159 = bitcast i32 %b_num_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln159"/></StgValue>
</operation>

<operation id="751" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:36 %xor_ln159_1 = xor i32 %bitcast_ln159, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_1"/></StgValue>
</operation>

<operation id="752" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:37 %tmp_220 = bitcast i32 %xor_ln159_1

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="753" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:42 %select_ln542_1 = select i1 %and_ln542, i32 %b_num_load_1, i32 %tmp_220

]]></Node>
<StgValue><ssdm name="select_ln542_1"/></StgValue>
</operation>

<operation id="754" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:43 %select_ln542_2 = select i1 %and_ln542, i32 %b_num_load, i32 %tmp_219

]]></Node>
<StgValue><ssdm name="select_ln542_2"/></StgValue>
</operation>

<operation id="755" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="12">
<![CDATA[
.split149_ifconv:45 %zext_ln51 = zext i12 %idx_load

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="756" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="12">
<![CDATA[
.split149_ifconv:46 %zext_ln51_1 = zext i12 %idx_load

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="757" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split149_ifconv:47 %tmp_150_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln50, i2 0

]]></Node>
<StgValue><ssdm name="tmp_150_cast"/></StgValue>
</operation>

<operation id="758" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split149_ifconv:48 %sub_ln51 = sub i13 %tmp_150_cast, i13 %zext_ln51_1

]]></Node>
<StgValue><ssdm name="sub_ln51"/></StgValue>
</operation>

<operation id="759" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="13">
<![CDATA[
.split149_ifconv:49 %zext_ln51_2 = zext i13 %sub_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="760" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:50 %r_num_addr_3 = getelementptr i32 %r_num, i64 0, i64 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="r_num_addr_3"/></StgValue>
</operation>

<operation id="761" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split149_ifconv:51 %add_ln51 = add i13 %sub_ln51, i13 1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="762" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="13">
<![CDATA[
.split149_ifconv:52 %zext_ln51_3 = zext i13 %add_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="763" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:53 %r_num_addr_4 = getelementptr i32 %r_num, i64 0, i64 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="r_num_addr_4"/></StgValue>
</operation>

<operation id="764" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:57 %r_p_addr = getelementptr i32 %r_p, i64 0, i64 %zext_ln51

]]></Node>
<StgValue><ssdm name="r_p_addr"/></StgValue>
</operation>

<operation id="765" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split149_ifconv:58 %store_ln51 = store i32 %b_p_1, i12 %r_p_addr

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="766" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split149_ifconv:59 %store_ln51 = store i32 %select_ln542_2, i13 %r_num_addr_3

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="767" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split149_ifconv:60 %store_ln51 = store i32 %select_ln542_1, i13 %r_num_addr_4

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="768" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split149_ifconv:62 %sqrt_ret = call i128 @sqrt, i32 %ref_tmp30_1_0_0910_load, i32 %ref_tmp30_1_1_0911_load, i32 %ref_tmp30_1_2_0912_load, i32 %b_p_1, i32 %b_num, i4 %i

]]></Node>
<StgValue><ssdm name="sqrt_ret"/></StgValue>
</operation>

<operation id="769" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split149_ifconv:67 %idx_138 = add i12 %idx_load, i12 2

]]></Node>
<StgValue><ssdm name="idx_138"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="770" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:38 %bitcast_ln159_2 = bitcast i32 %b_num_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln159_2"/></StgValue>
</operation>

<operation id="771" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split149_ifconv:39 %xor_ln159_2 = xor i32 %bitcast_ln159_2, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_2"/></StgValue>
</operation>

<operation id="772" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln542" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32">
<![CDATA[
.split149_ifconv:40 %tmp = bitcast i32 %xor_ln159_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="773" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split149_ifconv:41 %select_ln542 = select i1 %and_ln542, i32 %b_num_load_2, i32 %tmp

]]></Node>
<StgValue><ssdm name="select_ln542"/></StgValue>
</operation>

<operation id="774" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split149_ifconv:44 %idx_137 = add i11 %trunc_ln50, i11 1

]]></Node>
<StgValue><ssdm name="idx_137"/></StgValue>
</operation>

<operation id="775" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split149_ifconv:54 %add_ln51_1 = add i13 %sub_ln51, i13 2

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="776" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="13">
<![CDATA[
.split149_ifconv:55 %zext_ln51_4 = zext i13 %add_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="777" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:56 %r_num_addr_5 = getelementptr i32 %r_num, i64 0, i64 %zext_ln51_4

]]></Node>
<StgValue><ssdm name="r_num_addr_5"/></StgValue>
</operation>

<operation id="778" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split149_ifconv:61 %store_ln51 = store i32 %select_ln542, i13 %r_num_addr_5

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="779" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.split149_ifconv:62 %sqrt_ret = call i128 @sqrt, i32 %ref_tmp30_1_0_0910_load, i32 %ref_tmp30_1_1_0911_load, i32 %ref_tmp30_1_2_0912_load, i32 %b_p_1, i32 %b_num, i4 %i

]]></Node>
<StgValue><ssdm name="sqrt_ret"/></StgValue>
</operation>

<operation id="780" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="128">
<![CDATA[
.split149_ifconv:63 %tmp_s = extractvalue i128 %sqrt_ret

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="781" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="128">
<![CDATA[
.split149_ifconv:64 %ref_tmp30_1 = extractvalue i128 %sqrt_ret

]]></Node>
<StgValue><ssdm name="ref_tmp30_1"/></StgValue>
</operation>

<operation id="782" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="128">
<![CDATA[
.split149_ifconv:65 %ref_tmp30_1_1 = extractvalue i128 %sqrt_ret

]]></Node>
<StgValue><ssdm name="ref_tmp30_1_1"/></StgValue>
</operation>

<operation id="783" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="128">
<![CDATA[
.split149_ifconv:66 %ref_tmp30_1_2 = extractvalue i128 %sqrt_ret

]]></Node>
<StgValue><ssdm name="ref_tmp30_1_2"/></StgValue>
</operation>

<operation id="784" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="11">
<![CDATA[
.split149_ifconv:69 %zext_ln52 = zext i11 %idx_137

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="785" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="13" op_0_bw="11">
<![CDATA[
.split149_ifconv:70 %zext_ln52_1 = zext i11 %idx_137

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="786" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split149_ifconv:71 %tmp_148 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %idx_137, i2 0

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="787" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split149_ifconv:72 %sub_ln52 = sub i13 %tmp_148, i13 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="sub_ln52"/></StgValue>
</operation>

<operation id="788" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="13">
<![CDATA[
.split149_ifconv:73 %zext_ln52_2 = zext i13 %sub_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="789" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:74 %r_num_addr_6 = getelementptr i32 %r_num, i64 0, i64 %zext_ln52_2

]]></Node>
<StgValue><ssdm name="r_num_addr_6"/></StgValue>
</operation>

<operation id="790" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:81 %r_p_addr_1 = getelementptr i32 %r_p, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="r_p_addr_1"/></StgValue>
</operation>

<operation id="791" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split149_ifconv:82 %store_ln52 = store i32 %tmp_s, i12 %r_p_addr_1

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="792" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split149_ifconv:83 %store_ln52 = store i32 %ref_tmp30_1, i13 %r_num_addr_6

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="793" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.split149_ifconv:1 %indvars_iv1787_load_1 = load i4 %indvars_iv1787

]]></Node>
<StgValue><ssdm name="indvars_iv1787_load_1"/></StgValue>
</operation>

<operation id="794" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="4">
<![CDATA[
.split149_ifconv:5 %zext_ln50 = zext i4 %indvars_iv1787_load_1

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="795" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split149_ifconv:19 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="796" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="12">
<![CDATA[
.split149_ifconv:68 %zext_ln48 = zext i12 %idx_138

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="797" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split149_ifconv:75 %add_ln52 = add i13 %sub_ln52, i13 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="798" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="13">
<![CDATA[
.split149_ifconv:76 %zext_ln52_3 = zext i13 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="799" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:77 %r_num_addr_7 = getelementptr i32 %r_num, i64 0, i64 %zext_ln52_3

]]></Node>
<StgValue><ssdm name="r_num_addr_7"/></StgValue>
</operation>

<operation id="800" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split149_ifconv:78 %add_ln52_1 = add i13 %sub_ln52, i13 2

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="801" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="13">
<![CDATA[
.split149_ifconv:79 %zext_ln52_4 = zext i13 %add_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="802" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split149_ifconv:80 %r_num_addr_8 = getelementptr i32 %r_num, i64 0, i64 %zext_ln52_4

]]></Node>
<StgValue><ssdm name="r_num_addr_8"/></StgValue>
</operation>

<operation id="803" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split149_ifconv:84 %store_ln52 = store i32 %ref_tmp30_1_1, i13 %r_num_addr_7

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="804" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split149_ifconv:85 %store_ln52 = store i32 %ref_tmp30_1_2, i13 %r_num_addr_8

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="805" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0">
<![CDATA[
.split149_ifconv:86 %br_ln54 = br void

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="806" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %j = phi i64 %zext_ln50, void %.split149_ifconv, i64 %add_ln712, void %_ZN3BandVEf.exit

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="807" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_71 = phi i32 %b_num_load_2, void %.split149_ifconv, i32 %b_num_load_56, void %_ZN3BandVEf.exit

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="808" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %empty_72 = phi i32 %b_num_load_1, void %.split149_ifconv, i32 %b_num_load_55, void %_ZN3BandVEf.exit

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="809" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %empty_73 = phi i32 %b_num_load, void %.split149_ifconv, i32 %b_num_load_54, void %_ZN3BandVEf.exit

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="810" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %idx_14 = phi i32 %zext_ln48, void %.split149_ifconv, i32 %idx_164, void %_ZN3BandVEf.exit

]]></Node>
<StgValue><ssdm name="idx_14"/></StgValue>
</operation>

<operation id="811" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="64">
<![CDATA[
:5 %trunc_ln155 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="812" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="64">
<![CDATA[
:6 %trunc_ln155_1 = trunc i64 %j

]]></Node>
<StgValue><ssdm name="trunc_ln155_1"/></StgValue>
</operation>

<operation id="813" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
:7 %p_shl_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln155_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="814" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:8 %sub_ln155 = sub i6 %p_shl_cast, i6 %trunc_ln155

]]></Node>
<StgValue><ssdm name="sub_ln155"/></StgValue>
</operation>

<operation id="815" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="6">
<![CDATA[
:9 %zext_ln155_2 = zext i6 %sub_ln155

]]></Node>
<StgValue><ssdm name="zext_ln155_2"/></StgValue>
</operation>

<operation id="816" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %b_num_addr_39 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155_2

]]></Node>
<StgValue><ssdm name="b_num_addr_39"/></StgValue>
</operation>

<operation id="817" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11 %add_ln155_2 = add i6 %sub_ln155, i6 1

]]></Node>
<StgValue><ssdm name="add_ln155_2"/></StgValue>
</operation>

<operation id="818" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="6">
<![CDATA[
:12 %zext_ln155_3 = zext i6 %add_ln155_2

]]></Node>
<StgValue><ssdm name="zext_ln155_3"/></StgValue>
</operation>

<operation id="819" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %b_num_addr_40 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155_3

]]></Node>
<StgValue><ssdm name="b_num_addr_40"/></StgValue>
</operation>

<operation id="820" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:14 %add_ln155_3 = add i6 %sub_ln155, i6 2

]]></Node>
<StgValue><ssdm name="add_ln155_3"/></StgValue>
</operation>

<operation id="821" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="6">
<![CDATA[
:15 %zext_ln155_4 = zext i6 %add_ln155_3

]]></Node>
<StgValue><ssdm name="zext_ln155_4"/></StgValue>
</operation>

<operation id="822" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %b_num_addr_41 = getelementptr i32 %b_num, i64 0, i64 %zext_ln155_4

]]></Node>
<StgValue><ssdm name="b_num_addr_41"/></StgValue>
</operation>

<operation id="823" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:17 %icmp_ln54 = icmp_eq  i64 %j, i64 11

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="824" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:18 %empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 10, i64 0

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="825" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln54 = br i1 %icmp_ln54, void %.split147, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="826" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147:2 %b_p_addr_13 = getelementptr i32 %b_p, i64 0, i64 %j

]]></Node>
<StgValue><ssdm name="b_p_addr_13"/></StgValue>
</operation>

<operation id="827" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="4">
<![CDATA[
.split147:3 %res_p = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="res_p"/></StgValue>
</operation>

<operation id="828" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="4">
<![CDATA[
.split147:4 %b_p_2 = load i4 %b_p_addr_13

]]></Node>
<StgValue><ssdm name="b_p_2"/></StgValue>
</operation>

<operation id="829" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %idx_load_1 = load i12 %idx

]]></Node>
<StgValue><ssdm name="idx_load_1"/></StgValue>
</operation>

<operation id="830" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %indvars_iv1787_load = load i4 %indvars_iv1787

]]></Node>
<StgValue><ssdm name="indvars_iv1787_load"/></StgValue>
</operation>

<operation id="831" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:2 %phi_ln54_load = load i8 %phi_ln54

]]></Node>
<StgValue><ssdm name="phi_ln54_load"/></StgValue>
</operation>

<operation id="832" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="12" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:3 %zext_ln54 = zext i8 %phi_ln54_load

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="833" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit:4 %idx_139 = add i12 %zext_ln54, i12 %idx_load_1

]]></Node>
<StgValue><ssdm name="idx_139"/></StgValue>
</operation>

<operation id="834" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.loopexit:5 %add_ln50 = add i4 %indvars_iv1787_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="835" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit:6 %add_ln50_1 = add i8 %phi_ln54_load, i8 235

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="836" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:7 %store_ln52 = store i32 %ref_tmp30_1_2, i32 %ref_tmp30_1_2_0912

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="837" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:8 %store_ln52 = store i32 %ref_tmp30_1_1, i32 %ref_tmp30_1_1_0911

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="838" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:9 %store_ln52 = store i32 %ref_tmp30_1, i32 %ref_tmp30_1_0_0910

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="839" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:10 %store_ln50 = store i8 %add_ln50_1, i8 %phi_ln54

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="840" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:11 %store_ln54 = store i4 %add_ln54, i4 %i_29

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="841" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge.loopexit:12 %store_ln50 = store i4 %add_ln50, i4 %indvars_iv1787

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="842" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge.loopexit:13 %store_ln54 = store i12 %idx_139, i12 %idx

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="843" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:14 %br_ln0 = br void %.preheader1043

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="844" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="4">
<![CDATA[
.split147:3 %res_p = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="res_p"/></StgValue>
</operation>

<operation id="845" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="4">
<![CDATA[
.split147:4 %b_p_2 = load i4 %b_p_addr_13

]]></Node>
<StgValue><ssdm name="b_p_2"/></StgValue>
</operation>

<operation id="846" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="0">
<![CDATA[
.split147:5 %call_ret = call i128 @operator+, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="847" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="0">
<![CDATA[
.split147:5 %call_ret = call i128 @operator+, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="848" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="128">
<![CDATA[
.split147:6 %tmp_1 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="849" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="128">
<![CDATA[
.split147:7 %ref_tmp37_1 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp37_1"/></StgValue>
</operation>

<operation id="850" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="128">
<![CDATA[
.split147:8 %ref_tmp37_1_1 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp37_1_1"/></StgValue>
</operation>

<operation id="851" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="128">
<![CDATA[
.split147:9 %ref_tmp37_1_2 = extractvalue i128 %call_ret

]]></Node>
<StgValue><ssdm name="ref_tmp37_1_2"/></StgValue>
</operation>

<operation id="852" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="32">
<![CDATA[
.split147:11 %zext_ln55 = zext i32 %idx_14

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="853" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="13" op_0_bw="32">
<![CDATA[
.split147:12 %trunc_ln55 = trunc i32 %idx_14

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="854" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="32">
<![CDATA[
.split147:13 %trunc_ln55_1 = trunc i32 %idx_14

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="855" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split147:14 %tmp_153_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln55_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="856" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split147:15 %sub_ln55 = sub i13 %tmp_153_cast, i13 %trunc_ln55

]]></Node>
<StgValue><ssdm name="sub_ln55"/></StgValue>
</operation>

<operation id="857" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="13">
<![CDATA[
.split147:16 %zext_ln55_1 = zext i13 %sub_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_1"/></StgValue>
</operation>

<operation id="858" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147:17 %r_num_addr_9 = getelementptr i32 %r_num, i64 0, i64 %zext_ln55_1

]]></Node>
<StgValue><ssdm name="r_num_addr_9"/></StgValue>
</operation>

<operation id="859" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split147:18 %add_ln55 = add i13 %sub_ln55, i13 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>

<operation id="860" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="13">
<![CDATA[
.split147:19 %zext_ln55_2 = zext i13 %add_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55_2"/></StgValue>
</operation>

<operation id="861" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147:20 %r_num_addr_10 = getelementptr i32 %r_num, i64 0, i64 %zext_ln55_2

]]></Node>
<StgValue><ssdm name="r_num_addr_10"/></StgValue>
</operation>

<operation id="862" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147:24 %r_p_addr_3 = getelementptr i32 %r_p, i64 0, i64 %zext_ln55

]]></Node>
<StgValue><ssdm name="r_p_addr_3"/></StgValue>
</operation>

<operation id="863" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split147:25 %store_ln55 = store i32 %tmp_1, i12 %r_p_addr_3

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="864" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split147:26 %store_ln55 = store i32 %ref_tmp37_1, i13 %r_num_addr_9

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="865" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split147:27 %store_ln55 = store i32 %ref_tmp37_1_1, i13 %r_num_addr_10

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="866" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split147:21 %add_ln55_1 = add i13 %sub_ln55, i13 2

]]></Node>
<StgValue><ssdm name="add_ln55_1"/></StgValue>
</operation>

<operation id="867" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="13">
<![CDATA[
.split147:22 %zext_ln55_3 = zext i13 %add_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln55_3"/></StgValue>
</operation>

<operation id="868" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147:23 %r_num_addr_11 = getelementptr i32 %r_num, i64 0, i64 %zext_ln55_3

]]></Node>
<StgValue><ssdm name="r_num_addr_11"/></StgValue>
</operation>

<operation id="869" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split147:28 %store_ln55 = store i32 %ref_tmp37_1_2, i13 %r_num_addr_11

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="870" st_id="47" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split147:29 %b_num_load_3 = load i6 %b_num_addr_39

]]></Node>
<StgValue><ssdm name="b_num_load_3"/></StgValue>
</operation>

<operation id="871" st_id="47" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split147:30 %b_num_load_4 = load i6 %b_num_addr_40

]]></Node>
<StgValue><ssdm name="b_num_load_4"/></StgValue>
</operation>

<operation id="872" st_id="47" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split147:31 %b_num_load_5 = load i6 %b_num_addr_41

]]></Node>
<StgValue><ssdm name="b_num_load_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="873" st_id="48" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split147:29 %b_num_load_3 = load i6 %b_num_addr_39

]]></Node>
<StgValue><ssdm name="b_num_load_3"/></StgValue>
</operation>

<operation id="874" st_id="48" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split147:30 %b_num_load_4 = load i6 %b_num_addr_40

]]></Node>
<StgValue><ssdm name="b_num_load_4"/></StgValue>
</operation>

<operation id="875" st_id="48" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.split147:31 %b_num_load_5 = load i6 %b_num_addr_41

]]></Node>
<StgValue><ssdm name="b_num_load_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="876" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32">
<![CDATA[
.split147:32 %bitcast_ln159_4 = bitcast i32 %b_num_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln159_4"/></StgValue>
</operation>

<operation id="877" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147:33 %xor_ln159_3 = xor i32 %bitcast_ln159_4, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_3"/></StgValue>
</operation>

<operation id="878" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32">
<![CDATA[
.split147:34 %tmp_221 = bitcast i32 %xor_ln159_3

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="879" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32">
<![CDATA[
.split147:35 %bitcast_ln159_6 = bitcast i32 %b_num_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln159_6"/></StgValue>
</operation>

<operation id="880" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147:36 %xor_ln159_4 = xor i32 %bitcast_ln159_6, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_4"/></StgValue>
</operation>

<operation id="881" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32">
<![CDATA[
.split147:37 %tmp_222 = bitcast i32 %xor_ln159_4

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="882" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32">
<![CDATA[
.split147:38 %bitcast_ln159_8 = bitcast i32 %b_num_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln159_8"/></StgValue>
</operation>

<operation id="883" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147:39 %xor_ln159_5 = xor i32 %bitcast_ln159_8, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_5"/></StgValue>
</operation>

<operation id="884" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32">
<![CDATA[
.split147:40 %tmp_223 = bitcast i32 %xor_ln159_5

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="885" st_id="49" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.split147:41 %call_ret4 = call i128 @operator+.2, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i32 %tmp_221, i32 %tmp_222, i32 %tmp_223

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="886" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="12" op_0_bw="32">
<![CDATA[
.split147:0 %trunc_ln54 = trunc i32 %idx_14

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="887" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split147:10 %idx_141 = add i12 %trunc_ln54, i12 1

]]></Node>
<StgValue><ssdm name="idx_141"/></StgValue>
</operation>

<operation id="888" st_id="50" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.split147:41 %call_ret4 = call i128 @operator+.2, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i32 %tmp_221, i32 %tmp_222, i32 %tmp_223

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="889" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="128">
<![CDATA[
.split147:42 %tmp_2 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="890" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="128">
<![CDATA[
.split147:43 %ref_tmp45_1 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="ref_tmp45_1"/></StgValue>
</operation>

<operation id="891" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="128">
<![CDATA[
.split147:44 %ref_tmp45_1_1 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="ref_tmp45_1_1"/></StgValue>
</operation>

<operation id="892" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="128">
<![CDATA[
.split147:45 %ref_tmp45_1_2 = extractvalue i128 %call_ret4

]]></Node>
<StgValue><ssdm name="ref_tmp45_1_2"/></StgValue>
</operation>

<operation id="893" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="12">
<![CDATA[
.split147:47 %zext_ln56 = zext i12 %idx_141

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="894" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="13" op_0_bw="12">
<![CDATA[
.split147:48 %zext_ln56_1 = zext i12 %idx_141

]]></Node>
<StgValue><ssdm name="zext_ln56_1"/></StgValue>
</operation>

<operation id="895" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="12">
<![CDATA[
.split147:49 %trunc_ln56 = trunc i12 %idx_141

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="896" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split147:50 %tmp_157_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln56, i2 0

]]></Node>
<StgValue><ssdm name="tmp_157_cast"/></StgValue>
</operation>

<operation id="897" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split147:51 %sub_ln56 = sub i13 %tmp_157_cast, i13 %zext_ln56_1

]]></Node>
<StgValue><ssdm name="sub_ln56"/></StgValue>
</operation>

<operation id="898" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="13">
<![CDATA[
.split147:52 %zext_ln56_2 = zext i13 %sub_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_2"/></StgValue>
</operation>

<operation id="899" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147:53 %r_num_addr_12 = getelementptr i32 %r_num, i64 0, i64 %zext_ln56_2

]]></Node>
<StgValue><ssdm name="r_num_addr_12"/></StgValue>
</operation>

<operation id="900" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split147:54 %add_ln56 = add i13 %sub_ln56, i13 1

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="901" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="13">
<![CDATA[
.split147:55 %zext_ln56_3 = zext i13 %add_ln56

]]></Node>
<StgValue><ssdm name="zext_ln56_3"/></StgValue>
</operation>

<operation id="902" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147:56 %r_num_addr_13 = getelementptr i32 %r_num, i64 0, i64 %zext_ln56_3

]]></Node>
<StgValue><ssdm name="r_num_addr_13"/></StgValue>
</operation>

<operation id="903" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147:60 %r_p_addr_4 = getelementptr i32 %r_p, i64 0, i64 %zext_ln56

]]></Node>
<StgValue><ssdm name="r_p_addr_4"/></StgValue>
</operation>

<operation id="904" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split147:61 %store_ln56 = store i32 %tmp_2, i12 %r_p_addr_4

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="905" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split147:62 %store_ln56 = store i32 %ref_tmp45_1, i13 %r_num_addr_12

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="906" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split147:63 %store_ln56 = store i32 %ref_tmp45_1_1, i13 %r_num_addr_13

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="907" st_id="50" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147:72 %tmp_129 = fcmp_oeq  i32 %empty_73, i32 0

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="908" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split147:1 %specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="909" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split147:46 %idx_142 = add i12 %trunc_ln54, i12 2

]]></Node>
<StgValue><ssdm name="idx_142"/></StgValue>
</operation>

<operation id="910" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split147:57 %add_ln56_1 = add i13 %sub_ln56, i13 2

]]></Node>
<StgValue><ssdm name="add_ln56_1"/></StgValue>
</operation>

<operation id="911" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="13">
<![CDATA[
.split147:58 %zext_ln56_4 = zext i13 %add_ln56_1

]]></Node>
<StgValue><ssdm name="zext_ln56_4"/></StgValue>
</operation>

<operation id="912" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split147:59 %r_num_addr_14 = getelementptr i32 %r_num, i64 0, i64 %zext_ln56_4

]]></Node>
<StgValue><ssdm name="r_num_addr_14"/></StgValue>
</operation>

<operation id="913" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split147:64 %store_ln56 = store i32 %ref_tmp45_1_2, i13 %r_num_addr_14

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="914" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147:65 %icmp_ln61 = icmp_ne  i32 %res_p, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="915" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32">
<![CDATA[
.split147:66 %bitcast_ln61 = bitcast i32 %empty_73

]]></Node>
<StgValue><ssdm name="bitcast_ln61"/></StgValue>
</operation>

<operation id="916" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split147:67 %tmp_128 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="917" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="23" op_0_bw="32">
<![CDATA[
.split147:68 %trunc_ln61_5 = trunc i32 %bitcast_ln61

]]></Node>
<StgValue><ssdm name="trunc_ln61_5"/></StgValue>
</operation>

<operation id="918" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split147:69 %icmp_ln61_9 = icmp_ne  i8 %tmp_128, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_9"/></StgValue>
</operation>

<operation id="919" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split147:70 %icmp_ln61_10 = icmp_eq  i23 %trunc_ln61_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_10"/></StgValue>
</operation>

<operation id="920" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147:71 %or_ln61_3 = or i1 %icmp_ln61_10, i1 %icmp_ln61_9

]]></Node>
<StgValue><ssdm name="or_ln61_3"/></StgValue>
</operation>

<operation id="921" st_id="51" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split147:72 %tmp_129 = fcmp_oeq  i32 %empty_73, i32 0

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="922" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147:73 %and_ln61 = and i1 %or_ln61_3, i1 %tmp_129

]]></Node>
<StgValue><ssdm name="and_ln61"/></StgValue>
</operation>

<operation id="923" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147:74 %xor_ln61 = xor i1 %and_ln61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln61"/></StgValue>
</operation>

<operation id="924" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split147:75 %or_ln61 = or i1 %icmp_ln61, i1 %xor_ln61

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="925" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split147:76 %br_ln61 = br i1 %or_ln61, void %_ZNK3BaneqEf.exit7.i, void %_ZNK3BaneqEf.exit.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="926" st_id="51" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i:6 %tmp_131 = fcmp_oeq  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="927" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i:0 %icmp_ln61_1 = icmp_eq  i32 %b_p_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_1"/></StgValue>
</operation>

<operation id="928" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i:1 %tmp_130 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="929" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="23" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i:2 %trunc_ln61_6 = trunc i32 %bitcast_ln159_4

]]></Node>
<StgValue><ssdm name="trunc_ln61_6"/></StgValue>
</operation>

<operation id="930" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.exit.i:3 %icmp_ln61_11 = icmp_ne  i8 %tmp_130, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_11"/></StgValue>
</operation>

<operation id="931" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.exit.i:4 %icmp_ln61_12 = icmp_eq  i23 %trunc_ln61_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_12"/></StgValue>
</operation>

<operation id="932" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i:5 %or_ln61_4 = or i1 %icmp_ln61_12, i1 %icmp_ln61_11

]]></Node>
<StgValue><ssdm name="or_ln61_4"/></StgValue>
</operation>

<operation id="933" st_id="52" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i:6 %tmp_131 = fcmp_oeq  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="934" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i:7 %and_ln61_2 = and i1 %or_ln61_4, i1 %tmp_131

]]></Node>
<StgValue><ssdm name="and_ln61_2"/></StgValue>
</operation>

<operation id="935" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i:8 %and_ln61_3 = and i1 %and_ln61_2, i1 %icmp_ln61_1

]]></Node>
<StgValue><ssdm name="and_ln61_3"/></StgValue>
</operation>

<operation id="936" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i:9 %br_ln61 = br i1 %and_ln61_3, void %.critedge1575, void %_ZNK3BaneqEf.exit7.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="937" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32">
<![CDATA[
.critedge1575:0 %ref_tmp53_1_0_0_load = load i32 %ref_tmp53_1_0_0

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_0_0_load"/></StgValue>
</operation>

<operation id="938" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32">
<![CDATA[
.critedge1575:1 %ref_tmp53_1_1_0_load = load i32 %ref_tmp53_1_1_0

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_1_0_load"/></StgValue>
</operation>

<operation id="939" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32">
<![CDATA[
.critedge1575:2 %ref_tmp53_1_2_0_load = load i32 %ref_tmp53_1_2_0

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_2_0_load"/></StgValue>
</operation>

<operation id="940" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="32" op_8_bw="4" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge1575:3 %call_ret5 = call i128 @mul_body, i32 %ref_tmp53_1_0_0_load, i32 %ref_tmp53_1_1_0_load, i32 %ref_tmp53_1_2_0_load, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="941" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_3" val="1"/>
</and_exp><and_exp><literal name="or_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit7.i:0 %store_ln206 = store i32 0, i32 %ref_tmp53_1_2_0

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="942" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_3" val="1"/>
</and_exp><and_exp><literal name="or_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit7.i:1 %store_ln206 = store i32 0, i32 %ref_tmp53_1_1_0

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="943" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_3" val="1"/>
</and_exp><and_exp><literal name="or_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit7.i:2 %store_ln206 = store i32 0, i32 %ref_tmp53_1_0_0

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="944" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_3" val="1"/>
</and_exp><and_exp><literal name="or_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit7.i:3 %br_ln206 = br void %_ZNK3BanmlERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="945" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="32" op_8_bw="4" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge1575:3 %call_ret5 = call i128 @mul_body, i32 %ref_tmp53_1_0_0_load, i32 %ref_tmp53_1_1_0_load, i32 %ref_tmp53_1_2_0_load, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="946" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="128">
<![CDATA[
.critedge1575:4 %tmp_3 = extractvalue i128 %call_ret5

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="947" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="128">
<![CDATA[
.critedge1575:5 %ref_tmp53_1_0_ret = extractvalue i128 %call_ret5

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_0_ret"/></StgValue>
</operation>

<operation id="948" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="128">
<![CDATA[
.critedge1575:6 %ref_tmp53_1_1_ret = extractvalue i128 %call_ret5

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_1_ret"/></StgValue>
</operation>

<operation id="949" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="128">
<![CDATA[
.critedge1575:7 %ref_tmp53_1_2_ret = extractvalue i128 %call_ret5

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_2_ret"/></StgValue>
</operation>

<operation id="950" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.critedge1575:8 %store_ln208 = store i32 %ref_tmp53_1_2_ret, i32 %ref_tmp53_1_2_0

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="951" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.critedge1575:9 %store_ln208 = store i32 %ref_tmp53_1_1_ret, i32 %ref_tmp53_1_1_0

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="952" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.critedge1575:10 %store_ln208 = store i32 %ref_tmp53_1_0_ret, i32 %ref_tmp53_1_0_0

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="953" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
.critedge1575:11 %br_ln208 = br void %_ZNK3BanmlERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="954" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:1 %ref_tmp53_1_0_0_load_1 = load i32 %ref_tmp53_1_0_0

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_0_0_load_1"/></StgValue>
</operation>

<operation id="955" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:2 %ref_tmp53_1_1_0_load_1 = load i32 %ref_tmp53_1_1_0

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_1_0_load_1"/></StgValue>
</operation>

<operation id="956" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:6 %zext_ln57_1 = zext i12 %idx_142

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="957" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:7 %trunc_ln57 = trunc i12 %idx_142

]]></Node>
<StgValue><ssdm name="trunc_ln57"/></StgValue>
</operation>

<operation id="958" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BanmlERKS_.exit:8 %tmp_158_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln57, i2 0

]]></Node>
<StgValue><ssdm name="tmp_158_cast"/></StgValue>
</operation>

<operation id="959" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:9 %sub_ln57 = sub i13 %tmp_158_cast, i13 %zext_ln57_1

]]></Node>
<StgValue><ssdm name="sub_ln57"/></StgValue>
</operation>

<operation id="960" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:10 %zext_ln57_2 = zext i13 %sub_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="961" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlERKS_.exit:11 %r_num_addr_15 = getelementptr i32 %r_num, i64 0, i64 %zext_ln57_2

]]></Node>
<StgValue><ssdm name="r_num_addr_15"/></StgValue>
</operation>

<operation id="962" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:12 %add_ln57 = add i13 %sub_ln57, i13 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="963" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:13 %zext_ln57_3 = zext i13 %add_ln57

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="964" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlERKS_.exit:14 %r_num_addr_16 = getelementptr i32 %r_num, i64 0, i64 %zext_ln57_3

]]></Node>
<StgValue><ssdm name="r_num_addr_16"/></StgValue>
</operation>

<operation id="965" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:20 %store_ln57 = store i32 %ref_tmp53_1_0_0_load_1, i13 %r_num_addr_15

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="966" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:21 %store_ln57 = store i32 %ref_tmp53_1_1_0_load_1, i13 %r_num_addr_16

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="967" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:0 %ref_tmp53_0260_2 = phi i32 %tmp_3, void %.critedge1575, i32 0, void %_ZNK3BaneqEf.exit7.i

]]></Node>
<StgValue><ssdm name="ref_tmp53_0260_2"/></StgValue>
</operation>

<operation id="968" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:3 %ref_tmp53_1_2_0_load_1 = load i32 %ref_tmp53_1_2_0

]]></Node>
<StgValue><ssdm name="ref_tmp53_1_2_0_load_1"/></StgValue>
</operation>

<operation id="969" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:5 %zext_ln57 = zext i12 %idx_142

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="970" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:15 %add_ln57_1 = add i13 %sub_ln57, i13 2

]]></Node>
<StgValue><ssdm name="add_ln57_1"/></StgValue>
</operation>

<operation id="971" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:16 %zext_ln57_4 = zext i13 %add_ln57_1

]]></Node>
<StgValue><ssdm name="zext_ln57_4"/></StgValue>
</operation>

<operation id="972" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlERKS_.exit:17 %r_num_addr_17 = getelementptr i32 %r_num, i64 0, i64 %zext_ln57_4

]]></Node>
<StgValue><ssdm name="r_num_addr_17"/></StgValue>
</operation>

<operation id="973" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlERKS_.exit:18 %r_p_addr_5 = getelementptr i32 %r_p, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="r_p_addr_5"/></StgValue>
</operation>

<operation id="974" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:19 %store_ln57 = store i32 %ref_tmp53_0260_2, i12 %r_p_addr_5

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="975" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:22 %store_ln57 = store i32 %ref_tmp53_1_2_0_load_1, i13 %r_num_addr_17

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="976" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:23 %tmp_132 = call i128 @operator/.1.1, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="977" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:4 %idx_143 = add i12 %trunc_ln54, i12 3

]]></Node>
<StgValue><ssdm name="idx_143"/></StgValue>
</operation>

<operation id="978" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="4" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:23 %tmp_132 = call i128 @operator/.1.1, i32 %res_p, i32 %b_num, i4 %i, i32 %b_p_2, i4 %trunc_ln155_1

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="979" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlERKS_.exit:24 %tmp_5 = extractvalue i128 %tmp_132

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="980" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlERKS_.exit:25 %ref_tmp61_1 = extractvalue i128 %tmp_132

]]></Node>
<StgValue><ssdm name="ref_tmp61_1"/></StgValue>
</operation>

<operation id="981" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlERKS_.exit:26 %ref_tmp61_1_1 = extractvalue i128 %tmp_132

]]></Node>
<StgValue><ssdm name="ref_tmp61_1_1"/></StgValue>
</operation>

<operation id="982" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlERKS_.exit:27 %ref_tmp61_1_2 = extractvalue i128 %tmp_132

]]></Node>
<StgValue><ssdm name="ref_tmp61_1_2"/></StgValue>
</operation>

<operation id="983" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:29 %zext_ln58 = zext i12 %idx_143

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="984" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:30 %zext_ln58_1 = zext i12 %idx_143

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="985" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:31 %trunc_ln58 = trunc i12 %idx_143

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="986" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BanmlERKS_.exit:32 %tmp_159_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln58, i2 0

]]></Node>
<StgValue><ssdm name="tmp_159_cast"/></StgValue>
</operation>

<operation id="987" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:33 %sub_ln58 = sub i13 %tmp_159_cast, i13 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="988" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:34 %zext_ln58_2 = zext i13 %sub_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="989" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlERKS_.exit:35 %r_num_addr_18 = getelementptr i32 %r_num, i64 0, i64 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="r_num_addr_18"/></StgValue>
</operation>

<operation id="990" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:36 %add_ln58 = add i13 %sub_ln58, i13 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="991" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:37 %zext_ln58_3 = zext i13 %add_ln58

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="992" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlERKS_.exit:38 %r_num_addr_19 = getelementptr i32 %r_num, i64 0, i64 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="r_num_addr_19"/></StgValue>
</operation>

<operation id="993" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlERKS_.exit:42 %r_p_addr_6 = getelementptr i32 %r_p, i64 0, i64 %zext_ln58

]]></Node>
<StgValue><ssdm name="r_p_addr_6"/></StgValue>
</operation>

<operation id="994" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:43 %store_ln58 = store i32 %tmp_5, i12 %r_p_addr_6

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="995" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:44 %store_ln58 = store i32 %ref_tmp61_1, i13 %r_num_addr_18

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="996" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:45 %store_ln58 = store i32 %ref_tmp61_1_1, i13 %r_num_addr_19

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="997" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.exit:28 %idx_144 = add i12 %trunc_ln54, i12 4

]]></Node>
<StgValue><ssdm name="idx_144"/></StgValue>
</operation>

<operation id="998" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:39 %add_ln58_1 = add i13 %sub_ln58, i13 2

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="999" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:40 %zext_ln58_4 = zext i13 %add_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln58_4"/></StgValue>
</operation>

<operation id="1000" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlERKS_.exit:41 %r_num_addr_20 = getelementptr i32 %r_num, i64 0, i64 %zext_ln58_4

]]></Node>
<StgValue><ssdm name="r_num_addr_20"/></StgValue>
</operation>

<operation id="1001" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.exit:46 %store_ln58 = store i32 %ref_tmp61_1_2, i13 %r_num_addr_20

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="1002" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanmlERKS_.exit:47 %icmp_ln49 = icmp_eq  i32 %res_p, i32 %b_p_2

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="1003" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.exit:48 %br_ln49 = br i1 %icmp_ln49, void %_ZNK3BaneqERKS_.exit, void %.preheader23.preheader

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1004" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader23.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_53_1, i6 %sub_ln542, i32 %b_num, i6 %sub_ln155, i1 %res_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1005" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader23.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_53_1, i6 %sub_ln542, i32 %b_num, i6 %sub_ln155, i1 %res_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1006" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader23.preheader:1 %res_loc_load = load i1 %res_loc

]]></Node>
<StgValue><ssdm name="res_loc_load"/></StgValue>
</operation>

<operation id="1007" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
.preheader23.preheader:2 %br_ln0 = br void %_ZNK3BaneqERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1008" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZNK3BaneqERKS_.exit:0 %retval_0_i = phi i1 %res_loc_load, void %.preheader23.preheader, i1 0, void %_ZNK3BanmlERKS_.exit

]]></Node>
<StgValue><ssdm name="retval_0_i"/></StgValue>
</operation>

<operation id="1009" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="1">
<![CDATA[
_ZNK3BaneqERKS_.exit:1 %zext_ln59_1 = zext i1 %retval_0_i

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="1010" st_id="58" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqERKS_.exit:2 %n = uitofp i32 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="1011" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BaneqERKS_.exit:4 %zext_ln59 = zext i12 %idx_144

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="1012" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BaneqERKS_.exit:17 %r_p_addr_7 = getelementptr i32 %r_p, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="r_p_addr_7"/></StgValue>
</operation>

<operation id="1013" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BaneqERKS_.exit:18 %store_ln59 = store i32 0, i12 %r_p_addr_7

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1014" st_id="59" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqERKS_.exit:2 %n = uitofp i32 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1015" st_id="60" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqERKS_.exit:2 %n = uitofp i32 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="1016" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BaneqERKS_.exit:5 %zext_ln59_2 = zext i12 %idx_144

]]></Node>
<StgValue><ssdm name="zext_ln59_2"/></StgValue>
</operation>

<operation id="1017" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BaneqERKS_.exit:6 %trunc_ln59 = trunc i12 %idx_144

]]></Node>
<StgValue><ssdm name="trunc_ln59"/></StgValue>
</operation>

<operation id="1018" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BaneqERKS_.exit:7 %tmp_162_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln59, i2 0

]]></Node>
<StgValue><ssdm name="tmp_162_cast"/></StgValue>
</operation>

<operation id="1019" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BaneqERKS_.exit:8 %sub_ln59 = sub i13 %tmp_162_cast, i13 %zext_ln59_2

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="1020" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BaneqERKS_.exit:11 %add_ln59 = add i13 %sub_ln59, i13 1

]]></Node>
<StgValue><ssdm name="add_ln59"/></StgValue>
</operation>

<operation id="1021" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BaneqERKS_.exit:12 %zext_ln59_4 = zext i13 %add_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59_4"/></StgValue>
</operation>

<operation id="1022" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BaneqERKS_.exit:13 %r_num_addr_25 = getelementptr i32 %r_num, i64 0, i64 %zext_ln59_4

]]></Node>
<StgValue><ssdm name="r_num_addr_25"/></StgValue>
</operation>

<operation id="1023" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BaneqERKS_.exit:14 %add_ln59_1 = add i13 %sub_ln59, i13 2

]]></Node>
<StgValue><ssdm name="add_ln59_1"/></StgValue>
</operation>

<operation id="1024" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BaneqERKS_.exit:15 %zext_ln59_5 = zext i13 %add_ln59_1

]]></Node>
<StgValue><ssdm name="zext_ln59_5"/></StgValue>
</operation>

<operation id="1025" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BaneqERKS_.exit:16 %r_num_addr_26 = getelementptr i32 %r_num, i64 0, i64 %zext_ln59_5

]]></Node>
<StgValue><ssdm name="r_num_addr_26"/></StgValue>
</operation>

<operation id="1026" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BaneqERKS_.exit:20 %store_ln59 = store i32 0, i13 %r_num_addr_25

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1027" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BaneqERKS_.exit:21 %store_ln59 = store i32 0, i13 %r_num_addr_26

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1028" st_id="61" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqERKS_.exit:2 %n = uitofp i32 %zext_ln59_1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="1029" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BaneqERKS_.exit:3 %idx_145 = add i12 %trunc_ln54, i12 5

]]></Node>
<StgValue><ssdm name="idx_145"/></StgValue>
</operation>

<operation id="1030" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BaneqERKS_.exit:9 %zext_ln59_3 = zext i13 %sub_ln59

]]></Node>
<StgValue><ssdm name="zext_ln59_3"/></StgValue>
</operation>

<operation id="1031" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BaneqERKS_.exit:10 %r_num_addr_24 = getelementptr i32 %r_num, i64 0, i64 %zext_ln59_3

]]></Node>
<StgValue><ssdm name="r_num_addr_24"/></StgValue>
</operation>

<operation id="1032" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BaneqERKS_.exit:19 %store_ln59 = store i32 %n, i13 %r_num_addr_24

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="1033" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqERKS_.exit:22 %icmp_ln443 = icmp_slt  i32 %res_p, i32 %b_p_2

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="1034" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqERKS_.exit:23 %br_ln443 = br i1 %icmp_ln443, void, void

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="1035" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln450 = icmp_sgt  i32 %res_p, i32 %b_p_2

]]></Node>
<StgValue><ssdm name="icmp_ln450"/></StgValue>
</operation>

<operation id="1036" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln450 = br i1 %icmp_ln450, void %.preheader22.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>

<operation id="1037" st_id="61" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.preheader22.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_458_1, i6 %sub_ln542, i32 %b_num, i6 %sub_ln155, i1 %res_3_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>

<operation id="1038" st_id="61" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_144 = fcmp_olt  i32 %empty_73, i32 0

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1039" st_id="61" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_141 = fcmp_ogt  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1040" st_id="62" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="1" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0">
<![CDATA[
.preheader22.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_458_1, i6 %sub_ln542, i32 %b_num, i6 %sub_ln155, i1 %res_3_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1041" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader22.preheader:1 %res_3_loc_load = load i1 %res_3_loc

]]></Node>
<StgValue><ssdm name="res_3_loc_load"/></StgValue>
</operation>

<operation id="1042" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:2 %br_ln0 = br void %_ZNK3BanltERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1043" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="1"/>
<literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %or_ln451 = or i1 %icmp_ln451_1, i1 %icmp_ln451

]]></Node>
<StgValue><ssdm name="or_ln451"/></StgValue>
</operation>

<operation id="1044" st_id="63" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="1"/>
<literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_154 = fcmp_ogt  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1045" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="1"/>
<literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln451_2 = and i1 %or_ln451, i1 %tmp_154

]]></Node>
<StgValue><ssdm name="and_ln451_2"/></StgValue>
</operation>

<operation id="1046" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="1"/>
<literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln451 = and i1 %and_ln451_2, i1 %and_ln61

]]></Node>
<StgValue><ssdm name="and_ln451"/></StgValue>
</operation>

<operation id="1047" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="1"/>
<literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln451 = br i1 %and_ln451, void %_ZNK3BanltERKS_.exit, void %._crit_edge26

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>

<operation id="1048" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="1"/>
<literal name="and_ln451" val="1"/>
</and_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="icmp_ln450" val="1"/>
<literal name="and_ln451_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge26:0 %br_ln452 = br void %_ZNK3BanltERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>

<operation id="1049" st_id="63" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
<literal name="and_ln444_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_142 = fcmp_oeq  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1050" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
<literal name="and_ln444_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln444_2 = and i1 %or_ln444, i1 %tmp_142

]]></Node>
<StgValue><ssdm name="and_ln444_2"/></StgValue>
</operation>

<operation id="1051" st_id="63" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
<literal name="and_ln444_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_143 = fcmp_olt  i32 %empty_73, i32 0

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1052" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
<literal name="and_ln444_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln444_3 = and i1 %or_ln61_3, i1 %tmp_143

]]></Node>
<StgValue><ssdm name="and_ln444_3"/></StgValue>
</operation>

<operation id="1053" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
<literal name="and_ln444_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %and_ln444 = and i1 %and_ln444_2, i1 %and_ln444_3

]]></Node>
<StgValue><ssdm name="and_ln444"/></StgValue>
</operation>

<operation id="1054" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
<literal name="and_ln444_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln444 = br i1 %and_ln444, void %_ZNK3BanltERKS_.exit, void %._crit_edge24

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="1055" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
<literal name="and_ln444" val="1"/>
</and_exp><and_exp><literal name="icmp_ln443" val="1"/>
<literal name="and_ln444_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge24:0 %br_ln445 = br void %_ZNK3BanltERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln445"/></StgValue>
</operation>

<operation id="1056" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:10 %zext_ln60 = zext i12 %idx_145

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="1057" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:23 %r_p_addr_9 = getelementptr i32 %r_p, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="r_p_addr_9"/></StgValue>
</operation>

<operation id="1058" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:24 %store_ln60 = store i32 0, i12 %r_p_addr_9

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1059" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:28 %v_addr = getelementptr i32 %v, i64 0, i64 %j

]]></Node>
<StgValue><ssdm name="v_addr"/></StgValue>
</operation>

<operation id="1060" st_id="63" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="4">
<![CDATA[
_ZNK3BanltERKS_.exit:29 %n_2 = load i4 %v_addr

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1061" st_id="64" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_144 = fcmp_olt  i32 %empty_73, i32 0

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1062" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln451_1 = and i1 %or_ln61_3, i1 %tmp_144

]]></Node>
<StgValue><ssdm name="and_ln451_1"/></StgValue>
</operation>

<operation id="1063" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln451 = br i1 %and_ln451_1, void, void %._crit_edge26

]]></Node>
<StgValue><ssdm name="br_ln451"/></StgValue>
</operation>

<operation id="1064" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_153 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1065" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="23" op_0_bw="32">
<![CDATA[
:1 %trunc_ln451 = trunc i32 %bitcast_ln159_4

]]></Node>
<StgValue><ssdm name="trunc_ln451"/></StgValue>
</operation>

<operation id="1066" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln451 = icmp_ne  i8 %tmp_153, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln451"/></StgValue>
</operation>

<operation id="1067" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3 %icmp_ln451_1 = icmp_eq  i23 %trunc_ln451, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln451_1"/></StgValue>
</operation>

<operation id="1068" st_id="64" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln451_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_154 = fcmp_ogt  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1069" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_140 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln159_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1070" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="23" op_0_bw="32">
<![CDATA[
:1 %trunc_ln444 = trunc i32 %bitcast_ln159_4

]]></Node>
<StgValue><ssdm name="trunc_ln444"/></StgValue>
</operation>

<operation id="1071" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %icmp_ln444 = icmp_ne  i8 %tmp_140, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="1072" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3 %icmp_ln444_1 = icmp_eq  i23 %trunc_ln444, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln444_1"/></StgValue>
</operation>

<operation id="1073" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %or_ln444 = or i1 %icmp_ln444_1, i1 %icmp_ln444

]]></Node>
<StgValue><ssdm name="or_ln444"/></StgValue>
</operation>

<operation id="1074" st_id="65" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %tmp_141 = fcmp_ogt  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1075" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln444_1 = and i1 %or_ln444, i1 %tmp_141

]]></Node>
<StgValue><ssdm name="and_ln444_1"/></StgValue>
</operation>

<operation id="1076" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln444 = br i1 %and_ln444_1, void, void %._crit_edge24

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="1077" st_id="65" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln444_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_142 = fcmp_oeq  i32 %b_num_load_3, i32 0

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1078" st_id="65" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln444_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_143 = fcmp_olt  i32 %empty_73, i32 0

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1079" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0">
<![CDATA[
_ZNK3BanltERKS_.exit:0 %retval_0_i533 = phi i1 1, void %._crit_edge24, i1 1, void %._crit_edge26, i1 %res_3_loc_load, void %.preheader22.preheader, i1 0, void, i1 0, void

]]></Node>
<StgValue><ssdm name="retval_0_i533"/></StgValue>
</operation>

<operation id="1080" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="1">
<![CDATA[
_ZNK3BanltERKS_.exit:7 %zext_ln60_1 = zext i1 %retval_0_i533

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="1081" st_id="66" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:8 %n_1 = uitofp i32 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="1082" st_id="66" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="4">
<![CDATA[
_ZNK3BanltERKS_.exit:29 %n_2 = load i4 %v_addr

]]></Node>
<StgValue><ssdm name="n_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1083" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:1 %ref_tmp87_1_0_0232_load = load i32 %ref_tmp87_1_0_0232

]]></Node>
<StgValue><ssdm name="ref_tmp87_1_0_0232_load"/></StgValue>
</operation>

<operation id="1084" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:2 %ref_tmp87_1_1_0233_load = load i32 %ref_tmp87_1_1_0233

]]></Node>
<StgValue><ssdm name="ref_tmp87_1_1_0233_load"/></StgValue>
</operation>

<operation id="1085" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:3 %ref_tmp87_1_2_0234_load = load i32 %ref_tmp87_1_2_0234

]]></Node>
<StgValue><ssdm name="ref_tmp87_1_2_0234_load"/></StgValue>
</operation>

<operation id="1086" st_id="67" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:8 %n_1 = uitofp i32 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="1087" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:11 %zext_ln60_2 = zext i12 %idx_145

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="1088" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:12 %trunc_ln60 = trunc i12 %idx_145

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="1089" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BanltERKS_.exit:13 %tmp_174_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln60, i2 0

]]></Node>
<StgValue><ssdm name="tmp_174_cast"/></StgValue>
</operation>

<operation id="1090" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:14 %sub_ln60 = sub i13 %tmp_174_cast, i13 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="sub_ln60"/></StgValue>
</operation>

<operation id="1091" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:17 %add_ln60 = add i13 %sub_ln60, i13 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="1092" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:18 %zext_ln60_4 = zext i13 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60_4"/></StgValue>
</operation>

<operation id="1093" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:19 %r_num_addr_28 = getelementptr i32 %r_num, i64 0, i64 %zext_ln60_4

]]></Node>
<StgValue><ssdm name="r_num_addr_28"/></StgValue>
</operation>

<operation id="1094" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:20 %add_ln60_1 = add i13 %sub_ln60, i13 2

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="1095" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:21 %zext_ln60_5 = zext i13 %add_ln60_1

]]></Node>
<StgValue><ssdm name="zext_ln60_5"/></StgValue>
</operation>

<operation id="1096" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:22 %r_num_addr_29 = getelementptr i32 %r_num, i64 0, i64 %zext_ln60_5

]]></Node>
<StgValue><ssdm name="r_num_addr_29"/></StgValue>
</operation>

<operation id="1097" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:26 %store_ln60 = store i32 0, i13 %r_num_addr_28

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1098" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:27 %store_ln60 = store i32 0, i13 %r_num_addr_29

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1099" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_ZNK3BanltERKS_.exit:30 %call_ret6 = call i128 @operator+.1, i32 %ref_tmp87_1_0_0232_load, i32 %ref_tmp87_1_1_0233_load, i32 %ref_tmp87_1_2_0234_load, i32 %res_p, i32 %b_num, i4 %i, i32 %n_2

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="1100" st_id="67" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:81 %tmp_224 = fmul i32 %empty_73, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1101" st_id="68" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:8 %n_1 = uitofp i32 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="1102" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:9 %idx_147 = add i12 %trunc_ln54, i12 6

]]></Node>
<StgValue><ssdm name="idx_147"/></StgValue>
</operation>

<operation id="1103" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_ZNK3BanltERKS_.exit:30 %call_ret6 = call i128 @operator+.1, i32 %ref_tmp87_1_0_0232_load, i32 %ref_tmp87_1_1_0233_load, i32 %ref_tmp87_1_2_0234_load, i32 %res_p, i32 %b_num, i4 %i, i32 %n_2

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="1104" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanltERKS_.exit:31 %tmp_6 = extractvalue i128 %call_ret6

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1105" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanltERKS_.exit:32 %ref_tmp87_1 = extractvalue i128 %call_ret6

]]></Node>
<StgValue><ssdm name="ref_tmp87_1"/></StgValue>
</operation>

<operation id="1106" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanltERKS_.exit:33 %ref_tmp87_1_1 = extractvalue i128 %call_ret6

]]></Node>
<StgValue><ssdm name="ref_tmp87_1_1"/></StgValue>
</operation>

<operation id="1107" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanltERKS_.exit:34 %ref_tmp87_1_2 = extractvalue i128 %call_ret6

]]></Node>
<StgValue><ssdm name="ref_tmp87_1_2"/></StgValue>
</operation>

<operation id="1108" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:36 %zext_ln62 = zext i12 %idx_147

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="1109" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:37 %zext_ln62_1 = zext i12 %idx_147

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="1110" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:38 %trunc_ln62 = trunc i12 %idx_147

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="1111" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BanltERKS_.exit:39 %tmp_175_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln62, i2 0

]]></Node>
<StgValue><ssdm name="tmp_175_cast"/></StgValue>
</operation>

<operation id="1112" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:40 %sub_ln62 = sub i13 %tmp_175_cast, i13 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="sub_ln62"/></StgValue>
</operation>

<operation id="1113" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:41 %zext_ln62_2 = zext i13 %sub_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="1114" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:42 %r_num_addr_30 = getelementptr i32 %r_num, i64 0, i64 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="r_num_addr_30"/></StgValue>
</operation>

<operation id="1115" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:43 %add_ln62 = add i13 %sub_ln62, i13 1

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="1116" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:44 %zext_ln62_3 = zext i13 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="1117" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:45 %r_num_addr_31 = getelementptr i32 %r_num, i64 0, i64 %zext_ln62_3

]]></Node>
<StgValue><ssdm name="r_num_addr_31"/></StgValue>
</operation>

<operation id="1118" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:49 %r_p_addr_10 = getelementptr i32 %r_p, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="r_p_addr_10"/></StgValue>
</operation>

<operation id="1119" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:50 %store_ln62 = store i32 %tmp_6, i12 %r_p_addr_10

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="1120" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:51 %store_ln62 = store i32 %ref_tmp87_1, i13 %r_num_addr_30

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="1121" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:52 %store_ln62 = store i32 %ref_tmp87_1_1, i13 %r_num_addr_31

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="1122" st_id="68" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:81 %tmp_224 = fmul i32 %empty_73, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1123" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:82 %tmp_225 = fmul i32 %empty_72, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1124" st_id="68" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:83 %tmp_226 = fmul i32 %empty_71, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1125" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:4 %ref_tmp95_1_0_0235_load = load i32 %ref_tmp95_1_0_0235

]]></Node>
<StgValue><ssdm name="ref_tmp95_1_0_0235_load"/></StgValue>
</operation>

<operation id="1126" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:5 %ref_tmp95_1_1_0236_load = load i32 %ref_tmp95_1_1_0236

]]></Node>
<StgValue><ssdm name="ref_tmp95_1_1_0236_load"/></StgValue>
</operation>

<operation id="1127" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:6 %ref_tmp95_1_2_0237_load = load i32 %ref_tmp95_1_2_0237

]]></Node>
<StgValue><ssdm name="ref_tmp95_1_2_0237_load"/></StgValue>
</operation>

<operation id="1128" st_id="69" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:8 %n_1 = uitofp i32 %zext_ln60_1

]]></Node>
<StgValue><ssdm name="n_1"/></StgValue>
</operation>

<operation id="1129" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:15 %zext_ln60_3 = zext i13 %sub_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60_3"/></StgValue>
</operation>

<operation id="1130" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:16 %r_num_addr_27 = getelementptr i32 %r_num, i64 0, i64 %zext_ln60_3

]]></Node>
<StgValue><ssdm name="r_num_addr_27"/></StgValue>
</operation>

<operation id="1131" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:25 %store_ln60 = store i32 %n_1, i13 %r_num_addr_27

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="1132" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:46 %add_ln62_1 = add i13 %sub_ln62, i13 2

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="1133" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:47 %zext_ln62_4 = zext i13 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_4"/></StgValue>
</operation>

<operation id="1134" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:48 %r_num_addr_32 = getelementptr i32 %r_num, i64 0, i64 %zext_ln62_4

]]></Node>
<StgValue><ssdm name="r_num_addr_32"/></StgValue>
</operation>

<operation id="1135" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:53 %store_ln62 = store i32 %ref_tmp87_1_2, i13 %r_num_addr_32

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="1136" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:54 %bitcast_ln89 = bitcast i32 %n_2

]]></Node>
<StgValue><ssdm name="bitcast_ln89"/></StgValue>
</operation>

<operation id="1137" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:55 %xor_ln89 = xor i32 %bitcast_ln89, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln89"/></StgValue>
</operation>

<operation id="1138" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:56 %bitcast_ln89_1 = bitcast i32 %xor_ln89

]]></Node>
<StgValue><ssdm name="bitcast_ln89_1"/></StgValue>
</operation>

<operation id="1139" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZNK3BanltERKS_.exit:57 %call_ret7 = call i128 @operator+.1, i32 %ref_tmp95_1_0_0235_load, i32 %ref_tmp95_1_1_0236_load, i32 %ref_tmp95_1_2_0237_load, i32 %res_p, i32 %b_num, i4 %i, i32 %bitcast_ln89_1

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="1140" st_id="69" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:81 %tmp_224 = fmul i32 %empty_73, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1141" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:82 %tmp_225 = fmul i32 %empty_72, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1142" st_id="69" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:83 %tmp_226 = fmul i32 %empty_71, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1143" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:35 %idx_148 = add i12 %trunc_ln54, i12 7

]]></Node>
<StgValue><ssdm name="idx_148"/></StgValue>
</operation>

<operation id="1144" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZNK3BanltERKS_.exit:57 %call_ret7 = call i128 @operator+.1, i32 %ref_tmp95_1_0_0235_load, i32 %ref_tmp95_1_1_0236_load, i32 %ref_tmp95_1_2_0237_load, i32 %res_p, i32 %b_num, i4 %i, i32 %bitcast_ln89_1

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="1145" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanltERKS_.exit:58 %tmp_7 = extractvalue i128 %call_ret7

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="1146" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanltERKS_.exit:59 %ref_tmp95_1 = extractvalue i128 %call_ret7

]]></Node>
<StgValue><ssdm name="ref_tmp95_1"/></StgValue>
</operation>

<operation id="1147" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanltERKS_.exit:60 %ref_tmp95_1_1 = extractvalue i128 %call_ret7

]]></Node>
<StgValue><ssdm name="ref_tmp95_1_1"/></StgValue>
</operation>

<operation id="1148" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanltERKS_.exit:61 %ref_tmp95_1_2 = extractvalue i128 %call_ret7

]]></Node>
<StgValue><ssdm name="ref_tmp95_1_2"/></StgValue>
</operation>

<operation id="1149" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:63 %zext_ln63 = zext i12 %idx_148

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="1150" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:64 %zext_ln63_1 = zext i12 %idx_148

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="1151" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:65 %trunc_ln63 = trunc i12 %idx_148

]]></Node>
<StgValue><ssdm name="trunc_ln63"/></StgValue>
</operation>

<operation id="1152" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BanltERKS_.exit:66 %tmp_176_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln63, i2 0

]]></Node>
<StgValue><ssdm name="tmp_176_cast"/></StgValue>
</operation>

<operation id="1153" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:67 %sub_ln63 = sub i13 %tmp_176_cast, i13 %zext_ln63_1

]]></Node>
<StgValue><ssdm name="sub_ln63"/></StgValue>
</operation>

<operation id="1154" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:68 %zext_ln63_2 = zext i13 %sub_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63_2"/></StgValue>
</operation>

<operation id="1155" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:69 %r_num_addr_33 = getelementptr i32 %r_num, i64 0, i64 %zext_ln63_2

]]></Node>
<StgValue><ssdm name="r_num_addr_33"/></StgValue>
</operation>

<operation id="1156" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:70 %add_ln63 = add i13 %sub_ln63, i13 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="1157" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:71 %zext_ln63_3 = zext i13 %add_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63_3"/></StgValue>
</operation>

<operation id="1158" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:72 %r_num_addr_34 = getelementptr i32 %r_num, i64 0, i64 %zext_ln63_3

]]></Node>
<StgValue><ssdm name="r_num_addr_34"/></StgValue>
</operation>

<operation id="1159" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:76 %r_p_addr_11 = getelementptr i32 %r_p, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="r_p_addr_11"/></StgValue>
</operation>

<operation id="1160" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:77 %store_ln63 = store i32 %tmp_7, i12 %r_p_addr_11

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1161" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:78 %store_ln63 = store i32 %ref_tmp95_1, i13 %r_num_addr_33

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1162" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:79 %store_ln63 = store i32 %ref_tmp95_1_1, i13 %r_num_addr_34

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1163" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:82 %tmp_225 = fmul i32 %empty_72, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1164" st_id="70" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:83 %tmp_226 = fmul i32 %empty_71, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1165" st_id="70" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:90 %tmp_164 = fcmp_oeq  i32 %tmp_224, i32 0

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1166" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BanltERKS_.exit:62 %idx_149 = add i12 %trunc_ln54, i12 8

]]></Node>
<StgValue><ssdm name="idx_149"/></StgValue>
</operation>

<operation id="1167" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:73 %add_ln63_1 = add i13 %sub_ln63, i13 2

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="1168" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:74 %zext_ln63_4 = zext i13 %add_ln63_1

]]></Node>
<StgValue><ssdm name="zext_ln63_4"/></StgValue>
</operation>

<operation id="1169" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltERKS_.exit:75 %r_num_addr_35 = getelementptr i32 %r_num, i64 0, i64 %zext_ln63_4

]]></Node>
<StgValue><ssdm name="r_num_addr_35"/></StgValue>
</operation>

<operation id="1170" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltERKS_.exit:80 %store_ln63 = store i32 %ref_tmp95_1_2, i13 %r_num_addr_35

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="1171" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:84 %bitcast_ln77_1 = bitcast i32 %tmp_224

]]></Node>
<StgValue><ssdm name="bitcast_ln77_1"/></StgValue>
</operation>

<operation id="1172" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:85 %tmp_163 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1173" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="23" op_0_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:86 %trunc_ln77_3 = trunc i32 %bitcast_ln77_1

]]></Node>
<StgValue><ssdm name="trunc_ln77_3"/></StgValue>
</operation>

<operation id="1174" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BanltERKS_.exit:87 %icmp_ln77_4 = icmp_ne  i8 %tmp_163, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_4"/></StgValue>
</operation>

<operation id="1175" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BanltERKS_.exit:88 %icmp_ln77_5 = icmp_eq  i23 %trunc_ln77_3, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_5"/></StgValue>
</operation>

<operation id="1176" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BanltERKS_.exit:89 %or_ln77_1 = or i1 %icmp_ln77_5, i1 %icmp_ln77_4

]]></Node>
<StgValue><ssdm name="or_ln77_1"/></StgValue>
</operation>

<operation id="1177" st_id="71" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanltERKS_.exit:90 %tmp_164 = fcmp_oeq  i32 %tmp_224, i32 0

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1178" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BanltERKS_.exit:91 %and_ln77_1 = and i1 %or_ln77_1, i1 %tmp_164

]]></Node>
<StgValue><ssdm name="and_ln77_1"/></StgValue>
</operation>

<operation id="1179" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BanltERKS_.exit:92 %br_ln77 = br i1 %and_ln77_1, void %_ZNK3BanmlEf.exit, void %.preheader21.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1180" st_id="71" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader21.preheader:0 %call_ln678 = call void @main_Pipeline_VITIS_LOOP_84_1, i32 %tmp_224, i32 %tmp_225, i32 %tmp_226, i32 %idx_tmp_22_loc

]]></Node>
<StgValue><ssdm name="call_ln678"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1181" st_id="72" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader21.preheader:0 %call_ln678 = call void @main_Pipeline_VITIS_LOOP_84_1, i32 %tmp_224, i32 %tmp_225, i32 %tmp_226, i32 %idx_tmp_22_loc

]]></Node>
<StgValue><ssdm name="call_ln678"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1182" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader21.preheader:1 %idx_tmp_22_loc_load = load i32 %idx_tmp_22_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_22_loc_load"/></StgValue>
</operation>

<operation id="1183" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="2" op_0_bw="32">
<![CDATA[
.preheader21.preheader:2 %empty_75 = trunc i32 %idx_tmp_22_loc_load

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="1184" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader21.preheader:3 %icmp_ln92_3 = icmp_ult  i32 %idx_tmp_22_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_3"/></StgValue>
</operation>

<operation id="1185" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21.preheader:4 %br_ln92 = br i1 %icmp_ln92_3, void %.lr.ph.i.i, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="1186" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:0 %xor_ln92_1 = xor i2 %empty_75, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_1"/></StgValue>
</operation>

<operation id="1187" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i.i:1 %icmp_ln92_4 = icmp_ne  i32 %idx_tmp_22_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_4"/></StgValue>
</operation>

<operation id="1188" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph7.i.i:2 %select_ln92 = select i1 %icmp_ln92_4, i2 %xor_ln92_1, i2 1

]]></Node>
<StgValue><ssdm name="select_ln92"/></StgValue>
</operation>

<operation id="1189" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i.i:3 %call_ln678 = call void @main_Pipeline_VITIS_LOOP_92_2, i32 %tmp_224, i32 %tmp_225, i32 %tmp_226, i2 %empty_75, i2 %select_ln92, i32 %res_num_load_21005_loc, i32 %res_num_load_1999_loc, i32 %res_num_load993_loc

]]></Node>
<StgValue><ssdm name="call_ln678"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1190" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph7.i.i:3 %call_ln678 = call void @main_Pipeline_VITIS_LOOP_92_2, i32 %tmp_224, i32 %tmp_225, i32 %tmp_226, i2 %empty_75, i2 %select_ln92, i32 %res_num_load_21005_loc, i32 %res_num_load_1999_loc, i32 %res_num_load993_loc

]]></Node>
<StgValue><ssdm name="call_ln678"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1191" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i:4 %res_num_load_10 = load i32 %res_num_load_21005_loc

]]></Node>
<StgValue><ssdm name="res_num_load_10"/></StgValue>
</operation>

<operation id="1192" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i:5 %res_num_load_11 = load i32 %res_num_load_1999_loc

]]></Node>
<StgValue><ssdm name="res_num_load_11"/></StgValue>
</operation>

<operation id="1193" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph7.i.i:6 %res_num_load_12 = load i32 %res_num_load993_loc

]]></Node>
<StgValue><ssdm name="res_num_load_12"/></StgValue>
</operation>

<operation id="1194" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:7 %sub_ln92 = sub i2 2, i2 %empty_75

]]></Node>
<StgValue><ssdm name="sub_ln92"/></StgValue>
</operation>

<operation id="1195" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:8 %base_30 = add i2 %sub_ln92, i2 1

]]></Node>
<StgValue><ssdm name="base_30"/></StgValue>
</operation>

<operation id="1196" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:9 %xor_ln100 = xor i2 %sub_ln92, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>

<operation id="1197" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph7.i.i:10 %sext_ln100 = sext i2 %xor_ln100

]]></Node>
<StgValue><ssdm name="sext_ln100"/></StgValue>
</operation>

<operation id="1198" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph7.i.i:11 %tmp_227 = add i32 %sext_ln100, i32 %res_p

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1199" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph7.i.i:12 %icmp_ln104_7 = icmp_eq  i2 %base_30, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_7"/></StgValue>
</operation>

<operation id="1200" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph7.i.i:13 %br_ln104 = br i1 %icmp_ln104_7, void %.lr.ph.i.i, void %_ZNK3BanmlEf.exit

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="1201" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:0 %res_num_load_21003 = phi i32 %tmp_226, void %.preheader21.preheader, i32 %res_num_load_10, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="res_num_load_21003"/></StgValue>
</operation>

<operation id="1202" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:1 %res_num_load_1997 = phi i32 %tmp_225, void %.preheader21.preheader, i32 %res_num_load_11, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="res_num_load_1997"/></StgValue>
</operation>

<operation id="1203" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:2 %res_num_load991 = phi i32 %tmp_224, void %.preheader21.preheader, i32 %res_num_load_12, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="res_num_load991"/></StgValue>
</operation>

<operation id="1204" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:4 %base_0_lcssa_i_i18271831 = phi i2 0, void %.preheader21.preheader, i2 %base_30, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i18271831"/></StgValue>
</operation>

<operation id="1205" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i:5 %zext_ln104_3 = zext i2 %base_0_lcssa_i_i18271831

]]></Node>
<StgValue><ssdm name="zext_ln104_3"/></StgValue>
</operation>

<operation id="1206" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i:6 %icmp_ln104_8 = icmp_ne  i2 %base_0_lcssa_i_i18271831, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_8"/></StgValue>
</operation>

<operation id="1207" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i:7 %add_ln104_1 = add i3 %zext_ln104_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_1"/></StgValue>
</operation>

<operation id="1208" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i:8 %select_ln104_1 = select i1 %icmp_ln104_8, i3 3, i3 %add_ln104_1

]]></Node>
<StgValue><ssdm name="select_ln104_1"/></StgValue>
</operation>

<operation id="1209" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i:9 %call_ln678 = call void @main_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_21003, i32 %res_num_load_1997, i32 %res_num_load991, i2 %base_0_lcssa_i_i18271831, i3 %select_ln104_1, i32 %res_num_load_21002_loc, i32 %res_num_load_1996_loc, i32 %res_num_load990_loc

]]></Node>
<StgValue><ssdm name="call_ln678"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1210" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i:9 %call_ln678 = call void @main_Pipeline_VITIS_LOOP_104_3, i32 %res_num_load_21003, i32 %res_num_load_1997, i32 %res_num_load991, i2 %base_0_lcssa_i_i18271831, i3 %select_ln104_1, i32 %res_num_load_21002_loc, i32 %res_num_load_1996_loc, i32 %res_num_load990_loc

]]></Node>
<StgValue><ssdm name="call_ln678"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1211" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:3 %empty_76 = phi i32 0, void %.preheader21.preheader, i32 %tmp_227, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="1212" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:10 %res_num_load_13 = load i32 %res_num_load_21002_loc

]]></Node>
<StgValue><ssdm name="res_num_load_13"/></StgValue>
</operation>

<operation id="1213" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:11 %res_num_load_14 = load i32 %res_num_load_1996_loc

]]></Node>
<StgValue><ssdm name="res_num_load_14"/></StgValue>
</operation>

<operation id="1214" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:12 %res_num_load_15 = load i32 %res_num_load990_loc

]]></Node>
<StgValue><ssdm name="res_num_load_15"/></StgValue>
</operation>

<operation id="1215" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln104_7" val="0"/>
</and_exp><and_exp><literal name="and_ln77_1" val="1"/>
<literal name="icmp_ln92_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i:13 %br_ln0 = br void %_ZNK3BanmlEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1216" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:2 %res_num_load = phi i32 %res_num_load_15, void %.lr.ph.i.i, i32 %tmp_224, void %_ZNK3BanltERKS_.exit, i32 %res_num_load_12, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="res_num_load"/></StgValue>
</operation>

<operation id="1217" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:6 %zext_ln64_1 = zext i12 %idx_149

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="1218" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:7 %trunc_ln64 = trunc i12 %idx_149

]]></Node>
<StgValue><ssdm name="trunc_ln64"/></StgValue>
</operation>

<operation id="1219" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BanmlEf.exit:8 %tmp_190_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln64, i2 0

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="1220" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:9 %sub_ln64 = sub i13 %tmp_190_cast, i13 %zext_ln64_1

]]></Node>
<StgValue><ssdm name="sub_ln64"/></StgValue>
</operation>

<operation id="1221" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:10 %zext_ln64_2 = zext i13 %sub_ln64

]]></Node>
<StgValue><ssdm name="zext_ln64_2"/></StgValue>
</operation>

<operation id="1222" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:11 %r_num_addr_51 = getelementptr i32 %r_num, i64 0, i64 %zext_ln64_2

]]></Node>
<StgValue><ssdm name="r_num_addr_51"/></StgValue>
</operation>

<operation id="1223" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:20 %store_ln64 = store i32 %res_num_load, i13 %r_num_addr_51

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1224" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:23 %call_ret8 = call i128 @operator/.1.2, i32 %res_p, i32 %b_num, i4 %i, i32 %n_2

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="1225" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BanmlEf.exit:71 %tmp_165 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln89, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1226" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="23" op_0_bw="32">
<![CDATA[
_ZNK3BanmlEf.exit:72 %trunc_ln61_7 = trunc i32 %bitcast_ln89

]]></Node>
<StgValue><ssdm name="trunc_ln61_7"/></StgValue>
</operation>

<operation id="1227" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BanmlEf.exit:73 %icmp_ln61_19 = icmp_ne  i8 %tmp_165, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_19"/></StgValue>
</operation>

<operation id="1228" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BanmlEf.exit:74 %icmp_ln61_20 = icmp_eq  i23 %trunc_ln61_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_20"/></StgValue>
</operation>

<operation id="1229" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BanmlEf.exit:75 %or_ln61_8 = or i1 %icmp_ln61_20, i1 %icmp_ln61_19

]]></Node>
<StgValue><ssdm name="or_ln61_8"/></StgValue>
</operation>

<operation id="1230" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BanmlEf.exit:76 %and_ln61_6 = and i1 %or_ln61_3, i1 %or_ln61_8

]]></Node>
<StgValue><ssdm name="and_ln61_6"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1231" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:0 %res_num_load_2 = phi i32 %res_num_load_13, void %.lr.ph.i.i, i32 %tmp_226, void %_ZNK3BanltERKS_.exit, i32 %res_num_load_10, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="res_num_load_2"/></StgValue>
</operation>

<operation id="1232" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:1 %res_num_load_1 = phi i32 %res_num_load_14, void %.lr.ph.i.i, i32 %tmp_225, void %_ZNK3BanltERKS_.exit, i32 %res_num_load_11, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="res_num_load_1"/></StgValue>
</operation>

<operation id="1233" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:3 %res_p_2 = phi i32 %empty_76, void %.lr.ph.i.i, i32 %res_p, void %_ZNK3BanltERKS_.exit, i32 %tmp_227, void %.lr.ph7.i.i

]]></Node>
<StgValue><ssdm name="res_p_2"/></StgValue>
</operation>

<operation id="1234" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:4 %idx_150 = add i12 %trunc_ln54, i12 9

]]></Node>
<StgValue><ssdm name="idx_150"/></StgValue>
</operation>

<operation id="1235" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:5 %zext_ln64 = zext i12 %idx_149

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="1236" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:12 %add_ln64 = add i13 %sub_ln64, i13 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="1237" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:13 %zext_ln64_3 = zext i13 %add_ln64

]]></Node>
<StgValue><ssdm name="zext_ln64_3"/></StgValue>
</operation>

<operation id="1238" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:14 %r_num_addr_52 = getelementptr i32 %r_num, i64 0, i64 %zext_ln64_3

]]></Node>
<StgValue><ssdm name="r_num_addr_52"/></StgValue>
</operation>

<operation id="1239" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:15 %add_ln64_1 = add i13 %sub_ln64, i13 2

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="1240" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:16 %zext_ln64_4 = zext i13 %add_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64_4"/></StgValue>
</operation>

<operation id="1241" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:17 %r_num_addr_53 = getelementptr i32 %r_num, i64 0, i64 %zext_ln64_4

]]></Node>
<StgValue><ssdm name="r_num_addr_53"/></StgValue>
</operation>

<operation id="1242" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:18 %r_p_addr_17 = getelementptr i32 %r_p, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="r_p_addr_17"/></StgValue>
</operation>

<operation id="1243" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:19 %store_ln64 = store i32 %res_p_2, i12 %r_p_addr_17

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1244" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:21 %store_ln64 = store i32 %res_num_load_1, i13 %r_num_addr_52

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1245" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:22 %store_ln64 = store i32 %res_num_load_2, i13 %r_num_addr_53

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="1246" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:23 %call_ret8 = call i128 @operator/.1.2, i32 %res_p, i32 %b_num, i4 %i, i32 %n_2

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="1247" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlEf.exit:24 %tmp_11 = extractvalue i128 %call_ret8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1248" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlEf.exit:25 %ref_tmp111_1 = extractvalue i128 %call_ret8

]]></Node>
<StgValue><ssdm name="ref_tmp111_1"/></StgValue>
</operation>

<operation id="1249" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlEf.exit:26 %ref_tmp111_1_1 = extractvalue i128 %call_ret8

]]></Node>
<StgValue><ssdm name="ref_tmp111_1_1"/></StgValue>
</operation>

<operation id="1250" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlEf.exit:27 %ref_tmp111_1_2 = extractvalue i128 %call_ret8

]]></Node>
<StgValue><ssdm name="ref_tmp111_1_2"/></StgValue>
</operation>

<operation id="1251" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:29 %zext_ln65 = zext i12 %idx_150

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="1252" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:30 %zext_ln65_1 = zext i12 %idx_150

]]></Node>
<StgValue><ssdm name="zext_ln65_1"/></StgValue>
</operation>

<operation id="1253" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:31 %trunc_ln65 = trunc i12 %idx_150

]]></Node>
<StgValue><ssdm name="trunc_ln65"/></StgValue>
</operation>

<operation id="1254" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BanmlEf.exit:32 %tmp_191_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln65, i2 0

]]></Node>
<StgValue><ssdm name="tmp_191_cast"/></StgValue>
</operation>

<operation id="1255" st_id="78" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:33 %sub_ln65 = sub i13 %tmp_191_cast, i13 %zext_ln65_1

]]></Node>
<StgValue><ssdm name="sub_ln65"/></StgValue>
</operation>

<operation id="1256" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:42 %r_p_addr_18 = getelementptr i32 %r_p, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="r_p_addr_18"/></StgValue>
</operation>

<operation id="1257" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:43 %store_ln65 = store i32 %tmp_11, i12 %r_p_addr_18

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1258" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:34 %zext_ln65_2 = zext i13 %sub_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65_2"/></StgValue>
</operation>

<operation id="1259" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:35 %r_num_addr_54 = getelementptr i32 %r_num, i64 0, i64 %zext_ln65_2

]]></Node>
<StgValue><ssdm name="r_num_addr_54"/></StgValue>
</operation>

<operation id="1260" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:36 %add_ln65 = add i13 %sub_ln65, i13 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="1261" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:37 %zext_ln65_3 = zext i13 %add_ln65

]]></Node>
<StgValue><ssdm name="zext_ln65_3"/></StgValue>
</operation>

<operation id="1262" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:38 %r_num_addr_55 = getelementptr i32 %r_num, i64 0, i64 %zext_ln65_3

]]></Node>
<StgValue><ssdm name="r_num_addr_55"/></StgValue>
</operation>

<operation id="1263" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:44 %store_ln65 = store i32 %ref_tmp111_1, i13 %r_num_addr_54

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1264" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:45 %store_ln65 = store i32 %ref_tmp111_1_1, i13 %r_num_addr_55

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1265" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:47 %call_ret10 = call i128 @operator/, i32 %n_2, i32 %res_p, i32 %b_num, i4 %i

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1266" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:28 %idx_151 = add i12 %trunc_ln54, i12 10

]]></Node>
<StgValue><ssdm name="idx_151"/></StgValue>
</operation>

<operation id="1267" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:39 %add_ln65_1 = add i13 %sub_ln65, i13 2

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="1268" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:40 %zext_ln65_4 = zext i13 %add_ln65_1

]]></Node>
<StgValue><ssdm name="zext_ln65_4"/></StgValue>
</operation>

<operation id="1269" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:41 %r_num_addr_56 = getelementptr i32 %r_num, i64 0, i64 %zext_ln65_4

]]></Node>
<StgValue><ssdm name="r_num_addr_56"/></StgValue>
</operation>

<operation id="1270" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:46 %store_ln65 = store i32 %ref_tmp111_1_2, i13 %r_num_addr_56

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="1271" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:47 %call_ret10 = call i128 @operator/, i32 %n_2, i32 %res_p, i32 %b_num, i4 %i

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>

<operation id="1272" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlEf.exit:48 %tmp_12 = extractvalue i128 %call_ret10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1273" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlEf.exit:49 %ref_tmp119_1 = extractvalue i128 %call_ret10

]]></Node>
<StgValue><ssdm name="ref_tmp119_1"/></StgValue>
</operation>

<operation id="1274" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlEf.exit:50 %ref_tmp119_1_1 = extractvalue i128 %call_ret10

]]></Node>
<StgValue><ssdm name="ref_tmp119_1_1"/></StgValue>
</operation>

<operation id="1275" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="32" op_0_bw="128">
<![CDATA[
_ZNK3BanmlEf.exit:51 %ref_tmp119_1_2 = extractvalue i128 %call_ret10

]]></Node>
<StgValue><ssdm name="ref_tmp119_1_2"/></StgValue>
</operation>

<operation id="1276" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:53 %zext_ln66 = zext i12 %idx_151

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="1277" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:54 %zext_ln66_1 = zext i12 %idx_151

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="1278" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:55 %trunc_ln66 = trunc i12 %idx_151

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="1279" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BanmlEf.exit:56 %tmp_192_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln66, i2 0

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="1280" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:57 %sub_ln66 = sub i13 %tmp_192_cast, i13 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="sub_ln66"/></StgValue>
</operation>

<operation id="1281" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:58 %zext_ln66_2 = zext i13 %sub_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="1282" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:59 %r_num_addr_57 = getelementptr i32 %r_num, i64 0, i64 %zext_ln66_2

]]></Node>
<StgValue><ssdm name="r_num_addr_57"/></StgValue>
</operation>

<operation id="1283" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:66 %r_p_addr_19 = getelementptr i32 %r_p, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="r_p_addr_19"/></StgValue>
</operation>

<operation id="1284" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:67 %store_ln66 = store i32 %tmp_12, i12 %r_p_addr_19

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="1285" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:68 %store_ln66 = store i32 %ref_tmp119_1, i13 %r_num_addr_57

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="1286" st_id="80" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanmlEf.exit:77 %tmp_166 = fcmp_oeq  i32 %empty_73, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1287" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BanmlEf.exit:52 %idx_153 = add i12 %trunc_ln54, i12 11

]]></Node>
<StgValue><ssdm name="idx_153"/></StgValue>
</operation>

<operation id="1288" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:60 %add_ln66 = add i13 %sub_ln66, i13 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="1289" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:61 %zext_ln66_3 = zext i13 %add_ln66

]]></Node>
<StgValue><ssdm name="zext_ln66_3"/></StgValue>
</operation>

<operation id="1290" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:62 %r_num_addr_58 = getelementptr i32 %r_num, i64 0, i64 %zext_ln66_3

]]></Node>
<StgValue><ssdm name="r_num_addr_58"/></StgValue>
</operation>

<operation id="1291" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:63 %add_ln66_1 = add i13 %sub_ln66, i13 2

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="1292" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:64 %zext_ln66_4 = zext i13 %add_ln66_1

]]></Node>
<StgValue><ssdm name="zext_ln66_4"/></StgValue>
</operation>

<operation id="1293" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlEf.exit:65 %r_num_addr_59 = getelementptr i32 %r_num, i64 0, i64 %zext_ln66_4

]]></Node>
<StgValue><ssdm name="r_num_addr_59"/></StgValue>
</operation>

<operation id="1294" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:69 %store_ln66 = store i32 %ref_tmp119_1_1, i13 %r_num_addr_58

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="1295" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlEf.exit:70 %store_ln66 = store i32 %ref_tmp119_1_2, i13 %r_num_addr_59

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="1296" st_id="81" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BanmlEf.exit:77 %tmp_166 = fcmp_oeq  i32 %empty_73, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1297" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BanmlEf.exit:78 %and_ln61_7 = and i1 %and_ln61_6, i1 %tmp_166

]]></Node>
<StgValue><ssdm name="and_ln61_7"/></StgValue>
</operation>

<operation id="1298" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BanmlEf.exit:79 %xor_ln61_1 = xor i1 %and_ln61_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln61_1"/></StgValue>
</operation>

<operation id="1299" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BanmlEf.exit:80 %or_ln61_2 = or i1 %icmp_ln61, i1 %xor_ln61_1

]]></Node>
<StgValue><ssdm name="or_ln61_2"/></StgValue>
</operation>

<operation id="1300" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BanmlEf.exit:81 %br_ln61 = br i1 %or_ln61_2, void %.preheader20.preheader, void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1301" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
.preheader20.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_68_1, i6 %sub_ln542, i32 %b_num, i1 %res_4_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1302" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
.preheader20.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_68_1, i6 %sub_ln542, i32 %b_num, i1 %res_4_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1303" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader20.preheader:1 %res_4_loc_load = load i1 %res_4_loc

]]></Node>
<StgValue><ssdm name="res_4_loc_load"/></StgValue>
</operation>

<operation id="1304" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="0">
<![CDATA[
.preheader20.preheader:2 %br_ln0 = br void %_ZNK3BaneqEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1305" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:0 %retval_0_i561 = phi i1 %res_4_loc_load, void %.preheader20.preheader, i1 0, void %_ZNK3BanmlEf.exit

]]></Node>
<StgValue><ssdm name="retval_0_i561"/></StgValue>
</operation>

<operation id="1306" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit:1 %zext_ln67_1 = zext i1 %retval_0_i561

]]></Node>
<StgValue><ssdm name="zext_ln67_1"/></StgValue>
</operation>

<operation id="1307" st_id="83" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:2 %n_3 = uitofp i32 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1308" st_id="84" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:2 %n_3 = uitofp i32 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1309" st_id="85" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:2 %n_3 = uitofp i32 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="1310" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BaneqEf.exit:4 %zext_ln67 = zext i12 %idx_153

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="1311" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BaneqEf.exit:5 %zext_ln67_2 = zext i12 %idx_153

]]></Node>
<StgValue><ssdm name="zext_ln67_2"/></StgValue>
</operation>

<operation id="1312" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BaneqEf.exit:6 %trunc_ln67 = trunc i12 %idx_153

]]></Node>
<StgValue><ssdm name="trunc_ln67"/></StgValue>
</operation>

<operation id="1313" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BaneqEf.exit:7 %tmp_196_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln67, i2 0

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="1314" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BaneqEf.exit:8 %sub_ln67 = sub i13 %tmp_196_cast, i13 %zext_ln67_2

]]></Node>
<StgValue><ssdm name="sub_ln67"/></StgValue>
</operation>

<operation id="1315" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BaneqEf.exit:11 %add_ln67 = add i13 %sub_ln67, i13 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="1316" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BaneqEf.exit:12 %zext_ln67_4 = zext i13 %add_ln67

]]></Node>
<StgValue><ssdm name="zext_ln67_4"/></StgValue>
</operation>

<operation id="1317" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BaneqEf.exit:13 %r_num_addr_61 = getelementptr i32 %r_num, i64 0, i64 %zext_ln67_4

]]></Node>
<StgValue><ssdm name="r_num_addr_61"/></StgValue>
</operation>

<operation id="1318" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BaneqEf.exit:14 %add_ln67_1 = add i13 %sub_ln67, i13 2

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="1319" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BaneqEf.exit:15 %zext_ln67_5 = zext i13 %add_ln67_1

]]></Node>
<StgValue><ssdm name="zext_ln67_5"/></StgValue>
</operation>

<operation id="1320" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BaneqEf.exit:16 %r_num_addr_62 = getelementptr i32 %r_num, i64 0, i64 %zext_ln67_5

]]></Node>
<StgValue><ssdm name="r_num_addr_62"/></StgValue>
</operation>

<operation id="1321" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BaneqEf.exit:17 %r_p_addr_20 = getelementptr i32 %r_p, i64 0, i64 %zext_ln67

]]></Node>
<StgValue><ssdm name="r_p_addr_20"/></StgValue>
</operation>

<operation id="1322" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BaneqEf.exit:18 %store_ln67 = store i32 0, i12 %r_p_addr_20

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1323" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BaneqEf.exit:20 %store_ln67 = store i32 0, i13 %r_num_addr_61

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1324" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BaneqEf.exit:21 %store_ln67 = store i32 0, i13 %r_num_addr_62

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1325" st_id="86" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:2 %n_3 = uitofp i32 %zext_ln67_1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>

<operation id="1326" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BaneqEf.exit:3 %idx_154 = add i12 %trunc_ln54, i12 12

]]></Node>
<StgValue><ssdm name="idx_154"/></StgValue>
</operation>

<operation id="1327" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BaneqEf.exit:9 %zext_ln67_3 = zext i13 %sub_ln67

]]></Node>
<StgValue><ssdm name="zext_ln67_3"/></StgValue>
</operation>

<operation id="1328" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BaneqEf.exit:10 %r_num_addr_60 = getelementptr i32 %r_num, i64 0, i64 %zext_ln67_3

]]></Node>
<StgValue><ssdm name="r_num_addr_60"/></StgValue>
</operation>

<operation id="1329" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BaneqEf.exit:19 %store_ln67 = store i32 %n_3, i13 %r_num_addr_60

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="1330" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit:22 %icmp_ln472 = icmp_sgt  i32 %res_p, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln472"/></StgValue>
</operation>

<operation id="1331" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit:23 %br_ln472 = br i1 %icmp_ln472, void, void

]]></Node>
<StgValue><ssdm name="br_ln472"/></StgValue>
</operation>

<operation id="1332" st_id="86" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %tmp_169 = fcmp_olt  i32 %empty_73, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1333" st_id="86" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_167 = fcmp_olt  i32 %empty_73, i32 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1334" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res_p, i32 31

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1335" st_id="87" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %tmp_169 = fcmp_olt  i32 %empty_73, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1336" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln490 = and i1 %and_ln61_6, i1 %tmp_169

]]></Node>
<StgValue><ssdm name="and_ln490"/></StgValue>
</operation>

<operation id="1337" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %or_ln490 = or i1 %tmp_168, i1 %and_ln490

]]></Node>
<StgValue><ssdm name="or_ln490"/></StgValue>
</operation>

<operation id="1338" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln478 = br i1 %or_ln490, void, void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln478"/></StgValue>
</operation>

<operation id="1339" st_id="87" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln490" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_170 = fcmp_ogt  i32 %empty_73, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1340" st_id="88" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_170 = fcmp_ogt  i32 %empty_73, i32 %n_2

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1341" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln492 = and i1 %and_ln61_6, i1 %tmp_170

]]></Node>
<StgValue><ssdm name="and_ln492"/></StgValue>
</operation>

<operation id="1342" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln492 = br i1 %and_ln492, void %.preheader19.preheader, void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln492"/></StgValue>
</operation>

<operation id="1343" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
.preheader19.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_497_1, i6 %sub_ln542, i32 %b_num, i1 %res_6_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1344" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
.preheader19.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_497_1, i6 %sub_ln542, i32 %b_num, i1 %res_6_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1345" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="or_ln490" val="0"/>
<literal name="and_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader19.preheader:1 %res_6_loc_load = load i1 %res_6_loc

]]></Node>
<StgValue><ssdm name="res_6_loc_load"/></StgValue>
</operation>

<operation id="1346" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln472" val="0"/>
<literal name="or_ln490" val="0"/>
<literal name="and_ln492" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="0">
<![CDATA[
.preheader19.preheader:2 %br_ln0 = br void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1347" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
_ZNK3BanltEf.exit:0 %retval_0_i577 = phi i1 %and_ln473, void, i1 %res_6_loc_load, void %.preheader19.preheader, i1 1, void, i1 0, void

]]></Node>
<StgValue><ssdm name="retval_0_i577"/></StgValue>
</operation>

<operation id="1348" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="32" op_0_bw="1">
<![CDATA[
_ZNK3BanltEf.exit:1 %zext_ln68_1 = zext i1 %retval_0_i577

]]></Node>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</operation>

<operation id="1349" st_id="90" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltEf.exit:2 %n_4 = uitofp i32 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="1350" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="12">
<![CDATA[
_ZNK3BanltEf.exit:4 %zext_ln68 = zext i12 %idx_154

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="1351" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:17 %r_p_addr_21 = getelementptr i32 %r_p, i64 0, i64 %zext_ln68

]]></Node>
<StgValue><ssdm name="r_p_addr_21"/></StgValue>
</operation>

<operation id="1352" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanltEf.exit:18 %store_ln68 = store i32 0, i12 %r_p_addr_21

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1353" st_id="91" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %tmp_167 = fcmp_olt  i32 %empty_73, i32 0

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1354" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1 %and_ln473 = and i1 %or_ln61_3, i1 %tmp_167

]]></Node>
<StgValue><ssdm name="and_ln473"/></StgValue>
</operation>

<operation id="1355" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln473 = br void %_ZNK3BanltEf.exit

]]></Node>
<StgValue><ssdm name="br_ln473"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1356" st_id="92" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltEf.exit:2 %n_4 = uitofp i32 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1357" st_id="93" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltEf.exit:2 %n_4 = uitofp i32 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="1358" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="13" op_0_bw="12">
<![CDATA[
_ZNK3BanltEf.exit:5 %zext_ln68_2 = zext i12 %idx_154

]]></Node>
<StgValue><ssdm name="zext_ln68_2"/></StgValue>
</operation>

<operation id="1359" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="12">
<![CDATA[
_ZNK3BanltEf.exit:6 %trunc_ln68 = trunc i12 %idx_154

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="1360" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZNK3BanltEf.exit:7 %tmp_214_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln68, i2 0

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="1361" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltEf.exit:8 %sub_ln68 = sub i13 %tmp_214_cast, i13 %zext_ln68_2

]]></Node>
<StgValue><ssdm name="sub_ln68"/></StgValue>
</operation>

<operation id="1362" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltEf.exit:11 %add_ln68 = add i13 %sub_ln68, i13 1

]]></Node>
<StgValue><ssdm name="add_ln68"/></StgValue>
</operation>

<operation id="1363" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltEf.exit:12 %zext_ln68_4 = zext i13 %add_ln68

]]></Node>
<StgValue><ssdm name="zext_ln68_4"/></StgValue>
</operation>

<operation id="1364" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:13 %r_num_addr_64 = getelementptr i32 %r_num, i64 0, i64 %zext_ln68_4

]]></Node>
<StgValue><ssdm name="r_num_addr_64"/></StgValue>
</operation>

<operation id="1365" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZNK3BanltEf.exit:14 %add_ln68_1 = add i13 %sub_ln68, i13 2

]]></Node>
<StgValue><ssdm name="add_ln68_1"/></StgValue>
</operation>

<operation id="1366" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltEf.exit:15 %zext_ln68_5 = zext i13 %add_ln68_1

]]></Node>
<StgValue><ssdm name="zext_ln68_5"/></StgValue>
</operation>

<operation id="1367" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:16 %r_num_addr_65 = getelementptr i32 %r_num, i64 0, i64 %zext_ln68_5

]]></Node>
<StgValue><ssdm name="r_num_addr_65"/></StgValue>
</operation>

<operation id="1368" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltEf.exit:20 %store_ln68 = store i32 0, i13 %r_num_addr_64

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1369" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltEf.exit:21 %store_ln68 = store i32 0, i13 %r_num_addr_65

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1370" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:22 %add_ln712 = add i64 %j, i64 1

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="1371" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="6" op_0_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:23 %trunc_ln290 = trunc i64 %add_ln712

]]></Node>
<StgValue><ssdm name="trunc_ln290"/></StgValue>
</operation>

<operation id="1372" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="4" op_0_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:24 %trunc_ln290_1 = trunc i64 %add_ln712

]]></Node>
<StgValue><ssdm name="trunc_ln290_1"/></StgValue>
</operation>

<operation id="1373" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
_ZNK3BanltEf.exit:25 %p_shl1_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln290_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="1374" st_id="93" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK3BanltEf.exit:26 %sub_ln290 = sub i6 %p_shl1_cast, i6 %trunc_ln290

]]></Node>
<StgValue><ssdm name="sub_ln290"/></StgValue>
</operation>

<operation id="1375" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:35 %b_p_addr_14 = getelementptr i32 %b_p, i64 0, i64 %add_ln712

]]></Node>
<StgValue><ssdm name="b_p_addr_14"/></StgValue>
</operation>

<operation id="1376" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="4">
<![CDATA[
_ZNK3BanltEf.exit:36 %b_p_load = load i4 %b_p_addr_14

]]></Node>
<StgValue><ssdm name="b_p_load"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1377" st_id="94" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BanltEf.exit:2 %n_4 = uitofp i32 %zext_ln68_1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>

<operation id="1378" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZNK3BanltEf.exit:3 %idx_155 = add i12 %trunc_ln54, i12 13

]]></Node>
<StgValue><ssdm name="idx_155"/></StgValue>
</operation>

<operation id="1379" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="64" op_0_bw="13">
<![CDATA[
_ZNK3BanltEf.exit:9 %zext_ln68_3 = zext i13 %sub_ln68

]]></Node>
<StgValue><ssdm name="zext_ln68_3"/></StgValue>
</operation>

<operation id="1380" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:10 %r_num_addr_63 = getelementptr i32 %r_num, i64 0, i64 %zext_ln68_3

]]></Node>
<StgValue><ssdm name="r_num_addr_63"/></StgValue>
</operation>

<operation id="1381" st_id="94" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanltEf.exit:19 %store_ln68 = store i32 %n_4, i13 %r_num_addr_63

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>

<operation id="1382" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="6">
<![CDATA[
_ZNK3BanltEf.exit:27 %zext_ln290 = zext i6 %sub_ln290

]]></Node>
<StgValue><ssdm name="zext_ln290"/></StgValue>
</operation>

<operation id="1383" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:28 %b_num_addr_42 = getelementptr i32 %b_num, i64 0, i64 %zext_ln290

]]></Node>
<StgValue><ssdm name="b_num_addr_42"/></StgValue>
</operation>

<operation id="1384" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK3BanltEf.exit:29 %add_ln290 = add i6 %sub_ln290, i6 1

]]></Node>
<StgValue><ssdm name="add_ln290"/></StgValue>
</operation>

<operation id="1385" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="6">
<![CDATA[
_ZNK3BanltEf.exit:30 %zext_ln290_1 = zext i6 %add_ln290

]]></Node>
<StgValue><ssdm name="zext_ln290_1"/></StgValue>
</operation>

<operation id="1386" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:31 %b_num_addr_43 = getelementptr i32 %b_num, i64 0, i64 %zext_ln290_1

]]></Node>
<StgValue><ssdm name="b_num_addr_43"/></StgValue>
</operation>

<operation id="1387" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZNK3BanltEf.exit:32 %add_ln290_1 = add i6 %sub_ln290, i6 2

]]></Node>
<StgValue><ssdm name="add_ln290_1"/></StgValue>
</operation>

<operation id="1388" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="6">
<![CDATA[
_ZNK3BanltEf.exit:33 %zext_ln290_2 = zext i6 %add_ln290_1

]]></Node>
<StgValue><ssdm name="zext_ln290_2"/></StgValue>
</operation>

<operation id="1389" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanltEf.exit:34 %b_num_addr_44 = getelementptr i32 %b_num, i64 0, i64 %zext_ln290_2

]]></Node>
<StgValue><ssdm name="b_num_addr_44"/></StgValue>
</operation>

<operation id="1390" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="4">
<![CDATA[
_ZNK3BanltEf.exit:36 %b_p_load = load i4 %b_p_addr_14

]]></Node>
<StgValue><ssdm name="b_p_load"/></StgValue>
</operation>

<operation id="1391" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BanltEf.exit:37 %br_ln61 = br i1 %or_ln61, void %.critedge1579, void %_ZNK3BaneqEf.exit.i590

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1392" st_id="94" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.critedge1579:0 %b_num_load_6 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_6"/></StgValue>
</operation>

<operation id="1393" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i590:0 %icmp_ln61_2 = icmp_eq  i32 %b_p_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_2"/></StgValue>
</operation>

<operation id="1394" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i590:1 %br_ln61 = br i1 %icmp_ln61_2, void %.critedge1580, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1395" st_id="94" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0 %b_num_load_9 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_9"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1396" st_id="95" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.critedge1579:0 %b_num_load_6 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_6"/></StgValue>
</operation>

<operation id="1397" st_id="95" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.critedge1579:1 %b_num_load_7 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_7"/></StgValue>
</operation>

<operation id="1398" st_id="95" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.critedge1579:2 %b_num_load_8 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_8"/></StgValue>
</operation>

<operation id="1399" st_id="95" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.critedge1579:4 %store_ln290 = store i32 %b_num_load_6, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1400" st_id="96" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.critedge1579:1 %b_num_load_7 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_7"/></StgValue>
</operation>

<operation id="1401" st_id="96" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
.critedge1579:2 %b_num_load_8 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_8"/></StgValue>
</operation>

<operation id="1402" st_id="96" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.critedge1579:5 %store_ln290 = store i32 %b_num_load_7, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1403" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.critedge1579:3 %store_ln290 = store i32 %b_p_load, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="1404" st_id="97" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
.critedge1579:6 %store_ln290 = store i32 %b_num_load_8, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="1405" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
.critedge1579:7 %br_ln291 = br void %_ZN3BanpLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1406" st_id="98" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0 %b_num_load_9 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_9"/></StgValue>
</operation>

<operation id="1407" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_5 = bitcast i32 %b_num_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln61_5"/></StgValue>
</operation>

<operation id="1408" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_171 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1409" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="23" op_0_bw="32">
<![CDATA[
:3 %trunc_ln61_8 = trunc i32 %bitcast_ln61_5

]]></Node>
<StgValue><ssdm name="trunc_ln61_8"/></StgValue>
</operation>

<operation id="1410" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln61_21 = icmp_ne  i8 %tmp_171, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_21"/></StgValue>
</operation>

<operation id="1411" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln61_22 = icmp_eq  i23 %trunc_ln61_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_22"/></StgValue>
</operation>

<operation id="1412" st_id="98" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_172 = fcmp_oeq  i32 %b_num_load_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1413" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln61_9 = or i1 %icmp_ln61_22, i1 %icmp_ln61_21

]]></Node>
<StgValue><ssdm name="or_ln61_9"/></StgValue>
</operation>

<operation id="1414" st_id="99" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_172 = fcmp_oeq  i32 %b_num_load_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1415" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln61_8 = and i1 %or_ln61_9, i1 %tmp_172

]]></Node>
<StgValue><ssdm name="and_ln61_8"/></StgValue>
</operation>

<operation id="1416" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln61 = br i1 %and_ln61_8, void %.critedge1580, void %_ZN3BanpLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1417" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1580:0 %diff_p = sub i32 %res_p, i32 %b_p_load

]]></Node>
<StgValue><ssdm name="diff_p"/></StgValue>
</operation>

<operation id="1418" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="32">
<![CDATA[
.critedge1580:1 %trunc_ln297 = trunc i32 %diff_p

]]></Node>
<StgValue><ssdm name="trunc_ln297"/></StgValue>
</operation>

<operation id="1419" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="2" op_0_bw="32">
<![CDATA[
.critedge1580:2 %trunc_ln297_1 = trunc i32 %diff_p

]]></Node>
<StgValue><ssdm name="trunc_ln297_1"/></StgValue>
</operation>

<operation id="1420" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1580:3 %icmp_ln300 = icmp_sgt  i32 %diff_p, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="1421" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge1580:4 %br_ln300 = br i1 %icmp_ln300, void, void %_ZN3BanpLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="1422" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln303 = icmp_slt  i32 %diff_p, i32 4294967294

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="1423" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln303 = br i1 %icmp_ln303, void, void

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="1424" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="1425" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln308 = br i1 %tmp_173, void, void %.preheader18.preheader

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>

<operation id="1426" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln327 = icmp_eq  i32 %res_p, i32 %b_p_load

]]></Node>
<StgValue><ssdm name="icmp_ln327"/></StgValue>
</operation>

<operation id="1427" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln327 = br i1 %icmp_ln327, void %._crit_edge37, void

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="1428" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %sub_ln328 = sub i2 0, i2 %trunc_ln297_1

]]></Node>
<StgValue><ssdm name="sub_ln328"/></StgValue>
</operation>

<operation id="1429" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="6" op_0_bw="2">
<![CDATA[
:1 %sext_ln328 = sext i2 %sub_ln328

]]></Node>
<StgValue><ssdm name="sext_ln328"/></StgValue>
</operation>

<operation id="1430" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln328 = add i6 %sub_ln290, i6 %sext_ln328

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="1431" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln328 = zext i6 %add_ln328

]]></Node>
<StgValue><ssdm name="zext_ln328"/></StgValue>
</operation>

<operation id="1432" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %b_num_addr_45 = getelementptr i32 %b_num, i64 0, i64 %zext_ln328

]]></Node>
<StgValue><ssdm name="b_num_addr_45"/></StgValue>
</operation>

<operation id="1433" st_id="99" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="0"/>
<literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:5 %b_num_load_13 = load i6 %b_num_addr_45

]]></Node>
<StgValue><ssdm name="b_num_load_13"/></StgValue>
</operation>

<operation id="1434" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="32" op_0_bw="32">
<![CDATA[
.preheader18.preheader:0 %num_aux_0_1_07_load = load i32 %num_aux_0_1_07

]]></Node>
<StgValue><ssdm name="num_aux_0_1_07_load"/></StgValue>
</operation>

<operation id="1435" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32">
<![CDATA[
.preheader18.preheader:1 %num_aux_1_1_08_load = load i32 %num_aux_1_1_08

]]></Node>
<StgValue><ssdm name="num_aux_1_1_08_load"/></StgValue>
</operation>

<operation id="1436" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32">
<![CDATA[
.preheader18.preheader:2 %num_aux_2_1_09_load = load i32 %num_aux_2_1_09

]]></Node>
<StgValue><ssdm name="num_aux_2_1_09_load"/></StgValue>
</operation>

<operation id="1437" st_id="99" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
.preheader18.preheader:3 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_311_1, i32 %num_aux_2_1_09_load, i32 %num_aux_1_1_08_load, i32 %num_aux_0_1_07_load, i6 %sub_ln542, i32 %b_num, i32 %num_aux_2_1_2_loc, i32 %num_aux_1_1_2_loc, i32 %num_aux_0_1_2_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>

<operation id="1438" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.preheader18.preheader:9 %store_ln321 = store i32 %b_p_load, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="1439" st_id="99" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0 %b_num_load_10 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_10"/></StgValue>
</operation>

<operation id="1440" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="1"/>
</and_exp><and_exp><literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
:3 %store_ln304 = store i32 %b_p_load, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1441" st_id="100" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:5 %b_num_load_13 = load i6 %b_num_addr_45

]]></Node>
<StgValue><ssdm name="b_num_load_13"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1442" st_id="101" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_13 = fadd i32 %empty_73, i32 %b_num_load_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1443" st_id="102" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_13 = fadd i32 %empty_73, i32 %b_num_load_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1444" st_id="103" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_13 = fadd i32 %empty_73, i32 %b_num_load_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1445" st_id="104" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_13 = fadd i32 %empty_73, i32 %b_num_load_13

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1446" st_id="105" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:7 %store_ln329 = store i32 %tmp_13, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="1447" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln330 = br void %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="1448" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge37:0 %tmp_174 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %diff_p, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1449" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge37:1 %icmp_ln327_1 = icmp_eq  i31 %tmp_174, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln327_1"/></StgValue>
</operation>

<operation id="1450" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge37:2 %br_ln327 = br i1 %icmp_ln327_1, void %._crit_edge38, void

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="1451" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0 %xor_ln328 = xor i1 %trunc_ln297, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln328"/></StgValue>
</operation>

<operation id="1452" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="6" op_0_bw="1">
<![CDATA[
:1 %zext_ln328_1 = zext i1 %xor_ln328

]]></Node>
<StgValue><ssdm name="zext_ln328_1"/></StgValue>
</operation>

<operation id="1453" st_id="105" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln328_1 = add i6 %sub_ln290, i6 %zext_ln328_1

]]></Node>
<StgValue><ssdm name="add_ln328_1"/></StgValue>
</operation>

<operation id="1454" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln328_2 = zext i6 %add_ln328_1

]]></Node>
<StgValue><ssdm name="zext_ln328_2"/></StgValue>
</operation>

<operation id="1455" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %b_num_addr_46 = getelementptr i32 %b_num, i64 0, i64 %zext_ln328_2

]]></Node>
<StgValue><ssdm name="b_num_addr_46"/></StgValue>
</operation>

<operation id="1456" st_id="105" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:5 %b_num_load_14 = load i6 %b_num_addr_46

]]></Node>
<StgValue><ssdm name="b_num_load_14"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1457" st_id="106" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:5 %b_num_load_14 = load i6 %b_num_addr_46

]]></Node>
<StgValue><ssdm name="b_num_load_14"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1458" st_id="107" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_14 = fadd i32 %empty_72, i32 %b_num_load_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1459" st_id="108" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_14 = fadd i32 %empty_72, i32 %b_num_load_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1460" st_id="109" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_14 = fadd i32 %empty_72, i32 %b_num_load_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1461" st_id="110" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %tmp_14 = fadd i32 %empty_72, i32 %b_num_load_14

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1462" st_id="111" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:7 %store_ln329 = store i32 %tmp_14, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="1463" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln330 = br void %._crit_edge38

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="1464" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge38:0 %sub_ln328_1 = sub i2 2, i2 %trunc_ln297_1

]]></Node>
<StgValue><ssdm name="sub_ln328_1"/></StgValue>
</operation>

<operation id="1465" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="6" op_0_bw="2">
<![CDATA[
._crit_edge38:1 %zext_ln328_3 = zext i2 %sub_ln328_1

]]></Node>
<StgValue><ssdm name="zext_ln328_3"/></StgValue>
</operation>

<operation id="1466" st_id="111" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge38:2 %add_ln328_2 = add i6 %sub_ln290, i6 %zext_ln328_3

]]></Node>
<StgValue><ssdm name="add_ln328_2"/></StgValue>
</operation>

<operation id="1467" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge38:3 %zext_ln328_4 = zext i6 %add_ln328_2

]]></Node>
<StgValue><ssdm name="zext_ln328_4"/></StgValue>
</operation>

<operation id="1468" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge38:4 %b_num_addr_47 = getelementptr i32 %b_num, i64 0, i64 %zext_ln328_4

]]></Node>
<StgValue><ssdm name="b_num_addr_47"/></StgValue>
</operation>

<operation id="1469" st_id="111" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge38:5 %b_num_load_15 = load i6 %b_num_addr_47

]]></Node>
<StgValue><ssdm name="b_num_load_15"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1470" st_id="112" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
._crit_edge38:5 %b_num_load_15 = load i6 %b_num_addr_47

]]></Node>
<StgValue><ssdm name="b_num_load_15"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1471" st_id="113" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %tmp_15 = fadd i32 %empty_71, i32 %b_num_load_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1472" st_id="114" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %tmp_15 = fadd i32 %empty_71, i32 %b_num_load_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1473" st_id="115" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %tmp_15 = fadd i32 %empty_71, i32 %b_num_load_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1474" st_id="116" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge38:6 %tmp_15 = fadd i32 %empty_71, i32 %b_num_load_15

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1475" st_id="117" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
._crit_edge38:7 %store_ln329 = store i32 %tmp_15, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="1476" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge38:8 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1477" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln334 = icmp_eq  i32 %res_p, i32 %b_p_load

]]></Node>
<StgValue><ssdm name="icmp_ln334"/></StgValue>
</operation>

<operation id="1478" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln334 = br i1 %icmp_ln334, void %._crit_edge39, void

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="1479" st_id="117" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:0 %b_num_load_16 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_16"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1480" st_id="118" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
.preheader18.preheader:3 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_311_1, i32 %num_aux_2_1_09_load, i32 %num_aux_1_1_08_load, i32 %num_aux_0_1_07_load, i6 %sub_ln542, i32 %b_num, i32 %num_aux_2_1_2_loc, i32 %num_aux_1_1_2_loc, i32 %num_aux_0_1_2_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1481" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader18.preheader:4 %num_aux_2_1_2_loc_load = load i32 %num_aux_2_1_2_loc

]]></Node>
<StgValue><ssdm name="num_aux_2_1_2_loc_load"/></StgValue>
</operation>

<operation id="1482" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader18.preheader:5 %num_aux_1_1_2_loc_load = load i32 %num_aux_1_1_2_loc

]]></Node>
<StgValue><ssdm name="num_aux_1_1_2_loc_load"/></StgValue>
</operation>

<operation id="1483" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader18.preheader:6 %num_aux_0_1_2_loc_load = load i32 %num_aux_0_1_2_loc

]]></Node>
<StgValue><ssdm name="num_aux_0_1_2_loc_load"/></StgValue>
</operation>

<operation id="1484" st_id="119" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader18.preheader:7 %sub11_i = sub i2 0, i2 %trunc_ln297_1

]]></Node>
<StgValue><ssdm name="sub11_i"/></StgValue>
</operation>

<operation id="1485" st_id="119" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
.preheader18.preheader:8 %call_ln290 = call void @main_Pipeline_VITIS_LOOP_315_2, i6 %sub_ln290, i32 %b_num, i6 %sub_ln542, i2 %sub11_i, i2 %trunc_ln297_1, i32 %num_aux_0_1_2_loc_load, i32 %num_aux_1_1_2_loc_load, i32 %num_aux_2_1_2_loc_load

]]></Node>
<StgValue><ssdm name="call_ln290"/></StgValue>
</operation>

<operation id="1486" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader18.preheader:10 %store_ln322 = store i32 %num_aux_2_1_2_loc_load, i32 %num_aux_2_1_09

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="1487" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader18.preheader:11 %store_ln322 = store i32 %num_aux_1_1_2_loc_load, i32 %num_aux_1_1_08

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="1488" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader18.preheader:12 %store_ln322 = store i32 %num_aux_0_1_2_loc_load, i32 %num_aux_0_1_07

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1489" st_id="120" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="6" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
.preheader18.preheader:8 %call_ln290 = call void @main_Pipeline_VITIS_LOOP_315_2, i6 %sub_ln290, i32 %b_num, i6 %sub_ln542, i2 %sub11_i, i2 %trunc_ln297_1, i32 %num_aux_0_1_2_loc_load, i32 %num_aux_1_1_2_loc_load, i32 %num_aux_2_1_2_loc_load

]]></Node>
<StgValue><ssdm name="call_ln290"/></StgValue>
</operation>

<operation id="1490" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:13 %br_ln322 = br void

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1491" st_id="121" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
:0 %b_num_load_16 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_16"/></StgValue>
</operation>

<operation id="1492" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln77_4 = bitcast i32 %b_num_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln77_4"/></StgValue>
</operation>

<operation id="1493" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_175 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="1494" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="23" op_0_bw="32">
<![CDATA[
:3 %trunc_ln77_4 = trunc i32 %bitcast_ln77_4

]]></Node>
<StgValue><ssdm name="trunc_ln77_4"/></StgValue>
</operation>

<operation id="1495" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln77_10 = icmp_ne  i8 %tmp_175, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_10"/></StgValue>
</operation>

<operation id="1496" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln77_11 = icmp_eq  i23 %trunc_ln77_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_11"/></StgValue>
</operation>

<operation id="1497" st_id="121" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_176 = fcmp_oeq  i32 %b_num_load_16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1498" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln77_4 = or i1 %icmp_ln77_11, i1 %icmp_ln77_10

]]></Node>
<StgValue><ssdm name="or_ln77_4"/></StgValue>
</operation>

<operation id="1499" st_id="122" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_176 = fcmp_oeq  i32 %b_num_load_16, i32 0

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1500" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln77_4 = and i1 %or_ln77_4, i1 %tmp_176

]]></Node>
<StgValue><ssdm name="and_ln77_4"/></StgValue>
</operation>

<operation id="1501" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln77 = br i1 %and_ln77_4, void %_ZN3Ban14to_normal_formEv.exit.i, void %.preheader17.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1502" st_id="122" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
.preheader17.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_136, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_30_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1503" st_id="123" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
.preheader17.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_136, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_30_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1504" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader17.preheader:1 %idx_tmp_30_loc_load = load i32 %idx_tmp_30_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_30_loc_load"/></StgValue>
</operation>

<operation id="1505" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="2" op_0_bw="32">
<![CDATA[
.preheader17.preheader:2 %empty_77 = trunc i32 %idx_tmp_30_loc_load

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="1506" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader17.preheader:3 %icmp_ln92_5 = icmp_ult  i32 %idx_tmp_30_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_5"/></StgValue>
</operation>

<operation id="1507" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17.preheader:4 %br_ln92 = br i1 %icmp_ln92_5, void %.thread1835, void %.lr.ph12.i.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="1508" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.thread1835:0 %store_ln98 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="1509" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="0">
<![CDATA[
.thread1835:1 %br_ln104 = br void %.lr.ph.i.i631

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="1510" st_id="124" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i:0 %xor_ln92_4 = xor i2 %empty_77, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_4"/></StgValue>
</operation>

<operation id="1511" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i:1 %icmp_ln92_6 = icmp_ne  i32 %idx_tmp_30_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_6"/></StgValue>
</operation>

<operation id="1512" st_id="124" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph12.i.i:2 %select_ln92_1 = select i1 %icmp_ln92_6, i2 %xor_ln92_4, i2 1

]]></Node>
<StgValue><ssdm name="select_ln92_1"/></StgValue>
</operation>

<operation id="1513" st_id="124" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
.lr.ph12.i.i:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_237, i2 %empty_77, i2 %select_ln92_1, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="1514" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i:6 %b_p_load_2 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_2"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1515" st_id="125" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
.lr.ph12.i.i:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_237, i2 %empty_77, i2 %select_ln92_1, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="1516" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i:4 %sub_ln92_3 = sub i2 2, i2 %empty_77

]]></Node>
<StgValue><ssdm name="sub_ln92_3"/></StgValue>
</operation>

<operation id="1517" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i:5 %base_31 = add i2 %sub_ln92_3, i2 1

]]></Node>
<StgValue><ssdm name="base_31"/></StgValue>
</operation>

<operation id="1518" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="4" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i:6 %b_p_load_2 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_2"/></StgValue>
</operation>

<operation id="1519" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i:7 %xor_ln100_2 = xor i2 %sub_ln92_3, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_2"/></StgValue>
</operation>

<operation id="1520" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph12.i.i:8 %sext_ln100_1 = sext i2 %xor_ln100_2

]]></Node>
<StgValue><ssdm name="sext_ln100_1"/></StgValue>
</operation>

<operation id="1521" st_id="125" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i:9 %tmp_177 = add i32 %sext_ln100_1, i32 %b_p_load_2

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="1522" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
.lr.ph12.i.i:10 %store_ln101 = store i32 %tmp_177, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1523" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i:11 %icmp_ln104_13 = icmp_eq  i2 %base_31, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_13"/></StgValue>
</operation>

<operation id="1524" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i:12 %br_ln104 = br i1 %icmp_ln104_13, void %.lr.ph.i.i631, void %._crit_edge.i.i637

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1525" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i631:0 %base_0_lcssa_i_i62718331837 = phi i2 0, void %.thread1835, i2 %base_31, void %.lr.ph12.i.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i62718331837"/></StgValue>
</operation>

<operation id="1526" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i631:1 %zext_ln104_4 = zext i2 %base_0_lcssa_i_i62718331837

]]></Node>
<StgValue><ssdm name="zext_ln104_4"/></StgValue>
</operation>

<operation id="1527" st_id="126" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i631:2 %icmp_ln104_14 = icmp_ne  i2 %base_0_lcssa_i_i62718331837, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_14"/></StgValue>
</operation>

<operation id="1528" st_id="126" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i631:3 %add_ln104_4 = add i3 %zext_ln104_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_4"/></StgValue>
</operation>

<operation id="1529" st_id="126" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i631:4 %select_ln104_4 = select i1 %icmp_ln104_14, i3 3, i3 %add_ln104_4

]]></Node>
<StgValue><ssdm name="select_ln104_4"/></StgValue>
</operation>

<operation id="1530" st_id="126" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.lr.ph.i.i631:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_338, i2 %base_0_lcssa_i_i62718331837, i3 %select_ln104_4, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1531" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln104_13" val="0"/>
</and_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln92_5" val="0"/>
</and_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln104_13" val="0"/>
</and_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln92_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0">
<![CDATA[
.lr.ph.i.i631:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_338, i2 %base_0_lcssa_i_i62718331837, i3 %select_ln104_4, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="1532" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln104_13" val="0"/>
</and_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln92_5" val="0"/>
</and_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln104_13" val="0"/>
</and_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
<literal name="icmp_ln92_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i631:6 %br_ln0 = br void %._crit_edge.i.i637

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1533" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
</and_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
<literal name="and_ln77_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i637:0 %br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="1534" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
</and_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
<literal name="icmp_ln334" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i:0 %br_ln335 = br void %._crit_edge39

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="1535" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="and_ln61_8" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
</and_exp><and_exp><literal name="or_ln61" val="1"/>
<literal name="icmp_ln61_2" val="0"/>
<literal name="icmp_ln300" val="0"/>
<literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge39:0 %br_ln337 = br void %_ZN3BanpLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1536" st_id="128" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:0 %b_num_load_10 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_10"/></StgValue>
</operation>

<operation id="1537" st_id="128" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:1 %b_num_load_11 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_11"/></StgValue>
</operation>

<operation id="1538" st_id="128" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:2 %b_num_load_12 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_12"/></StgValue>
</operation>

<operation id="1539" st_id="128" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:4 %store_ln304 = store i32 %b_num_load_10, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1540" st_id="129" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:1 %b_num_load_11 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_11"/></StgValue>
</operation>

<operation id="1541" st_id="129" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:2 %b_num_load_12 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_12"/></StgValue>
</operation>

<operation id="1542" st_id="129" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:5 %store_ln304 = store i32 %b_num_load_11, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1543" st_id="130" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
:6 %store_ln304 = store i32 %b_num_load_12, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="1544" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln305 = br void %_ZN3BanpLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1545" st_id="131" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:16 %b_num_load_17 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_17"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1546" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="13" op_0_bw="12">
<![CDATA[
_ZN3BanpLERKS_.exit:2 %zext_ln70_1 = zext i12 %idx_155

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="1547" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="11" op_0_bw="12">
<![CDATA[
_ZN3BanpLERKS_.exit:3 %trunc_ln70 = trunc i12 %idx_155

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="1548" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZN3BanpLERKS_.exit:4 %tmp_235_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln70, i2 0

]]></Node>
<StgValue><ssdm name="tmp_235_cast"/></StgValue>
</operation>

<operation id="1549" st_id="132" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanpLERKS_.exit:5 %sub_ln70 = sub i13 %tmp_235_cast, i13 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="sub_ln70"/></StgValue>
</operation>

<operation id="1550" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanpLERKS_.exit:6 %zext_ln70_2 = zext i13 %sub_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="1551" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanpLERKS_.exit:7 %r_num_addr_80 = getelementptr i32 %r_num, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="r_num_addr_80"/></StgValue>
</operation>

<operation id="1552" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:15 %b_p_load_3 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_3"/></StgValue>
</operation>

<operation id="1553" st_id="132" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:16 %b_num_load_17 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_17"/></StgValue>
</operation>

<operation id="1554" st_id="132" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:17 %b_num_load_18 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_18"/></StgValue>
</operation>

<operation id="1555" st_id="132" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:18 %b_num_load_19 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_19"/></StgValue>
</operation>

<operation id="1556" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanpLERKS_.exit:20 %store_ln70 = store i32 %b_num_load_17, i13 %r_num_addr_80

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1557" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="4">
<![CDATA[
_ZN3BanpLERKS_.exit:23 %b_p_3 = load i4 %b_p_addr_14

]]></Node>
<StgValue><ssdm name="b_p_3"/></StgValue>
</operation>

<operation id="1558" st_id="132" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:24 %b_num_load_20 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_20"/></StgValue>
</operation>

<operation id="1559" st_id="132" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:25 %b_num_load_21 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_21"/></StgValue>
</operation>

<operation id="1560" st_id="132" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:26 %b_num_load_22 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_22"/></StgValue>
</operation>

<operation id="1561" st_id="132" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:44 %tmp_179 = fcmp_oeq  i32 %b_num_load_17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1562" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BanpLERKS_.exit:0 %idx_156 = add i12 %trunc_ln54, i12 14

]]></Node>
<StgValue><ssdm name="idx_156"/></StgValue>
</operation>

<operation id="1563" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="64" op_0_bw="12">
<![CDATA[
_ZN3BanpLERKS_.exit:1 %zext_ln70 = zext i12 %idx_155

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="1564" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanpLERKS_.exit:8 %add_ln70 = add i13 %sub_ln70, i13 1

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="1565" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanpLERKS_.exit:9 %zext_ln70_3 = zext i13 %add_ln70

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="1566" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanpLERKS_.exit:10 %r_num_addr_81 = getelementptr i32 %r_num, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="r_num_addr_81"/></StgValue>
</operation>

<operation id="1567" st_id="133" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanpLERKS_.exit:11 %add_ln70_1 = add i13 %sub_ln70, i13 2

]]></Node>
<StgValue><ssdm name="add_ln70_1"/></StgValue>
</operation>

<operation id="1568" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanpLERKS_.exit:12 %zext_ln70_4 = zext i13 %add_ln70_1

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="1569" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanpLERKS_.exit:13 %r_num_addr_82 = getelementptr i32 %r_num, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="r_num_addr_82"/></StgValue>
</operation>

<operation id="1570" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanpLERKS_.exit:14 %r_p_addr_27 = getelementptr i32 %r_p, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="r_p_addr_27"/></StgValue>
</operation>

<operation id="1571" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:15 %b_p_load_3 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_3"/></StgValue>
</operation>

<operation id="1572" st_id="133" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:17 %b_num_load_18 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_18"/></StgValue>
</operation>

<operation id="1573" st_id="133" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:18 %b_num_load_19 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_19"/></StgValue>
</operation>

<operation id="1574" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanpLERKS_.exit:19 %store_ln70 = store i32 %b_p_load_3, i12 %r_p_addr_27

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1575" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanpLERKS_.exit:21 %store_ln70 = store i32 %b_num_load_18, i13 %r_num_addr_81

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1576" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanpLERKS_.exit:22 %store_ln70 = store i32 %b_num_load_19, i13 %r_num_addr_82

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="1577" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="32" op_0_bw="4">
<![CDATA[
_ZN3BanpLERKS_.exit:23 %b_p_3 = load i4 %b_p_addr_14

]]></Node>
<StgValue><ssdm name="b_p_3"/></StgValue>
</operation>

<operation id="1578" st_id="133" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:24 %b_num_load_20 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_20"/></StgValue>
</operation>

<operation id="1579" st_id="133" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:25 %b_num_load_21 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_21"/></StgValue>
</operation>

<operation id="1580" st_id="133" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:26 %b_num_load_22 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_22"/></StgValue>
</operation>

<operation id="1581" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:27 %bitcast_ln159_10 = bitcast i32 %b_num_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln159_10"/></StgValue>
</operation>

<operation id="1582" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="23" op_0_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:28 %trunc_ln159 = trunc i32 %bitcast_ln159_10

]]></Node>
<StgValue><ssdm name="trunc_ln159"/></StgValue>
</operation>

<operation id="1583" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:29 %xor_ln159_6 = xor i32 %bitcast_ln159_10, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_6"/></StgValue>
</operation>

<operation id="1584" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:30 %tmp_228 = bitcast i32 %xor_ln159_6

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1585" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:31 %bitcast_ln159_12 = bitcast i32 %b_num_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln159_12"/></StgValue>
</operation>

<operation id="1586" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:32 %xor_ln159_7 = xor i32 %bitcast_ln159_12, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_7"/></StgValue>
</operation>

<operation id="1587" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:33 %tmp_229 = bitcast i32 %xor_ln159_7

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1588" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:34 %bitcast_ln159_14 = bitcast i32 %b_num_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln159_14"/></StgValue>
</operation>

<operation id="1589" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:35 %xor_ln159_8 = xor i32 %bitcast_ln159_14, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln159_8"/></StgValue>
</operation>

<operation id="1590" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:36 %tmp_230 = bitcast i32 %xor_ln159_8

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1591" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:37 %icmp_ln61_3 = icmp_eq  i32 %b_p_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_3"/></StgValue>
</operation>

<operation id="1592" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:38 %bitcast_ln61_6 = bitcast i32 %b_num_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln61_6"/></StgValue>
</operation>

<operation id="1593" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:39 %tmp_178 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1594" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="23" op_0_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:40 %trunc_ln61_9 = trunc i32 %bitcast_ln61_6

]]></Node>
<StgValue><ssdm name="trunc_ln61_9"/></StgValue>
</operation>

<operation id="1595" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3BanpLERKS_.exit:41 %icmp_ln61_23 = icmp_ne  i8 %tmp_178, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_23"/></StgValue>
</operation>

<operation id="1596" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3BanpLERKS_.exit:42 %icmp_ln61_24 = icmp_eq  i23 %trunc_ln61_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_24"/></StgValue>
</operation>

<operation id="1597" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanpLERKS_.exit:43 %or_ln61_10 = or i1 %icmp_ln61_24, i1 %icmp_ln61_23

]]></Node>
<StgValue><ssdm name="or_ln61_10"/></StgValue>
</operation>

<operation id="1598" st_id="133" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanpLERKS_.exit:44 %tmp_179 = fcmp_oeq  i32 %b_num_load_17, i32 0

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="1599" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanpLERKS_.exit:45 %and_ln61_9 = and i1 %or_ln61_10, i1 %tmp_179

]]></Node>
<StgValue><ssdm name="and_ln61_9"/></StgValue>
</operation>

<operation id="1600" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanpLERKS_.exit:46 %and_ln61_10 = and i1 %and_ln61_9, i1 %icmp_ln61_3

]]></Node>
<StgValue><ssdm name="and_ln61_10"/></StgValue>
</operation>

<operation id="1601" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanpLERKS_.exit:47 %br_ln61 = br i1 %and_ln61_10, void %_ZNK3BaneqEf.exit.i.i, void %.critedge1582

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1602" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:1 %tmp_180 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %xor_ln159_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1603" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:2 %icmp_ln61_25 = icmp_ne  i8 %tmp_180, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_25"/></StgValue>
</operation>

<operation id="1604" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:3 %icmp_ln61_26 = icmp_eq  i23 %trunc_ln159, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_26"/></StgValue>
</operation>

<operation id="1605" st_id="133" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:5 %tmp_181 = fcmp_oeq  i32 %tmp_228, i32 0

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1606" st_id="133" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.critedge1582:0 %store_ln290 = store i32 %b_p_3, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="1607" st_id="133" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
.critedge1582:1 %store_ln290 = store i32 %tmp_228, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1608" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:0 %icmp_ln61_4 = icmp_eq  i32 %b_p_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_4"/></StgValue>
</operation>

<operation id="1609" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:4 %or_ln61_11 = or i1 %icmp_ln61_26, i1 %icmp_ln61_25

]]></Node>
<StgValue><ssdm name="or_ln61_11"/></StgValue>
</operation>

<operation id="1610" st_id="134" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:5 %tmp_181 = fcmp_oeq  i32 %tmp_228, i32 0

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="1611" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:6 %and_ln61_11 = and i1 %or_ln61_11, i1 %tmp_181

]]></Node>
<StgValue><ssdm name="and_ln61_11"/></StgValue>
</operation>

<operation id="1612" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:7 %and_ln61_12 = and i1 %and_ln61_11, i1 %icmp_ln61_4

]]></Node>
<StgValue><ssdm name="and_ln61_12"/></StgValue>
</operation>

<operation id="1613" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i.i:8 %br_ln61 = br i1 %and_ln61_12, void %_ZNK3BaneqEf.12.exit.i.i, void %_ZN3BanmIERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1614" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit.i.i:0 %diff_p_2 = sub i32 %b_p_load_3, i32 %b_p_3

]]></Node>
<StgValue><ssdm name="diff_p_2"/></StgValue>
</operation>

<operation id="1615" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="2" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit.i.i:1 %trunc_ln297_2 = trunc i32 %diff_p_2

]]></Node>
<StgValue><ssdm name="trunc_ln297_2"/></StgValue>
</operation>

<operation id="1616" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.12.exit.i.i:2 %icmp_ln300_1 = icmp_sgt  i32 %diff_p_2, i32 2

]]></Node>
<StgValue><ssdm name="icmp_ln300_1"/></StgValue>
</operation>

<operation id="1617" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.12.exit.i.i:3 %br_ln300 = br i1 %icmp_ln300_1, void, void %_ZN3BanmIERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="1618" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln303_1 = icmp_slt  i32 %diff_p_2, i32 4294967294

]]></Node>
<StgValue><ssdm name="icmp_ln303_1"/></StgValue>
</operation>

<operation id="1619" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln303 = br i1 %icmp_ln303_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="1620" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0 %tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1621" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln308 = br i1 %tmp_182, void, void %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="br_ln308"/></StgValue>
</operation>

<operation id="1622" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln327_2 = icmp_eq  i32 %b_p_load_3, i32 %b_p_3

]]></Node>
<StgValue><ssdm name="icmp_ln327_2"/></StgValue>
</operation>

<operation id="1623" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln327 = br i1 %icmp_ln327_2, void %._crit_edge43, void

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="1624" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="0"/>
<literal name="icmp_ln327_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %sub_ln328_2 = sub i2 0, i2 %trunc_ln297_2

]]></Node>
<StgValue><ssdm name="sub_ln328_2"/></StgValue>
</operation>

<operation id="1625" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="32" op_0_bw="32">
<![CDATA[
.preheader16.preheader:0 %num_aux_0_01_load = load i32 %num_aux_0_01

]]></Node>
<StgValue><ssdm name="num_aux_0_01_load"/></StgValue>
</operation>

<operation id="1626" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32">
<![CDATA[
.preheader16.preheader:1 %num_aux_1_03_load = load i32 %num_aux_1_03

]]></Node>
<StgValue><ssdm name="num_aux_1_03_load"/></StgValue>
</operation>

<operation id="1627" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="32" op_0_bw="32">
<![CDATA[
.preheader16.preheader:2 %num_aux_2_05_load = load i32 %num_aux_2_05

]]></Node>
<StgValue><ssdm name="num_aux_2_05_load"/></StgValue>
</operation>

<operation id="1628" st_id="134" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0">
<![CDATA[
.preheader16.preheader:3 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_311_139, i32 %num_aux_2_05_load, i32 %num_aux_1_03_load, i32 %num_aux_0_01_load, i6 %sub_ln542, i32 %b_num, i32 %num_aux_2_2_loc, i32 %num_aux_1_2_loc, i32 %num_aux_0_2_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>

<operation id="1629" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="tmp_182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
.preheader16.preheader:9 %store_ln321 = store i32 %b_p_3, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="1630" st_id="134" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
:0 %store_ln304 = store i32 %b_p_3, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="1631" st_id="134" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
:1 %store_ln304 = store i32 %tmp_228, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1632" st_id="135" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
:1 %tmp_183 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_228, i32 %tmp_229, i32 %tmp_230, i2 %sub_ln328_2

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="1633" st_id="135" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_19 = fadd i32 %b_num_load_17, i32 %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1634" st_id="136" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_19 = fadd i32 %b_num_load_17, i32 %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1635" st_id="137" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_19 = fadd i32 %b_num_load_17, i32 %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1636" st_id="138" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_19 = fadd i32 %b_num_load_17, i32 %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1637" st_id="139" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
:3 %store_ln329 = store i32 %tmp_19, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="1638" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln330 = br void %._crit_edge43

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="1639" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge43:0 %tmp_184 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %diff_p_2, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1640" st_id="139" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge43:1 %icmp_ln327_3 = icmp_eq  i31 %tmp_184, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln327_3"/></StgValue>
</operation>

<operation id="1641" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge43:2 %br_ln327 = br i1 %icmp_ln327_3, void %._crit_edge44, void

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="1642" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="32">
<![CDATA[
:0 %trunc_ln328 = trunc i32 %diff_p_2

]]></Node>
<StgValue><ssdm name="trunc_ln328"/></StgValue>
</operation>

<operation id="1643" st_id="139" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %select_ln328 = select i1 %trunc_ln328, i32 %tmp_228, i32 %tmp_229

]]></Node>
<StgValue><ssdm name="select_ln328"/></StgValue>
</operation>

<operation id="1644" st_id="139" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_20 = fadd i32 %b_num_load_18, i32 %select_ln328

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1645" st_id="140" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_20 = fadd i32 %b_num_load_18, i32 %select_ln328

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1646" st_id="141" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_20 = fadd i32 %b_num_load_18, i32 %select_ln328

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1647" st_id="142" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %tmp_20 = fadd i32 %b_num_load_18, i32 %select_ln328

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1648" st_id="143" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:3 %store_ln329 = store i32 %tmp_20, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="1649" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln327_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln330 = br void %._crit_edge44

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="1650" st_id="143" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge44:0 %sub_ln328_3 = sub i2 2, i2 %trunc_ln297_2

]]></Node>
<StgValue><ssdm name="sub_ln328_3"/></StgValue>
</operation>

<operation id="1651" st_id="143" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
._crit_edge44:1 %tmp_185 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %tmp_228, i32 %tmp_229, i32 %tmp_230, i2 %sub_ln328_3

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1652" st_id="144" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge44:2 %tmp_21 = fadd i32 %b_num_load_19, i32 %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1653" st_id="145" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge44:2 %tmp_21 = fadd i32 %b_num_load_19, i32 %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1654" st_id="146" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge44:2 %tmp_21 = fadd i32 %b_num_load_19, i32 %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1655" st_id="147" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge44:2 %tmp_21 = fadd i32 %b_num_load_19, i32 %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1656" st_id="148" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
._crit_edge44:3 %store_ln329 = store i32 %tmp_21, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln329"/></StgValue>
</operation>

<operation id="1657" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge44:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1658" st_id="148" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln334_1 = icmp_eq  i32 %b_p_load_3, i32 %b_p_3

]]></Node>
<StgValue><ssdm name="icmp_ln334_1"/></StgValue>
</operation>

<operation id="1659" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln334 = br i1 %icmp_ln334_1, void %._crit_edge45, void

]]></Node>
<StgValue><ssdm name="br_ln334"/></StgValue>
</operation>

<operation id="1660" st_id="148" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln334_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
:0 %b_num_load_23 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_23"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1661" st_id="149" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0">
<![CDATA[
.preheader16.preheader:3 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_311_139, i32 %num_aux_2_05_load, i32 %num_aux_1_03_load, i32 %num_aux_0_01_load, i6 %sub_ln542, i32 %b_num, i32 %num_aux_2_2_loc, i32 %num_aux_1_2_loc, i32 %num_aux_0_2_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1662" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader16.preheader:4 %num_aux_2_2_loc_load = load i32 %num_aux_2_2_loc

]]></Node>
<StgValue><ssdm name="num_aux_2_2_loc_load"/></StgValue>
</operation>

<operation id="1663" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader16.preheader:5 %num_aux_1_2_loc_load = load i32 %num_aux_1_2_loc

]]></Node>
<StgValue><ssdm name="num_aux_1_2_loc_load"/></StgValue>
</operation>

<operation id="1664" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader16.preheader:6 %num_aux_0_2_loc_load = load i32 %num_aux_0_2_loc

]]></Node>
<StgValue><ssdm name="num_aux_0_2_loc_load"/></StgValue>
</operation>

<operation id="1665" st_id="150" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader16.preheader:7 %sub11_i_i = sub i2 0, i2 %trunc_ln297_2

]]></Node>
<StgValue><ssdm name="sub11_i_i"/></StgValue>
</operation>

<operation id="1666" st_id="150" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
.preheader16.preheader:8 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_315_240, i6 %sub_ln542, i32 %b_num, i2 %sub11_i_i, i32 %tmp_228, i32 %tmp_229, i32 %tmp_230, i2 %trunc_ln297_2, i32 %num_aux_0_2_loc_load, i32 %num_aux_1_2_loc_load, i32 %num_aux_2_2_loc_load

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>

<operation id="1667" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader16.preheader:10 %store_ln322 = store i32 %num_aux_2_2_loc_load, i32 %num_aux_2_05

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="1668" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader16.preheader:11 %store_ln322 = store i32 %num_aux_1_2_loc_load, i32 %num_aux_1_03

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="1669" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.preheader16.preheader:12 %store_ln322 = store i32 %num_aux_0_2_loc_load, i32 %num_aux_0_01

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1670" st_id="151" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0">
<![CDATA[
.preheader16.preheader:8 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_315_240, i6 %sub_ln542, i32 %b_num, i2 %sub11_i_i, i32 %tmp_228, i32 %tmp_229, i32 %tmp_230, i2 %trunc_ln297_2, i32 %num_aux_0_2_loc_load, i32 %num_aux_1_2_loc_load, i32 %num_aux_2_2_loc_load

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>

<operation id="1671" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:13 %br_ln322 = br void

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1672" st_id="152" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
:0 %b_num_load_23 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_23"/></StgValue>
</operation>

<operation id="1673" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln77_5 = bitcast i32 %b_num_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln77_5"/></StgValue>
</operation>

<operation id="1674" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_186 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1675" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="23" op_0_bw="32">
<![CDATA[
:3 %trunc_ln77_5 = trunc i32 %bitcast_ln77_5

]]></Node>
<StgValue><ssdm name="trunc_ln77_5"/></StgValue>
</operation>

<operation id="1676" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln77_12 = icmp_ne  i8 %tmp_186, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_12"/></StgValue>
</operation>

<operation id="1677" st_id="152" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln77_13 = icmp_eq  i23 %trunc_ln77_5, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_13"/></StgValue>
</operation>

<operation id="1678" st_id="152" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_187 = fcmp_oeq  i32 %b_num_load_23, i32 0

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1679" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln77_5 = or i1 %icmp_ln77_13, i1 %icmp_ln77_12

]]></Node>
<StgValue><ssdm name="or_ln77_5"/></StgValue>
</operation>

<operation id="1680" st_id="153" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_187 = fcmp_oeq  i32 %b_num_load_23, i32 0

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="1681" st_id="153" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln77_5 = and i1 %or_ln77_5, i1 %tmp_187

]]></Node>
<StgValue><ssdm name="and_ln77_5"/></StgValue>
</operation>

<operation id="1682" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln77 = br i1 %and_ln77_5, void %_ZN3Ban14to_normal_formEv.exit.i.i, void %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1683" st_id="153" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0">
<![CDATA[
.preheader15.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_141, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_33_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1684" st_id="154" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0">
<![CDATA[
.preheader15.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_141, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_33_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1685" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader15.preheader:1 %idx_tmp_33_loc_load = load i32 %idx_tmp_33_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_33_loc_load"/></StgValue>
</operation>

<operation id="1686" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="2" op_0_bw="32">
<![CDATA[
.preheader15.preheader:2 %empty_78 = trunc i32 %idx_tmp_33_loc_load

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="1687" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15.preheader:3 %icmp_ln92_7 = icmp_ult  i32 %idx_tmp_33_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_7"/></StgValue>
</operation>

<operation id="1688" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15.preheader:4 %br_ln92 = br i1 %icmp_ln92_7, void %.thread1841, void %.lr.ph12.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="1689" st_id="155" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.thread1841:0 %store_ln98 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="1690" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
.thread1841:1 %br_ln104 = br void %.lr.ph.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="1691" st_id="155" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i:0 %xor_ln92_5 = xor i2 %empty_78, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_5"/></StgValue>
</operation>

<operation id="1692" st_id="155" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i.i:1 %icmp_ln92_8 = icmp_ne  i32 %idx_tmp_33_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_8"/></StgValue>
</operation>

<operation id="1693" st_id="155" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph12.i.i.i:2 %select_ln92_2 = select i1 %icmp_ln92_8, i2 %xor_ln92_5, i2 1

]]></Node>
<StgValue><ssdm name="select_ln92_2"/></StgValue>
</operation>

<operation id="1694" st_id="155" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0">
<![CDATA[
.lr.ph12.i.i.i:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_242, i2 %empty_78, i2 %select_ln92_2, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="1695" st_id="155" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph12.i.i.i:6 %b_p_load_5 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_5"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1696" st_id="156" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0">
<![CDATA[
.lr.ph12.i.i.i:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_242, i2 %empty_78, i2 %select_ln92_2, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="1697" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i:4 %sub_ln92_4 = sub i2 2, i2 %empty_78

]]></Node>
<StgValue><ssdm name="sub_ln92_4"/></StgValue>
</operation>

<operation id="1698" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i:5 %base_32 = add i2 %sub_ln92_4, i2 1

]]></Node>
<StgValue><ssdm name="base_32"/></StgValue>
</operation>

<operation id="1699" st_id="156" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph12.i.i.i:6 %b_p_load_5 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_5"/></StgValue>
</operation>

<operation id="1700" st_id="156" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i:7 %xor_ln100_3 = xor i2 %sub_ln92_4, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_3"/></StgValue>
</operation>

<operation id="1701" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph12.i.i.i:8 %sext_ln100_2 = sext i2 %xor_ln100_3

]]></Node>
<StgValue><ssdm name="sext_ln100_2"/></StgValue>
</operation>

<operation id="1702" st_id="156" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i.i:9 %tmp_188 = add i32 %sext_ln100_2, i32 %b_p_load_5

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1703" st_id="156" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
.lr.ph12.i.i.i:10 %store_ln101 = store i32 %tmp_188, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="1704" st_id="156" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i:11 %icmp_ln104_15 = icmp_eq  i2 %base_32, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_15"/></StgValue>
</operation>

<operation id="1705" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i.i:12 %br_ln104 = br i1 %icmp_ln104_15, void %.lr.ph.i.i.i, void %._crit_edge.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1706" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i:0 %base_0_lcssa_i_i_i18391843 = phi i2 0, void %.thread1841, i2 %base_32, void %.lr.ph12.i.i.i

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i_i18391843"/></StgValue>
</operation>

<operation id="1707" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i.i:1 %zext_ln104_5 = zext i2 %base_0_lcssa_i_i_i18391843

]]></Node>
<StgValue><ssdm name="zext_ln104_5"/></StgValue>
</operation>

<operation id="1708" st_id="157" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i.i:2 %icmp_ln104_16 = icmp_ne  i2 %base_0_lcssa_i_i_i18391843, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_16"/></StgValue>
</operation>

<operation id="1709" st_id="157" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i.i:3 %add_ln104_5 = add i3 %zext_ln104_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_5"/></StgValue>
</operation>

<operation id="1710" st_id="157" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i.i:4 %select_ln104_5 = select i1 %icmp_ln104_16, i3 3, i3 %add_ln104_5

]]></Node>
<StgValue><ssdm name="select_ln104_5"/></StgValue>
</operation>

<operation id="1711" st_id="157" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0">
<![CDATA[
.lr.ph.i.i.i:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_343, i2 %base_0_lcssa_i_i_i18391843, i3 %select_ln104_5, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1712" st_id="158" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
<literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="icmp_ln334_1" val="1"/>
<literal name="and_ln77_5" val="1"/>
<literal name="icmp_ln104_15" val="0"/>
</and_exp><and_exp><literal name="and_ln61_10" val="0"/>
<literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="icmp_ln334_1" val="1"/>
<literal name="and_ln77_5" val="1"/>
<literal name="icmp_ln92_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0">
<![CDATA[
.lr.ph.i.i.i:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_343, i2 %base_0_lcssa_i_i_i18391843, i3 %select_ln104_5, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="1713" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
<literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="icmp_ln334_1" val="1"/>
<literal name="and_ln77_5" val="1"/>
<literal name="icmp_ln104_15" val="0"/>
</and_exp><and_exp><literal name="and_ln61_10" val="0"/>
<literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="icmp_ln334_1" val="1"/>
<literal name="and_ln77_5" val="1"/>
<literal name="icmp_ln92_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i.i:6 %br_ln0 = br void %._crit_edge.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1714" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
<literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="icmp_ln334_1" val="1"/>
<literal name="and_ln77_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i:0 %br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="1715" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
<literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
<literal name="icmp_ln334_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i.i:0 %br_ln335 = br void %._crit_edge45

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="1716" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_10" val="0"/>
<literal name="and_ln61_12" val="0"/>
<literal name="icmp_ln300_1" val="0"/>
<literal name="icmp_ln303_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge45:0 %br_ln337 = br void %_ZN3BanmIERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1717" st_id="159" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:2 %store_ln304 = store i32 %tmp_229, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1718" st_id="160" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:3 %store_ln304 = store i32 %tmp_230, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="1719" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln305 = br void %_ZN3BanmIERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1720" st_id="161" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.critedge1582:2 %store_ln290 = store i32 %tmp_229, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1721" st_id="162" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.critedge1582:3 %store_ln290 = store i32 %tmp_230, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="1722" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="0" op_0_bw="0">
<![CDATA[
.critedge1582:4 %br_ln291 = br void %_ZN3BanmIERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1723" st_id="163" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN3BanmIERKS_.exit:16 %b_num_load_24 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_24"/></StgValue>
</operation>

<operation id="1724" st_id="163" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN3BanmIERKS_.exit:17 %b_num_load_25 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_25"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1725" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="13" op_0_bw="12">
<![CDATA[
_ZN3BanmIERKS_.exit:2 %zext_ln71_1 = zext i12 %idx_156

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="1726" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="11" op_0_bw="12">
<![CDATA[
_ZN3BanmIERKS_.exit:3 %trunc_ln71 = trunc i12 %idx_156

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="1727" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZN3BanmIERKS_.exit:4 %tmp_249_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln71, i2 0

]]></Node>
<StgValue><ssdm name="tmp_249_cast"/></StgValue>
</operation>

<operation id="1728" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmIERKS_.exit:5 %sub_ln71 = sub i13 %tmp_249_cast, i13 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="sub_ln71"/></StgValue>
</operation>

<operation id="1729" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmIERKS_.exit:6 %zext_ln71_2 = zext i13 %sub_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="1730" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmIERKS_.exit:7 %r_num_addr_83 = getelementptr i32 %r_num, i64 0, i64 %zext_ln71_2

]]></Node>
<StgValue><ssdm name="r_num_addr_83"/></StgValue>
</operation>

<operation id="1731" st_id="164" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmIERKS_.exit:8 %add_ln71 = add i13 %sub_ln71, i13 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="1732" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmIERKS_.exit:9 %zext_ln71_3 = zext i13 %add_ln71

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="1733" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmIERKS_.exit:10 %r_num_addr_84 = getelementptr i32 %r_num, i64 0, i64 %zext_ln71_3

]]></Node>
<StgValue><ssdm name="r_num_addr_84"/></StgValue>
</operation>

<operation id="1734" st_id="164" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZN3BanmIERKS_.exit:15 %b_p_load_6 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_6"/></StgValue>
</operation>

<operation id="1735" st_id="164" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN3BanmIERKS_.exit:16 %b_num_load_24 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_24"/></StgValue>
</operation>

<operation id="1736" st_id="164" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN3BanmIERKS_.exit:17 %b_num_load_25 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_25"/></StgValue>
</operation>

<operation id="1737" st_id="164" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN3BanmIERKS_.exit:18 %b_num_load_26 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_26"/></StgValue>
</operation>

<operation id="1738" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmIERKS_.exit:20 %store_ln71 = store i32 %b_num_load_24, i13 %r_num_addr_83

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="1739" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmIERKS_.exit:21 %store_ln71 = store i32 %b_num_load_25, i13 %r_num_addr_84

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="1740" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmIERKS_.exit:24 %bitcast_ln61_7 = bitcast i32 %b_num_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln61_7"/></StgValue>
</operation>

<operation id="1741" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmIERKS_.exit:25 %tmp_189 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="1742" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="23" op_0_bw="32">
<![CDATA[
_ZN3BanmIERKS_.exit:26 %trunc_ln61_10 = trunc i32 %bitcast_ln61_7

]]></Node>
<StgValue><ssdm name="trunc_ln61_10"/></StgValue>
</operation>

<operation id="1743" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3BanmIERKS_.exit:27 %icmp_ln61_27 = icmp_ne  i8 %tmp_189, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_27"/></StgValue>
</operation>

<operation id="1744" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3BanmIERKS_.exit:28 %icmp_ln61_28 = icmp_eq  i23 %trunc_ln61_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_28"/></StgValue>
</operation>

<operation id="1745" st_id="164" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIERKS_.exit:30 %tmp_190 = fcmp_oeq  i32 %b_num_load_24, i32 0

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1746" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BanmIERKS_.exit:0 %idx_157 = add i12 %trunc_ln54, i12 15

]]></Node>
<StgValue><ssdm name="idx_157"/></StgValue>
</operation>

<operation id="1747" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="64" op_0_bw="12">
<![CDATA[
_ZN3BanmIERKS_.exit:1 %zext_ln71 = zext i12 %idx_156

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="1748" st_id="165" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmIERKS_.exit:11 %add_ln71_1 = add i13 %sub_ln71, i13 2

]]></Node>
<StgValue><ssdm name="add_ln71_1"/></StgValue>
</operation>

<operation id="1749" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmIERKS_.exit:12 %zext_ln71_4 = zext i13 %add_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln71_4"/></StgValue>
</operation>

<operation id="1750" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmIERKS_.exit:13 %r_num_addr_85 = getelementptr i32 %r_num, i64 0, i64 %zext_ln71_4

]]></Node>
<StgValue><ssdm name="r_num_addr_85"/></StgValue>
</operation>

<operation id="1751" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmIERKS_.exit:14 %r_p_addr_28 = getelementptr i32 %r_p, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="r_p_addr_28"/></StgValue>
</operation>

<operation id="1752" st_id="165" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_ZN3BanmIERKS_.exit:15 %b_p_load_6 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_6"/></StgValue>
</operation>

<operation id="1753" st_id="165" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZN3BanmIERKS_.exit:18 %b_num_load_26 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_26"/></StgValue>
</operation>

<operation id="1754" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmIERKS_.exit:19 %store_ln71 = store i32 %b_p_load_6, i12 %r_p_addr_28

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="1755" st_id="165" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmIERKS_.exit:22 %store_ln71 = store i32 %b_num_load_26, i13 %r_num_addr_85

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="1756" st_id="165" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIERKS_.exit:23 %icmp_ln61_5 = icmp_eq  i32 %b_p_load_6, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_5"/></StgValue>
</operation>

<operation id="1757" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmIERKS_.exit:29 %or_ln61_12 = or i1 %icmp_ln61_28, i1 %icmp_ln61_27

]]></Node>
<StgValue><ssdm name="or_ln61_12"/></StgValue>
</operation>

<operation id="1758" st_id="165" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIERKS_.exit:30 %tmp_190 = fcmp_oeq  i32 %b_num_load_24, i32 0

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="1759" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmIERKS_.exit:31 %and_ln61_13 = and i1 %or_ln61_12, i1 %tmp_190

]]></Node>
<StgValue><ssdm name="and_ln61_13"/></StgValue>
</operation>

<operation id="1760" st_id="165" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmIERKS_.exit:32 %and_ln61_14 = and i1 %and_ln61_13, i1 %icmp_ln61_5

]]></Node>
<StgValue><ssdm name="and_ln61_14"/></StgValue>
</operation>

<operation id="1761" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanmIERKS_.exit:33 %br_ln61 = br i1 %and_ln61_14, void %_ZNK3BaneqEf.exit.i669, void %_ZN3BanmLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1762" st_id="165" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="4">
<![CDATA[
_ZNK3BaneqEf.exit.i669:0 %b_p_load_7 = load i4 %b_p_addr_14

]]></Node>
<StgValue><ssdm name="b_p_load_7"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1763" st_id="166" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="4">
<![CDATA[
_ZNK3BaneqEf.exit.i669:0 %b_p_load_7 = load i4 %b_p_addr_14

]]></Node>
<StgValue><ssdm name="b_p_load_7"/></StgValue>
</operation>

<operation id="1764" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i669:1 %icmp_ln61_6 = icmp_eq  i32 %b_p_load_7, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_6"/></StgValue>
</operation>

<operation id="1765" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i669:2 %br_ln61 = br i1 %icmp_ln61_6, void %.critedge1585, void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1766" st_id="166" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:0 %b_num_load_27 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_27"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1767" st_id="167" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:0 %b_num_load_27 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_27"/></StgValue>
</operation>

<operation id="1768" st_id="167" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_192 = fcmp_oeq  i32 %b_num_load_27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1769" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln61_8 = bitcast i32 %b_num_load_27

]]></Node>
<StgValue><ssdm name="bitcast_ln61_8"/></StgValue>
</operation>

<operation id="1770" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_191 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="1771" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="23" op_0_bw="32">
<![CDATA[
:3 %trunc_ln61_11 = trunc i32 %bitcast_ln61_8

]]></Node>
<StgValue><ssdm name="trunc_ln61_11"/></StgValue>
</operation>

<operation id="1772" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln61_29 = icmp_ne  i8 %tmp_191, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_29"/></StgValue>
</operation>

<operation id="1773" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5 %icmp_ln61_30 = icmp_eq  i23 %trunc_ln61_11, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_30"/></StgValue>
</operation>

<operation id="1774" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %or_ln61_13 = or i1 %icmp_ln61_30, i1 %icmp_ln61_29

]]></Node>
<StgValue><ssdm name="or_ln61_13"/></StgValue>
</operation>

<operation id="1775" st_id="168" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %tmp_192 = fcmp_oeq  i32 %b_num_load_27, i32 0

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="1776" st_id="168" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8 %and_ln61_15 = and i1 %or_ln61_13, i1 %tmp_192

]]></Node>
<StgValue><ssdm name="and_ln61_15"/></StgValue>
</operation>

<operation id="1777" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln61 = br i1 %and_ln61_15, void %.critedge1585, void %_ZNK3BaneqEf.exit13.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1778" st_id="168" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.critedge1585:0 %b_num_load_28 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_28"/></StgValue>
</operation>

<operation id="1779" st_id="168" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.critedge1585:1 %b_num_load_29 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_29"/></StgValue>
</operation>

<operation id="1780" st_id="168" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.critedge1585:2 %b_num_load_30 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_30"/></StgValue>
</operation>

<operation id="1781" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1585:5 %add_ln370 = add i32 %b_p_load_7, i32 %b_p_load_6

]]></Node>
<StgValue><ssdm name="add_ln370"/></StgValue>
</operation>

<operation id="1782" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln61_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
.critedge1585:6 %store_ln370 = store i32 %add_ln370, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln370"/></StgValue>
</operation>

<operation id="1783" st_id="168" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
<literal name="and_ln61_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i:0 %b_num_load_32 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_32"/></StgValue>
</operation>

<operation id="1784" st_id="168" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
<literal name="and_ln61_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i:1 %b_num_load_33 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_33"/></StgValue>
</operation>

<operation id="1785" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
<literal name="and_ln61_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i:2 %store_ln354 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="1786" st_id="168" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61_6" val="1"/>
<literal name="and_ln61_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i:3 %store_ln354 = store i32 %b_num_load_27, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1787" st_id="169" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.critedge1585:0 %b_num_load_28 = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="b_num_load_28"/></StgValue>
</operation>

<operation id="1788" st_id="169" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.critedge1585:1 %b_num_load_29 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_29"/></StgValue>
</operation>

<operation id="1789" st_id="169" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.critedge1585:2 %b_num_load_30 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_30"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1790" st_id="170" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0">
<![CDATA[
.critedge1585:3 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_169_1, i6 %sub_ln542, i32 %b_num, i32 %b_num_load_28, i32 %b_num_load_29, i32 %b_num_load_30, i32 %aux_4

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1791" st_id="171" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0">
<![CDATA[
.critedge1585:3 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_169_1, i6 %sub_ln542, i32 %b_num, i32 %b_num_load_28, i32 %b_num_load_29, i32 %b_num_load_30, i32 %aux_4

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1792" st_id="172" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
.critedge1585:4 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_187_1, i6 %sub_ln542, i32 %b_num, i32 %aux_4

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1793" st_id="173" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
.critedge1585:4 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_187_1, i6 %sub_ln542, i32 %b_num, i32 %aux_4

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1794" st_id="174" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.critedge1585:7 %b_num_load_31 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_31"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1795" st_id="175" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
.critedge1585:7 %b_num_load_31 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_31"/></StgValue>
</operation>

<operation id="1796" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="32" op_0_bw="32">
<![CDATA[
.critedge1585:8 %bitcast_ln77_6 = bitcast i32 %b_num_load_31

]]></Node>
<StgValue><ssdm name="bitcast_ln77_6"/></StgValue>
</operation>

<operation id="1797" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.critedge1585:9 %tmp_193 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="1798" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="23" op_0_bw="32">
<![CDATA[
.critedge1585:10 %trunc_ln77_6 = trunc i32 %bitcast_ln77_6

]]></Node>
<StgValue><ssdm name="trunc_ln77_6"/></StgValue>
</operation>

<operation id="1799" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge1585:11 %icmp_ln77_14 = icmp_ne  i8 %tmp_193, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_14"/></StgValue>
</operation>

<operation id="1800" st_id="175" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.critedge1585:12 %icmp_ln77_15 = icmp_eq  i23 %trunc_ln77_6, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_15"/></StgValue>
</operation>

<operation id="1801" st_id="175" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1585:14 %tmp_194 = fcmp_oeq  i32 %b_num_load_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1802" st_id="176" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge1585:13 %or_ln77_6 = or i1 %icmp_ln77_15, i1 %icmp_ln77_14

]]></Node>
<StgValue><ssdm name="or_ln77_6"/></StgValue>
</operation>

<operation id="1803" st_id="176" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge1585:14 %tmp_194 = fcmp_oeq  i32 %b_num_load_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="1804" st_id="176" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge1585:15 %and_ln77_6 = and i1 %or_ln77_6, i1 %tmp_194

]]></Node>
<StgValue><ssdm name="and_ln77_6"/></StgValue>
</operation>

<operation id="1805" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge1585:16 %br_ln77 = br i1 %and_ln77_6, void %_ZN3Ban14to_normal_formEv.exit.i729, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="1806" st_id="176" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0">
<![CDATA[
.preheader14.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_144, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_36_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1807" st_id="177" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0">
<![CDATA[
.preheader14.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_144, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_36_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1808" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader14.preheader:1 %idx_tmp_36_loc_load = load i32 %idx_tmp_36_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_36_loc_load"/></StgValue>
</operation>

<operation id="1809" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="2" op_0_bw="32">
<![CDATA[
.preheader14.preheader:2 %empty_79 = trunc i32 %idx_tmp_36_loc_load

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="1810" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader14.preheader:3 %icmp_ln92_9 = icmp_ult  i32 %idx_tmp_36_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_9"/></StgValue>
</operation>

<operation id="1811" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14.preheader:4 %br_ln92 = br i1 %icmp_ln92_9, void %.thread1847, void %.lr.ph12.i.i703

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="1812" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
.thread1847:0 %store_ln98 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="1813" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0">
<![CDATA[
.thread1847:1 %br_ln104 = br void %.lr.ph.i.i721

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="1814" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i703:0 %xor_ln92_6 = xor i2 %empty_79, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_6"/></StgValue>
</operation>

<operation id="1815" st_id="178" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i703:1 %icmp_ln92_10 = icmp_ne  i32 %idx_tmp_36_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_10"/></StgValue>
</operation>

<operation id="1816" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph12.i.i703:2 %select_ln92_3 = select i1 %icmp_ln92_10, i2 %xor_ln92_6, i2 1

]]></Node>
<StgValue><ssdm name="select_ln92_3"/></StgValue>
</operation>

<operation id="1817" st_id="178" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0">
<![CDATA[
.lr.ph12.i.i703:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_245, i2 %empty_79, i2 %select_ln92_3, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="1818" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1386" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i703:4 %sub_ln92_5 = sub i2 2, i2 %empty_79

]]></Node>
<StgValue><ssdm name="sub_ln92_5"/></StgValue>
</operation>

<operation id="1819" st_id="178" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i703:6 %xor_ln100_4 = xor i2 %sub_ln92_5, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_4"/></StgValue>
</operation>

<operation id="1820" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph12.i.i703:7 %sext_ln100_3 = sext i2 %xor_ln100_4

]]></Node>
<StgValue><ssdm name="sext_ln100_3"/></StgValue>
</operation>

<operation id="1821" st_id="178" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i703:8 %tmp_195 = add i32 %sext_ln100_3, i32 %add_ln370

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="1822" st_id="178" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
.lr.ph12.i.i703:9 %store_ln101 = store i32 %tmp_195, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1823" st_id="179" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0">
<![CDATA[
.lr.ph12.i.i703:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_245, i2 %empty_79, i2 %select_ln92_3, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="1824" st_id="179" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1387" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i703:5 %base_33 = add i2 %sub_ln92_5, i2 1

]]></Node>
<StgValue><ssdm name="base_33"/></StgValue>
</operation>

<operation id="1825" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i703:10 %icmp_ln104_17 = icmp_eq  i2 %base_33, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_17"/></StgValue>
</operation>

<operation id="1826" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i703:11 %br_ln104 = br i1 %icmp_ln104_17, void %.lr.ph.i.i721, void %._crit_edge.i.i728

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1827" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i721:0 %base_0_lcssa_i_i71418451849 = phi i2 0, void %.thread1847, i2 %base_33, void %.lr.ph12.i.i703

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i71418451849"/></StgValue>
</operation>

<operation id="1828" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i721:1 %zext_ln104_6 = zext i2 %base_0_lcssa_i_i71418451849

]]></Node>
<StgValue><ssdm name="zext_ln104_6"/></StgValue>
</operation>

<operation id="1829" st_id="180" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i721:2 %icmp_ln104_18 = icmp_ne  i2 %base_0_lcssa_i_i71418451849, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_18"/></StgValue>
</operation>

<operation id="1830" st_id="180" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i721:3 %add_ln104_6 = add i3 %zext_ln104_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_6"/></StgValue>
</operation>

<operation id="1831" st_id="180" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i721:4 %select_ln104_6 = select i1 %icmp_ln104_18, i3 3, i3 %add_ln104_6

]]></Node>
<StgValue><ssdm name="select_ln104_6"/></StgValue>
</operation>

<operation id="1832" st_id="180" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.lr.ph.i.i721:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_346, i2 %base_0_lcssa_i_i71418451849, i3 %select_ln104_6, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1833" st_id="181" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="and_ln61_15" val="0"/>
<literal name="and_ln77_6" val="1"/>
<literal name="icmp_ln104_17" val="0"/>
</and_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="and_ln61_15" val="0"/>
<literal name="and_ln77_6" val="1"/>
<literal name="icmp_ln92_9" val="0"/>
</and_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="icmp_ln61_6" val="0"/>
<literal name="and_ln77_6" val="1"/>
<literal name="icmp_ln104_17" val="0"/>
</and_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="icmp_ln61_6" val="0"/>
<literal name="and_ln77_6" val="1"/>
<literal name="icmp_ln92_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0">
<![CDATA[
.lr.ph.i.i721:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_346, i2 %base_0_lcssa_i_i71418451849, i3 %select_ln104_6, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="1834" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="and_ln61_15" val="0"/>
<literal name="and_ln77_6" val="1"/>
<literal name="icmp_ln104_17" val="0"/>
</and_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="and_ln61_15" val="0"/>
<literal name="and_ln77_6" val="1"/>
<literal name="icmp_ln92_9" val="0"/>
</and_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="icmp_ln61_6" val="0"/>
<literal name="and_ln77_6" val="1"/>
<literal name="icmp_ln104_17" val="0"/>
</and_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="icmp_ln61_6" val="0"/>
<literal name="and_ln77_6" val="1"/>
<literal name="icmp_ln92_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i721:6 %br_ln0 = br void %._crit_edge.i.i728

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1835" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="and_ln61_15" val="0"/>
<literal name="and_ln77_6" val="1"/>
</and_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="icmp_ln61_6" val="0"/>
<literal name="and_ln77_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i728:0 %br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i729

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="1836" st_id="181" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="and_ln61_15" val="0"/>
</and_exp><and_exp><literal name="and_ln61_14" val="0"/>
<literal name="icmp_ln61_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i729:0 %br_ln373 = br void %_ZN3BanmLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1837" st_id="182" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i:0 %b_num_load_32 = load i6 %b_num_addr_43

]]></Node>
<StgValue><ssdm name="b_num_load_32"/></StgValue>
</operation>

<operation id="1838" st_id="182" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i:1 %b_num_load_33 = load i6 %b_num_addr_44

]]></Node>
<StgValue><ssdm name="b_num_load_33"/></StgValue>
</operation>

<operation id="1839" st_id="182" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i:4 %store_ln354 = store i32 %b_num_load_32, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1840" st_id="183" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i:5 %store_ln354 = store i32 %b_num_load_33, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln354"/></StgValue>
</operation>

<operation id="1841" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i:6 %br_ln355 = br void %_ZN3BanmLERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln355"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1842" st_id="184" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:16 %b_num_load_34 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_34"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1843" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="13" op_0_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit:2 %zext_ln72_1 = zext i12 %idx_157

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="1844" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="11" op_0_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit:3 %trunc_ln72 = trunc i12 %idx_157

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="1845" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZN3BanmLERKS_.exit:4 %tmp_265_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln72, i2 0

]]></Node>
<StgValue><ssdm name="tmp_265_cast"/></StgValue>
</operation>

<operation id="1846" st_id="185" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit:5 %sub_ln72 = sub i13 %tmp_265_cast, i13 %zext_ln72_1

]]></Node>
<StgValue><ssdm name="sub_ln72"/></StgValue>
</operation>

<operation id="1847" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit:6 %zext_ln72_2 = zext i13 %sub_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72_2"/></StgValue>
</operation>

<operation id="1848" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit:7 %r_num_addr_86 = getelementptr i32 %r_num, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="r_num_addr_86"/></StgValue>
</operation>

<operation id="1849" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:15 %b_p_load_8 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_8"/></StgValue>
</operation>

<operation id="1850" st_id="185" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:16 %b_num_load_34 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_34"/></StgValue>
</operation>

<operation id="1851" st_id="185" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:17 %b_num_load_35 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_35"/></StgValue>
</operation>

<operation id="1852" st_id="185" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:18 %b_num_load_36 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_36"/></StgValue>
</operation>

<operation id="1853" st_id="185" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit:20 %store_ln72 = store i32 %b_num_load_34, i13 %r_num_addr_86

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1854" st_id="185" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:30 %tmp_197 = fcmp_oeq  i32 %b_num_load_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1855" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit:0 %idx_159 = add i12 %trunc_ln54, i12 16

]]></Node>
<StgValue><ssdm name="idx_159"/></StgValue>
</operation>

<operation id="1856" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit:1 %zext_ln72 = zext i12 %idx_157

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="1857" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit:8 %add_ln72 = add i13 %sub_ln72, i13 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="1858" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit:9 %zext_ln72_3 = zext i13 %add_ln72

]]></Node>
<StgValue><ssdm name="zext_ln72_3"/></StgValue>
</operation>

<operation id="1859" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit:10 %r_num_addr_87 = getelementptr i32 %r_num, i64 0, i64 %zext_ln72_3

]]></Node>
<StgValue><ssdm name="r_num_addr_87"/></StgValue>
</operation>

<operation id="1860" st_id="186" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit:11 %add_ln72_1 = add i13 %sub_ln72, i13 2

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="1861" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit:12 %zext_ln72_4 = zext i13 %add_ln72_1

]]></Node>
<StgValue><ssdm name="zext_ln72_4"/></StgValue>
</operation>

<operation id="1862" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit:13 %r_num_addr_88 = getelementptr i32 %r_num, i64 0, i64 %zext_ln72_4

]]></Node>
<StgValue><ssdm name="r_num_addr_88"/></StgValue>
</operation>

<operation id="1863" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit:14 %r_p_addr_29 = getelementptr i32 %r_p, i64 0, i64 %zext_ln72

]]></Node>
<StgValue><ssdm name="r_p_addr_29"/></StgValue>
</operation>

<operation id="1864" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:15 %b_p_load_8 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_8"/></StgValue>
</operation>

<operation id="1865" st_id="186" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:17 %b_num_load_35 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_35"/></StgValue>
</operation>

<operation id="1866" st_id="186" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:18 %b_num_load_36 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_36"/></StgValue>
</operation>

<operation id="1867" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit:19 %store_ln72 = store i32 %b_p_load_8, i12 %r_p_addr_29

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1868" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit:21 %store_ln72 = store i32 %b_num_load_35, i13 %r_num_addr_87

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1869" st_id="186" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit:22 %store_ln72 = store i32 %b_num_load_36, i13 %r_num_addr_88

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="1870" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:23 %icmp_ln61_7 = icmp_eq  i32 %b_p_load_8, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_7"/></StgValue>
</operation>

<operation id="1871" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:24 %bitcast_ln61_9 = bitcast i32 %b_num_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln61_9"/></StgValue>
</operation>

<operation id="1872" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:25 %tmp_196 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="1873" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="23" op_0_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:26 %trunc_ln61_12 = trunc i32 %bitcast_ln61_9

]]></Node>
<StgValue><ssdm name="trunc_ln61_12"/></StgValue>
</operation>

<operation id="1874" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3BanmLERKS_.exit:27 %icmp_ln61_31 = icmp_ne  i8 %tmp_196, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_31"/></StgValue>
</operation>

<operation id="1875" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3BanmLERKS_.exit:28 %icmp_ln61_32 = icmp_eq  i23 %trunc_ln61_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_32"/></StgValue>
</operation>

<operation id="1876" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLERKS_.exit:29 %or_ln61_14 = or i1 %icmp_ln61_32, i1 %icmp_ln61_31

]]></Node>
<StgValue><ssdm name="or_ln61_14"/></StgValue>
</operation>

<operation id="1877" st_id="186" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit:30 %tmp_197 = fcmp_oeq  i32 %b_num_load_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="1878" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLERKS_.exit:31 %and_ln61_16 = and i1 %or_ln61_14, i1 %tmp_197

]]></Node>
<StgValue><ssdm name="and_ln61_16"/></StgValue>
</operation>

<operation id="1879" st_id="186" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLERKS_.exit:32 %and_ln61_17 = and i1 %and_ln61_16, i1 %icmp_ln61_7

]]></Node>
<StgValue><ssdm name="and_ln61_17"/></StgValue>
</operation>

<operation id="1880" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit:33 %br_ln61 = br i1 %and_ln61_17, void %_ZNK3BaneqEf.exit.i735, void %_ZN3BandVERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="1881" st_id="186" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="4">
<![CDATA[
_ZNK3BaneqEf.exit.i735:10 %b_p_load_9 = load i4 %b_p_addr_14

]]></Node>
<StgValue><ssdm name="b_p_load_9"/></StgValue>
</operation>

<operation id="1882" st_id="186" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:13 %normalizer = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1883" st_id="187" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="32" op_0_bw="4">
<![CDATA[
_ZNK3BaneqEf.exit.i735:10 %b_p_load_9 = load i4 %b_p_addr_14

]]></Node>
<StgValue><ssdm name="b_p_load_9"/></StgValue>
</operation>

<operation id="1884" st_id="187" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:11 %sub_ln395 = sub i32 %b_p_load_8, i32 %b_p_load_9

]]></Node>
<StgValue><ssdm name="sub_ln395"/></StgValue>
</operation>

<operation id="1885" st_id="187" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:12 %store_ln395 = store i32 %sub_ln395, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln395"/></StgValue>
</operation>

<operation id="1886" st_id="187" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:13 %normalizer = load i6 %b_num_addr_42

]]></Node>
<StgValue><ssdm name="normalizer"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1887" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:3 %den_norm_18581018_load = load i32 %den_norm_18581018

]]></Node>
<StgValue><ssdm name="den_norm_18581018_load"/></StgValue>
</operation>

<operation id="1888" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:4 %den_norm_28591023_load = load i32 %den_norm_28591023

]]></Node>
<StgValue><ssdm name="den_norm_28591023_load"/></StgValue>
</operation>

<operation id="1889" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:8 %den_norm_1_0221_load = load i32 %den_norm_1_0221

]]></Node>
<StgValue><ssdm name="den_norm_1_0221_load"/></StgValue>
</operation>

<operation id="1890" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:9 %den_norm_2_0222_load = load i32 %den_norm_2_0222

]]></Node>
<StgValue><ssdm name="den_norm_2_0222_load"/></StgValue>
</operation>

<operation id="1891" st_id="188" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:14 %call_ln290 = call void @main_Pipeline_VITIS_LOOP_215_1, i32 %den_norm_2_0222_load, i32 %den_norm_1_0221_load, i32 %den_norm_28591023_load, i32 %den_norm_18581018_load, i6 %sub_ln290, i32 %b_num, i32 %normalizer, i32 %den_norm_2_2_loc, i32 %den_norm_1_2_loc, i32 %den_norm_2852_loc, i32 %den_norm_1851_loc

]]></Node>
<StgValue><ssdm name="call_ln290"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1892" st_id="189" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="6" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:14 %call_ln290 = call void @main_Pipeline_VITIS_LOOP_215_1, i32 %den_norm_2_0222_load, i32 %den_norm_1_0221_load, i32 %den_norm_28591023_load, i32 %den_norm_18581018_load, i6 %sub_ln290, i32 %b_num, i32 %normalizer, i32 %den_norm_2_2_loc, i32 %den_norm_1_2_loc, i32 %den_norm_2852_loc, i32 %den_norm_1851_loc

]]></Node>
<StgValue><ssdm name="call_ln290"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1893" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:0 %eps_0_5_load = load i32 %eps_0_5

]]></Node>
<StgValue><ssdm name="eps_0_5_load"/></StgValue>
</operation>

<operation id="1894" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:1 %eps_1_14_load = load i32 %eps_1_14

]]></Node>
<StgValue><ssdm name="eps_1_14_load"/></StgValue>
</operation>

<operation id="1895" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:2 %eps_2_13_load = load i32 %eps_2_13

]]></Node>
<StgValue><ssdm name="eps_2_13_load"/></StgValue>
</operation>

<operation id="1896" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:15 %den_norm_2_2_loc_load = load i32 %den_norm_2_2_loc

]]></Node>
<StgValue><ssdm name="den_norm_2_2_loc_load"/></StgValue>
</operation>

<operation id="1897" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:16 %den_norm_1_2_loc_load = load i32 %den_norm_1_2_loc

]]></Node>
<StgValue><ssdm name="den_norm_1_2_loc_load"/></StgValue>
</operation>

<operation id="1898" st_id="190" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:19 %call_ret12 = call i96 @_mul.1, i32 %den_norm_1_2_loc_load, i32 %den_norm_2_2_loc_load, i32 %b_num, i4 %i, i32 %eps_0_5_load, i32 %eps_1_14_load, i32 %eps_2_13_load

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1899" st_id="191" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="4" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:19 %call_ret12 = call i96 @_mul.1, i32 %den_norm_1_2_loc_load, i32 %den_norm_2_2_loc_load, i32 %b_num, i4 %i, i32 %eps_0_5_load, i32 %eps_1_14_load, i32 %eps_2_13_load

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>

<operation id="1900" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="96">
<![CDATA[
_ZNK3BaneqEf.exit.i735:20 %eps_0 = extractvalue i96 %call_ret12

]]></Node>
<StgValue><ssdm name="eps_0"/></StgValue>
</operation>

<operation id="1901" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="32" op_0_bw="96">
<![CDATA[
_ZNK3BaneqEf.exit.i735:21 %eps_1 = extractvalue i96 %call_ret12

]]></Node>
<StgValue><ssdm name="eps_1"/></StgValue>
</operation>

<operation id="1902" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="32" op_0_bw="96">
<![CDATA[
_ZNK3BaneqEf.exit.i735:22 %eps_2 = extractvalue i96 %call_ret12

]]></Node>
<StgValue><ssdm name="eps_2"/></StgValue>
</operation>

<operation id="1903" st_id="191" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:23 %tmp_22 = fadd i32 %b_num_load_34, i32 %eps_0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1904" st_id="191" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:24 %tmp_23 = fadd i32 %b_num_load_35, i32 %eps_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1905" st_id="191" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:25 %tmp_24 = fadd i32 %b_num_load_36, i32 %eps_2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1906" st_id="192" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:23 %tmp_22 = fadd i32 %b_num_load_34, i32 %eps_0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1907" st_id="192" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:24 %tmp_23 = fadd i32 %b_num_load_35, i32 %eps_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1908" st_id="192" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:25 %tmp_24 = fadd i32 %b_num_load_36, i32 %eps_2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1909" st_id="193" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:23 %tmp_22 = fadd i32 %b_num_load_34, i32 %eps_0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1910" st_id="193" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:24 %tmp_23 = fadd i32 %b_num_load_35, i32 %eps_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1911" st_id="193" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:25 %tmp_24 = fadd i32 %b_num_load_36, i32 %eps_2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1912" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:5 %eps_tmp_0_1_load = load i32 %eps_tmp_0_1

]]></Node>
<StgValue><ssdm name="eps_tmp_0_1_load"/></StgValue>
</operation>

<operation id="1913" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:6 %eps_tmp_1_8_load = load i32 %eps_tmp_1_8

]]></Node>
<StgValue><ssdm name="eps_tmp_1_8_load"/></StgValue>
</operation>

<operation id="1914" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:7 %eps_tmp_2_6_load = load i32 %eps_tmp_2_6

]]></Node>
<StgValue><ssdm name="eps_tmp_2_6_load"/></StgValue>
</operation>

<operation id="1915" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:17 %den_norm_2852_loc_load = load i32 %den_norm_2852_loc

]]></Node>
<StgValue><ssdm name="den_norm_2852_loc_load"/></StgValue>
</operation>

<operation id="1916" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:18 %den_norm_1851_loc_load = load i32 %den_norm_1851_loc

]]></Node>
<StgValue><ssdm name="den_norm_1851_loc_load"/></StgValue>
</operation>

<operation id="1917" st_id="194" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:23 %tmp_22 = fadd i32 %b_num_load_34, i32 %eps_0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1918" st_id="194" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:24 %tmp_23 = fadd i32 %b_num_load_35, i32 %eps_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1919" st_id="194" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:25 %tmp_24 = fadd i32 %b_num_load_36, i32 %eps_2

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1920" st_id="194" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:26 %call_ret13 = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_1851_loc_load, i32 %den_norm_2852_loc_load, i32 %eps_tmp_0_1_load, i32 %eps_tmp_1_8_load, i32 %eps_tmp_2_6_load

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1921" st_id="195" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:26 %call_ret13 = call i96 @_mul.161, i32 %eps_0, i32 %eps_1, i32 %eps_2, i32 0, i32 %den_norm_1851_loc_load, i32 %den_norm_2852_loc_load, i32 %eps_tmp_0_1_load, i32 %eps_tmp_1_8_load, i32 %eps_tmp_2_6_load

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>

<operation id="1922" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="96">
<![CDATA[
_ZNK3BaneqEf.exit.i735:27 %eps_tmp_0 = extractvalue i96 %call_ret13

]]></Node>
<StgValue><ssdm name="eps_tmp_0"/></StgValue>
</operation>

<operation id="1923" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="32" op_0_bw="96">
<![CDATA[
_ZNK3BaneqEf.exit.i735:28 %eps_tmp_1 = extractvalue i96 %call_ret13

]]></Node>
<StgValue><ssdm name="eps_tmp_1"/></StgValue>
</operation>

<operation id="1924" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="96">
<![CDATA[
_ZNK3BaneqEf.exit.i735:29 %eps_tmp_2 = extractvalue i96 %call_ret13

]]></Node>
<StgValue><ssdm name="eps_tmp_2"/></StgValue>
</operation>

<operation id="1925" st_id="195" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:30 %tmp_25 = fadd i32 %tmp_22, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1926" st_id="195" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:31 %tmp_26 = fadd i32 %tmp_23, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1927" st_id="195" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:32 %tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1928" st_id="196" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:30 %tmp_25 = fadd i32 %tmp_22, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1929" st_id="196" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:31 %tmp_26 = fadd i32 %tmp_23, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1930" st_id="196" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:32 %tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1931" st_id="197" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:30 %tmp_25 = fadd i32 %tmp_22, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1932" st_id="197" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:31 %tmp_26 = fadd i32 %tmp_23, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1933" st_id="197" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:32 %tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1934" st_id="198" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:30 %tmp_25 = fadd i32 %tmp_22, i32 %eps_tmp_0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1935" st_id="198" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:31 %tmp_26 = fadd i32 %tmp_23, i32 %eps_tmp_1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1936" st_id="198" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:32 %tmp_27 = fadd i32 %tmp_24, i32 %eps_tmp_2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1937" st_id="198" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:33 %call_ret14 = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_1851_loc_load, i32 %den_norm_2852_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1938" st_id="199" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:33 %call_ret14 = call i96 @_mul.161, i32 %eps_tmp_0, i32 %eps_tmp_1, i32 %eps_tmp_2, i32 0, i32 %den_norm_1851_loc_load, i32 %den_norm_2852_loc_load, i32 %eps_0, i32 %eps_1, i32 %eps_2

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>

<operation id="1939" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="96">
<![CDATA[
_ZNK3BaneqEf.exit.i735:34 %eps_0_4 = extractvalue i96 %call_ret14

]]></Node>
<StgValue><ssdm name="eps_0_4"/></StgValue>
</operation>

<operation id="1940" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="96">
<![CDATA[
_ZNK3BaneqEf.exit.i735:35 %eps_1_4 = extractvalue i96 %call_ret14

]]></Node>
<StgValue><ssdm name="eps_1_4"/></StgValue>
</operation>

<operation id="1941" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="32" op_0_bw="96">
<![CDATA[
_ZNK3BaneqEf.exit.i735:36 %eps_2_1 = extractvalue i96 %call_ret14

]]></Node>
<StgValue><ssdm name="eps_2_1"/></StgValue>
</operation>

<operation id="1942" st_id="199" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:37 %tmp_28 = fadd i32 %tmp_25, i32 %eps_0_4

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1943" st_id="199" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:38 %tmp_29 = fadd i32 %tmp_26, i32 %eps_1_4

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1944" st_id="199" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:39 %tmp_30 = fadd i32 %tmp_27, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1945" st_id="200" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:37 %tmp_28 = fadd i32 %tmp_25, i32 %eps_0_4

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1946" st_id="200" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:38 %tmp_29 = fadd i32 %tmp_26, i32 %eps_1_4

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1947" st_id="200" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:39 %tmp_30 = fadd i32 %tmp_27, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1948" st_id="201" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:37 %tmp_28 = fadd i32 %tmp_25, i32 %eps_0_4

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1949" st_id="201" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:38 %tmp_29 = fadd i32 %tmp_26, i32 %eps_1_4

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1950" st_id="201" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:39 %tmp_30 = fadd i32 %tmp_27, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1951" st_id="202" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:37 %tmp_28 = fadd i32 %tmp_25, i32 %eps_0_4

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1952" st_id="202" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:38 %tmp_29 = fadd i32 %tmp_26, i32 %eps_1_4

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1953" st_id="202" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:39 %tmp_30 = fadd i32 %tmp_27, i32 %eps_2_1

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1954" st_id="203" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:40 %tmp_31 = fdiv i32 %tmp_28, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1955" st_id="203" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:42 %tmp_32 = fdiv i32 %tmp_29, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1956" st_id="203" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:44 %tmp_33 = fdiv i32 %tmp_30, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1957" st_id="204" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:40 %tmp_31 = fdiv i32 %tmp_28, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1958" st_id="204" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:42 %tmp_32 = fdiv i32 %tmp_29, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1959" st_id="204" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:44 %tmp_33 = fdiv i32 %tmp_30, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1960" st_id="205" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:40 %tmp_31 = fdiv i32 %tmp_28, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1961" st_id="205" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:42 %tmp_32 = fdiv i32 %tmp_29, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1962" st_id="205" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:44 %tmp_33 = fdiv i32 %tmp_30, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1963" st_id="206" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:40 %tmp_31 = fdiv i32 %tmp_28, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1964" st_id="206" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:42 %tmp_32 = fdiv i32 %tmp_29, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1965" st_id="206" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:44 %tmp_33 = fdiv i32 %tmp_30, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1966" st_id="207" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:40 %tmp_31 = fdiv i32 %tmp_28, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1967" st_id="207" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:42 %tmp_32 = fdiv i32 %tmp_29, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1968" st_id="207" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:44 %tmp_33 = fdiv i32 %tmp_30, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1969" st_id="208" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:40 %tmp_31 = fdiv i32 %tmp_28, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1970" st_id="208" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:42 %tmp_32 = fdiv i32 %tmp_29, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1971" st_id="208" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:44 %tmp_33 = fdiv i32 %tmp_30, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1972" st_id="209" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:40 %tmp_31 = fdiv i32 %tmp_28, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1973" st_id="209" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:42 %tmp_32 = fdiv i32 %tmp_29, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1974" st_id="209" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:44 %tmp_33 = fdiv i32 %tmp_30, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1975" st_id="210" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:40 %tmp_31 = fdiv i32 %tmp_28, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1976" st_id="210" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:42 %tmp_32 = fdiv i32 %tmp_29, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1977" st_id="210" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:44 %tmp_33 = fdiv i32 %tmp_30, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1978" st_id="211" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:40 %tmp_31 = fdiv i32 %tmp_28, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1979" st_id="211" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:42 %tmp_32 = fdiv i32 %tmp_29, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1980" st_id="211" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:44 %tmp_33 = fdiv i32 %tmp_30, i32 %normalizer

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1981" st_id="212" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:41 %store_ln256 = store i32 %tmp_31, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="1982" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:46 %bitcast_ln77_7 = bitcast i32 %tmp_31

]]></Node>
<StgValue><ssdm name="bitcast_ln77_7"/></StgValue>
</operation>

<operation id="1983" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:47 %tmp_198 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="1984" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="23" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:48 %trunc_ln77_7 = trunc i32 %bitcast_ln77_7

]]></Node>
<StgValue><ssdm name="trunc_ln77_7"/></StgValue>
</operation>

<operation id="1985" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.exit.i735:49 %icmp_ln77_16 = icmp_ne  i8 %tmp_198, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_16"/></StgValue>
</operation>

<operation id="1986" st_id="212" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.exit.i735:50 %icmp_ln77_17 = icmp_eq  i23 %trunc_ln77_7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_17"/></StgValue>
</operation>

<operation id="1987" st_id="212" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:52 %tmp_199 = fcmp_oeq  i32 %tmp_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1988" st_id="213" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:43 %store_ln256 = store i32 %tmp_32, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="1989" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i735:51 %or_ln77_7 = or i1 %icmp_ln77_17, i1 %icmp_ln77_16

]]></Node>
<StgValue><ssdm name="or_ln77_7"/></StgValue>
</operation>

<operation id="1990" st_id="213" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i735:52 %tmp_199 = fcmp_oeq  i32 %tmp_31, i32 0

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1991" st_id="213" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i735:53 %and_ln77_7 = and i1 %or_ln77_7, i1 %tmp_199

]]></Node>
<StgValue><ssdm name="and_ln77_7"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1992" st_id="214" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:45 %store_ln256 = store i32 %tmp_33, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="1993" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i735:54 %br_ln77 = br i1 %and_ln77_7, void %_ZN3Ban14to_normal_formEv.exit.i784, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1994" st_id="215" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0">
<![CDATA[
.preheader13.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_147, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_39_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1995" st_id="216" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0">
<![CDATA[
.preheader13.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_147, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_39_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1996" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader13.preheader:1 %idx_tmp_39_loc_load = load i32 %idx_tmp_39_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_39_loc_load"/></StgValue>
</operation>

<operation id="1997" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="2" op_0_bw="32">
<![CDATA[
.preheader13.preheader:2 %empty_80 = trunc i32 %idx_tmp_39_loc_load

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="1998" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader13.preheader:3 %icmp_ln92_11 = icmp_ult  i32 %idx_tmp_39_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_11"/></StgValue>
</operation>

<operation id="1999" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13.preheader:4 %br_ln92 = br i1 %icmp_ln92_11, void %.thread1853, void %.lr.ph12.i.i760

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="2000" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.thread1853:0 %store_ln98 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="2001" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0">
<![CDATA[
.thread1853:1 %br_ln104 = br void %.lr.ph.i.i776

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="2002" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i760:0 %xor_ln92_7 = xor i2 %empty_80, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_7"/></StgValue>
</operation>

<operation id="2003" st_id="217" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i760:1 %icmp_ln92_12 = icmp_ne  i32 %idx_tmp_39_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_12"/></StgValue>
</operation>

<operation id="2004" st_id="217" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph12.i.i760:2 %select_ln92_4 = select i1 %icmp_ln92_12, i2 %xor_ln92_7, i2 1

]]></Node>
<StgValue><ssdm name="select_ln92_4"/></StgValue>
</operation>

<operation id="2005" st_id="217" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0">
<![CDATA[
.lr.ph12.i.i760:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_248, i2 %empty_80, i2 %select_ln92_4, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2006" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i760:4 %sub_ln92_6 = sub i2 2, i2 %empty_80

]]></Node>
<StgValue><ssdm name="sub_ln92_6"/></StgValue>
</operation>

<operation id="2007" st_id="217" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i760:6 %xor_ln100_5 = xor i2 %sub_ln92_6, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_5"/></StgValue>
</operation>

<operation id="2008" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph12.i.i760:7 %sext_ln100_4 = sext i2 %xor_ln100_5

]]></Node>
<StgValue><ssdm name="sext_ln100_4"/></StgValue>
</operation>

<operation id="2009" st_id="217" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i760:8 %tmp_200 = add i32 %sext_ln100_4, i32 %sub_ln395

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="2010" st_id="217" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
.lr.ph12.i.i760:9 %store_ln101 = store i32 %tmp_200, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="2011" st_id="218" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0">
<![CDATA[
.lr.ph12.i.i760:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_248, i2 %empty_80, i2 %select_ln92_4, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2012" st_id="218" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i760:5 %base_34 = add i2 %sub_ln92_6, i2 1

]]></Node>
<StgValue><ssdm name="base_34"/></StgValue>
</operation>

<operation id="2013" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i760:10 %icmp_ln104_19 = icmp_eq  i2 %base_34, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_19"/></StgValue>
</operation>

<operation id="2014" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i760:11 %br_ln104 = br i1 %icmp_ln104_19, void %.lr.ph.i.i776, void %._crit_edge.i.i783

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="2015" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i776:0 %base_0_lcssa_i_i77118511855 = phi i2 0, void %.thread1853, i2 %base_34, void %.lr.ph12.i.i760

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i77118511855"/></StgValue>
</operation>

<operation id="2016" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i776:1 %zext_ln104_7 = zext i2 %base_0_lcssa_i_i77118511855

]]></Node>
<StgValue><ssdm name="zext_ln104_7"/></StgValue>
</operation>

<operation id="2017" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i776:2 %icmp_ln104_20 = icmp_ne  i2 %base_0_lcssa_i_i77118511855, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_20"/></StgValue>
</operation>

<operation id="2018" st_id="219" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i776:3 %add_ln104_7 = add i3 %zext_ln104_7, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_7"/></StgValue>
</operation>

<operation id="2019" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i776:4 %select_ln104_7 = select i1 %icmp_ln104_20, i3 3, i3 %add_ln104_7

]]></Node>
<StgValue><ssdm name="select_ln104_7"/></StgValue>
</operation>

<operation id="2020" st_id="219" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0">
<![CDATA[
.lr.ph.i.i776:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_349, i2 %base_0_lcssa_i_i77118511855, i3 %select_ln104_7, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="2021" st_id="220" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
<literal name="and_ln77_7" val="1"/>
<literal name="icmp_ln104_19" val="0"/>
</and_exp><and_exp><literal name="and_ln61_17" val="0"/>
<literal name="and_ln77_7" val="1"/>
<literal name="icmp_ln92_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0">
<![CDATA[
.lr.ph.i.i776:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_349, i2 %base_0_lcssa_i_i77118511855, i3 %select_ln104_7, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="2022" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
<literal name="and_ln77_7" val="1"/>
<literal name="icmp_ln104_19" val="0"/>
</and_exp><and_exp><literal name="and_ln61_17" val="0"/>
<literal name="and_ln77_7" val="1"/>
<literal name="icmp_ln92_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i776:6 %br_ln0 = br void %._crit_edge.i.i783

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2023" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
<literal name="and_ln77_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i783:0 %br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i784

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="2024" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:0 %store_ln401 = store i32 %den_norm_2_2_loc_load, i32 %den_norm_2_0222

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2025" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:1 %store_ln401 = store i32 %den_norm_1_2_loc_load, i32 %den_norm_1_0221

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2026" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:2 %store_ln401 = store i32 %eps_tmp_2, i32 %eps_tmp_2_6

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2027" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:3 %store_ln401 = store i32 %eps_tmp_1, i32 %eps_tmp_1_8

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2028" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:4 %store_ln401 = store i32 %eps_tmp_0, i32 %eps_tmp_0_1

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2029" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:5 %store_ln401 = store i32 %den_norm_2852_loc_load, i32 %den_norm_28591023

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2030" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:6 %store_ln401 = store i32 %den_norm_1851_loc_load, i32 %den_norm_18581018

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2031" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:7 %store_ln401 = store i32 %eps_2_1, i32 %eps_2_13

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2032" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:8 %store_ln401 = store i32 %eps_1_4, i32 %eps_1_14

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2033" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:9 %store_ln401 = store i32 %eps_0_4, i32 %eps_0_5

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="2034" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i784:10 %br_ln401 = br void %_ZN3BandVERKS_.exit

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="2035" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BandVERKS_.exit:24 %v_addr_1 = getelementptr i32 %v, i64 0, i64 %add_ln712

]]></Node>
<StgValue><ssdm name="v_addr_1"/></StgValue>
</operation>

<operation id="2036" st_id="220" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="4">
<![CDATA[
_ZN3BandVERKS_.exit:25 %v_load = load i4 %v_addr_1

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="2037" st_id="221" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
_ZN3BandVERKS_.exit:17 %b_num_load_38 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_38"/></StgValue>
</operation>

<operation id="2038" st_id="221" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
_ZN3BandVERKS_.exit:18 %b_num_load_39 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_39"/></StgValue>
</operation>

<operation id="2039" st_id="221" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="4">
<![CDATA[
_ZN3BandVERKS_.exit:25 %v_load = load i4 %v_addr_1

]]></Node>
<StgValue><ssdm name="v_load"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="2040" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="13" op_0_bw="12">
<![CDATA[
_ZN3BandVERKS_.exit:2 %zext_ln73_1 = zext i12 %idx_159

]]></Node>
<StgValue><ssdm name="zext_ln73_1"/></StgValue>
</operation>

<operation id="2041" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="11" op_0_bw="12">
<![CDATA[
_ZN3BandVERKS_.exit:3 %trunc_ln73 = trunc i12 %idx_159

]]></Node>
<StgValue><ssdm name="trunc_ln73"/></StgValue>
</operation>

<operation id="2042" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZN3BandVERKS_.exit:4 %tmp_273_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln73, i2 0

]]></Node>
<StgValue><ssdm name="tmp_273_cast"/></StgValue>
</operation>

<operation id="2043" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BandVERKS_.exit:5 %sub_ln73 = sub i13 %tmp_273_cast, i13 %zext_ln73_1

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="2044" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BandVERKS_.exit:6 %zext_ln73_2 = zext i13 %sub_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_2"/></StgValue>
</operation>

<operation id="2045" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BandVERKS_.exit:7 %r_num_addr_89 = getelementptr i32 %r_num, i64 0, i64 %zext_ln73_2

]]></Node>
<StgValue><ssdm name="r_num_addr_89"/></StgValue>
</operation>

<operation id="2046" st_id="222" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BandVERKS_.exit:8 %add_ln73 = add i13 %sub_ln73, i13 1

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="2047" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BandVERKS_.exit:9 %zext_ln73_3 = zext i13 %add_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_3"/></StgValue>
</operation>

<operation id="2048" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BandVERKS_.exit:10 %r_num_addr_90 = getelementptr i32 %r_num, i64 0, i64 %zext_ln73_3

]]></Node>
<StgValue><ssdm name="r_num_addr_90"/></StgValue>
</operation>

<operation id="2049" st_id="222" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN3BandVERKS_.exit:15 %b_p_load_10 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_10"/></StgValue>
</operation>

<operation id="2050" st_id="222" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
_ZN3BandVERKS_.exit:17 %b_num_load_38 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_38"/></StgValue>
</operation>

<operation id="2051" st_id="222" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
_ZN3BandVERKS_.exit:18 %b_num_load_39 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_39"/></StgValue>
</operation>

<operation id="2052" st_id="222" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
_ZN3BandVERKS_.exit:19 %b_num_load_40 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_40"/></StgValue>
</operation>

<operation id="2053" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BandVERKS_.exit:21 %store_ln73 = store i32 %b_num_load_38, i13 %r_num_addr_89

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2054" st_id="222" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BandVERKS_.exit:22 %store_ln73 = store i32 %b_num_load_39, i13 %r_num_addr_90

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="2055" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BandVERKS_.exit:0 %idx_160 = add i12 %trunc_ln54, i12 17

]]></Node>
<StgValue><ssdm name="idx_160"/></StgValue>
</operation>

<operation id="2056" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="64" op_0_bw="12">
<![CDATA[
_ZN3BandVERKS_.exit:1 %zext_ln73 = zext i12 %idx_159

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="2057" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BandVERKS_.exit:11 %add_ln73_1 = add i13 %sub_ln73, i13 2

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="2058" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BandVERKS_.exit:12 %zext_ln73_4 = zext i13 %add_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_4"/></StgValue>
</operation>

<operation id="2059" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BandVERKS_.exit:13 %r_num_addr_91 = getelementptr i32 %r_num, i64 0, i64 %zext_ln73_4

]]></Node>
<StgValue><ssdm name="r_num_addr_91"/></StgValue>
</operation>

<operation id="2060" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BandVERKS_.exit:14 %r_p_addr_30 = getelementptr i32 %r_p, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="r_p_addr_30"/></StgValue>
</operation>

<operation id="2061" st_id="223" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
_ZN3BandVERKS_.exit:15 %b_p_load_10 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_10"/></StgValue>
</operation>

<operation id="2062" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="6" op_0_bw="32">
<![CDATA[
_ZN3BandVERKS_.exit:16 %trunc_ln73_1 = trunc i32 %b_p_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln73_1"/></StgValue>
</operation>

<operation id="2063" st_id="223" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
_ZN3BandVERKS_.exit:19 %b_num_load_40 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_40"/></StgValue>
</operation>

<operation id="2064" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BandVERKS_.exit:20 %store_ln73 = store i32 %b_p_load_10, i12 %r_p_addr_30

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2065" st_id="223" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BandVERKS_.exit:23 %store_ln73 = store i32 %b_num_load_40, i13 %r_num_addr_91

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="2066" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN3BandVERKS_.exit:26 %tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %b_p_load_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="2067" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BandVERKS_.exit:27 %br_ln715 = br i1 %tmp_201, void, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln715"/></StgValue>
</operation>

<operation id="2068" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln717 = add i32 %b_p_load_10, i32 4294967293

]]></Node>
<StgValue><ssdm name="add_ln717"/></StgValue>
</operation>

<operation id="2069" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln717, i32 31

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="2070" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln717 = br i1 %tmp_202, void %_ZN3BanpLEf.exitthread-pre-split, void

]]></Node>
<StgValue><ssdm name="br_ln717"/></StgValue>
</operation>

<operation id="2071" st_id="223" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
<literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0 %add_ln723 = add i6 %sub_ln542, i6 %trunc_ln73_1

]]></Node>
<StgValue><ssdm name="add_ln723"/></StgValue>
</operation>

<operation id="2072" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
<literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="6">
<![CDATA[
:1 %zext_ln723 = zext i6 %add_ln723

]]></Node>
<StgValue><ssdm name="zext_ln723"/></StgValue>
</operation>

<operation id="2073" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
<literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %b_num_addr_48 = getelementptr i32 %b_num, i64 0, i64 %zext_ln723

]]></Node>
<StgValue><ssdm name="b_num_addr_48"/></StgValue>
</operation>

<operation id="2074" st_id="223" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
<literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
:3 %b_num_load_41 = load i6 %b_num_addr_48

]]></Node>
<StgValue><ssdm name="b_num_load_41"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="2075" st_id="224" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
:3 %b_num_load_41 = load i6 %b_num_addr_48

]]></Node>
<StgValue><ssdm name="b_num_load_41"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="2076" st_id="225" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_i = fadd i32 %b_num_load_41, i32 %v_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="2077" st_id="226" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_i = fadd i32 %b_num_load_41, i32 %v_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="2078" st_id="227" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_i = fadd i32 %b_num_load_41, i32 %v_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="2079" st_id="228" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %add_i = fadd i32 %b_num_load_41, i32 %v_load

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="2080" st_id="229" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:5 %store_ln723 = store i32 %add_i, i6 %b_num_addr_48

]]></Node>
<StgValue><ssdm name="store_ln723"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="2081" st_id="230" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
:6 %b_num_load_42 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_42"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="2082" st_id="231" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
:6 %b_num_load_42 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_42"/></StgValue>
</operation>

<operation id="2083" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32">
<![CDATA[
:7 %bitcast_ln77_8 = bitcast i32 %b_num_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln77_8"/></StgValue>
</operation>

<operation id="2084" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %tmp_203 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="2085" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="23" op_0_bw="32">
<![CDATA[
:9 %trunc_ln77_8 = trunc i32 %bitcast_ln77_8

]]></Node>
<StgValue><ssdm name="trunc_ln77_8"/></StgValue>
</operation>

<operation id="2086" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10 %icmp_ln77_18 = icmp_ne  i8 %tmp_203, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_18"/></StgValue>
</operation>

<operation id="2087" st_id="231" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:11 %icmp_ln77_19 = icmp_eq  i23 %trunc_ln77_8, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_19"/></StgValue>
</operation>

<operation id="2088" st_id="231" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %tmp_204 = fcmp_oeq  i32 %b_num_load_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="2089" st_id="232" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %or_ln77_8 = or i1 %icmp_ln77_19, i1 %icmp_ln77_18

]]></Node>
<StgValue><ssdm name="or_ln77_8"/></StgValue>
</operation>

<operation id="2090" st_id="232" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %tmp_204 = fcmp_oeq  i32 %b_num_load_42, i32 0

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="2091" st_id="232" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14 %and_ln77_8 = and i1 %or_ln77_8, i1 %tmp_204

]]></Node>
<StgValue><ssdm name="and_ln77_8"/></StgValue>
</operation>

<operation id="2092" st_id="232" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln77 = br i1 %and_ln77_8, void %_ZN3Ban14to_normal_formEv.exit.i832, void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="2093" st_id="232" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0">
<![CDATA[
.preheader12.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_150, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_42_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="2094" st_id="233" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0">
<![CDATA[
.preheader12.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_150, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_42_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="2095" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader12.preheader:1 %idx_tmp_42_loc_load = load i32 %idx_tmp_42_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_42_loc_load"/></StgValue>
</operation>

<operation id="2096" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="2" op_0_bw="32">
<![CDATA[
.preheader12.preheader:2 %empty_81 = trunc i32 %idx_tmp_42_loc_load

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="2097" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader12.preheader:3 %icmp_ln92_13 = icmp_ult  i32 %idx_tmp_42_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_13"/></StgValue>
</operation>

<operation id="2098" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.preheader:4 %br_ln92 = br i1 %icmp_ln92_13, void %.thread1859, void %.lr.ph12.i.i805

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="2099" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
.thread1859:0 %store_ln98 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="2100" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="0" op_0_bw="0">
<![CDATA[
.thread1859:1 %br_ln104 = br void %.lr.ph.i.i824

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="2101" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i805:0 %xor_ln92_8 = xor i2 %empty_81, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_8"/></StgValue>
</operation>

<operation id="2102" st_id="234" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i805:1 %icmp_ln92_14 = icmp_ne  i32 %idx_tmp_42_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_14"/></StgValue>
</operation>

<operation id="2103" st_id="234" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph12.i.i805:2 %select_ln92_5 = select i1 %icmp_ln92_14, i2 %xor_ln92_8, i2 1

]]></Node>
<StgValue><ssdm name="select_ln92_5"/></StgValue>
</operation>

<operation id="2104" st_id="234" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0">
<![CDATA[
.lr.ph12.i.i805:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_251, i2 %empty_81, i2 %select_ln92_5, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2105" st_id="234" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i805:4 %sub_ln92_7 = sub i2 2, i2 %empty_81

]]></Node>
<StgValue><ssdm name="sub_ln92_7"/></StgValue>
</operation>

<operation id="2106" st_id="234" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i805:6 %xor_ln100_6 = xor i2 %sub_ln92_7, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_6"/></StgValue>
</operation>

<operation id="2107" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph12.i.i805:7 %sext_ln100_5 = sext i2 %xor_ln100_6

]]></Node>
<StgValue><ssdm name="sext_ln100_5"/></StgValue>
</operation>

<operation id="2108" st_id="234" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i805:8 %tmp_205 = add i32 %sext_ln100_5, i32 %b_p_load_10

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="2109" st_id="234" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
.lr.ph12.i.i805:9 %store_ln101 = store i32 %tmp_205, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="2110" st_id="235" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0">
<![CDATA[
.lr.ph12.i.i805:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_251, i2 %empty_81, i2 %select_ln92_5, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2111" st_id="235" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i805:5 %base_35 = add i2 %sub_ln92_7, i2 1

]]></Node>
<StgValue><ssdm name="base_35"/></StgValue>
</operation>

<operation id="2112" st_id="235" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i805:10 %icmp_ln104_21 = icmp_eq  i2 %base_35, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_21"/></StgValue>
</operation>

<operation id="2113" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i805:11 %br_ln104 = br i1 %icmp_ln104_21, void %.lr.ph.i.i824, void %._crit_edge.i.i831

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="2114" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i824:0 %base_0_lcssa_i_i81618571861 = phi i2 0, void %.thread1859, i2 %base_35, void %.lr.ph12.i.i805

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i81618571861"/></StgValue>
</operation>

<operation id="2115" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i824:1 %zext_ln104_8 = zext i2 %base_0_lcssa_i_i81618571861

]]></Node>
<StgValue><ssdm name="zext_ln104_8"/></StgValue>
</operation>

<operation id="2116" st_id="236" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i824:2 %icmp_ln104_22 = icmp_ne  i2 %base_0_lcssa_i_i81618571861, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_22"/></StgValue>
</operation>

<operation id="2117" st_id="236" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i824:3 %add_ln104_8 = add i3 %zext_ln104_8, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_8"/></StgValue>
</operation>

<operation id="2118" st_id="236" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i824:4 %select_ln104_8 = select i1 %icmp_ln104_22, i3 3, i3 %add_ln104_8

]]></Node>
<StgValue><ssdm name="select_ln104_8"/></StgValue>
</operation>

<operation id="2119" st_id="236" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0">
<![CDATA[
.lr.ph.i.i824:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_352, i2 %base_0_lcssa_i_i81618571861, i3 %select_ln104_8, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="2120" st_id="237" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_202" val="1"/>
<literal name="and_ln77_8" val="1"/>
<literal name="icmp_ln104_21" val="0"/>
</and_exp><and_exp><literal name="tmp_202" val="1"/>
<literal name="and_ln77_8" val="1"/>
<literal name="icmp_ln92_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0">
<![CDATA[
.lr.ph.i.i824:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_352, i2 %base_0_lcssa_i_i81618571861, i3 %select_ln104_8, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="2121" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_202" val="1"/>
<literal name="and_ln77_8" val="1"/>
<literal name="icmp_ln104_21" val="0"/>
</and_exp><and_exp><literal name="tmp_202" val="1"/>
<literal name="and_ln77_8" val="1"/>
<literal name="icmp_ln92_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i824:6 %br_ln0 = br void %._crit_edge.i.i831

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2122" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_202" val="1"/>
<literal name="and_ln77_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i831:0 %br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i832

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="2123" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i832:0 %br_ln726 = br void %_ZN3BanpLEf.exitthread-pre-split

]]></Node>
<StgValue><ssdm name="br_ln726"/></StgValue>
</operation>

<operation id="2124" st_id="237" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZN3BanpLEf.exitthread-pre-split:0 %b_p_load_11 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_11"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="2125" st_id="238" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZN3BanpLEf.exitthread-pre-split:0 %b_p_load_11 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_11"/></StgValue>
</operation>

<operation id="2126" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_201" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="0">
<![CDATA[
_ZN3BanpLEf.exitthread-pre-split:1 %br_ln75 = br void %_ZN3BanpLEf.exit

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="2127" st_id="238" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
_ZN3BanpLEf.exit:16 %b_num_load_43 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_43"/></StgValue>
</operation>

<operation id="2128" st_id="238" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0">
<![CDATA[
_ZN3BanpLEf.exit:17 %b_num_load_44 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_44"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="2129" st_id="239" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.preheader:0 %sub_ln629 = sub i32 0, i32 %b_p_load_10

]]></Node>
<StgValue><ssdm name="sub_ln629"/></StgValue>
</operation>

<operation id="2130" st_id="239" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0">
<![CDATA[
.preheader11.preheader:1 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_627_1, i6 %sub_ln542, i32 %b_num, i32 %sub_ln629, i6 %trunc_ln73_1

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>

<operation id="2131" st_id="239" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
.preheader11.preheader:3 %store_ln730 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln730"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="2132" st_id="240" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0">
<![CDATA[
.preheader11.preheader:1 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_627_1, i6 %sub_ln542, i32 %b_num, i32 %sub_ln629, i6 %trunc_ln73_1

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="2133" st_id="241" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader11.preheader:2 %store_ln636 = store i32 %v_load, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln636"/></StgValue>
</operation>

<operation id="2134" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader:4 %br_ln732 = br void %_ZN3BanpLEf.exit

]]></Node>
<StgValue><ssdm name="br_ln732"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="2135" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZN3BanpLEf.exit:0 %p_0113 = phi i32 %b_p_load_11, void %_ZN3BanpLEf.exitthread-pre-split, i32 0, void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="p_0113"/></StgValue>
</operation>

<operation id="2136" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="64" op_0_bw="12">
<![CDATA[
_ZN3BanpLEf.exit:2 %zext_ln75 = zext i12 %idx_160

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="2137" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="13" op_0_bw="12">
<![CDATA[
_ZN3BanpLEf.exit:3 %zext_ln75_1 = zext i12 %idx_160

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="2138" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="11" op_0_bw="12">
<![CDATA[
_ZN3BanpLEf.exit:4 %trunc_ln75 = trunc i12 %idx_160

]]></Node>
<StgValue><ssdm name="trunc_ln75"/></StgValue>
</operation>

<operation id="2139" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZN3BanpLEf.exit:5 %tmp_279_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln75, i2 0

]]></Node>
<StgValue><ssdm name="tmp_279_cast"/></StgValue>
</operation>

<operation id="2140" st_id="242" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanpLEf.exit:6 %sub_ln75 = sub i13 %tmp_279_cast, i13 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="sub_ln75"/></StgValue>
</operation>

<operation id="2141" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanpLEf.exit:7 %zext_ln75_2 = zext i13 %sub_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="2142" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanpLEf.exit:8 %r_num_addr_92 = getelementptr i32 %r_num, i64 0, i64 %zext_ln75_2

]]></Node>
<StgValue><ssdm name="r_num_addr_92"/></StgValue>
</operation>

<operation id="2143" st_id="242" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanpLEf.exit:9 %add_ln75 = add i13 %sub_ln75, i13 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="2144" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanpLEf.exit:10 %zext_ln75_3 = zext i13 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="2145" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanpLEf.exit:11 %r_num_addr_93 = getelementptr i32 %r_num, i64 0, i64 %zext_ln75_3

]]></Node>
<StgValue><ssdm name="r_num_addr_93"/></StgValue>
</operation>

<operation id="2146" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanpLEf.exit:15 %r_p_addr_31 = getelementptr i32 %r_p, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="r_p_addr_31"/></StgValue>
</operation>

<operation id="2147" st_id="242" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0">
<![CDATA[
_ZN3BanpLEf.exit:16 %b_num_load_43 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_43"/></StgValue>
</operation>

<operation id="2148" st_id="242" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0">
<![CDATA[
_ZN3BanpLEf.exit:17 %b_num_load_44 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_44"/></StgValue>
</operation>

<operation id="2149" st_id="242" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0">
<![CDATA[
_ZN3BanpLEf.exit:18 %b_num_load_45 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_45"/></StgValue>
</operation>

<operation id="2150" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanpLEf.exit:19 %store_ln75 = store i32 %p_0113, i12 %r_p_addr_31

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="2151" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanpLEf.exit:20 %store_ln75 = store i32 %b_num_load_43, i13 %r_num_addr_92

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="2152" st_id="242" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanpLEf.exit:21 %store_ln75 = store i32 %b_num_load_44, i13 %r_num_addr_93

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="2153" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN3BanpLEf.exit:26 %tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_0113, i32 31

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="2154" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BanpLEf.exit:1 %idx_161 = add i12 %trunc_ln54, i12 18

]]></Node>
<StgValue><ssdm name="idx_161"/></StgValue>
</operation>

<operation id="2155" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanpLEf.exit:12 %add_ln75_1 = add i13 %sub_ln75, i13 2

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="2156" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanpLEf.exit:13 %zext_ln75_4 = zext i13 %add_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_4"/></StgValue>
</operation>

<operation id="2157" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanpLEf.exit:14 %r_num_addr_94 = getelementptr i32 %r_num, i64 0, i64 %zext_ln75_4

]]></Node>
<StgValue><ssdm name="r_num_addr_94"/></StgValue>
</operation>

<operation id="2158" st_id="243" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0">
<![CDATA[
_ZN3BanpLEf.exit:18 %b_num_load_45 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_45"/></StgValue>
</operation>

<operation id="2159" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanpLEf.exit:22 %store_ln75 = store i32 %b_num_load_45, i13 %r_num_addr_94

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="2160" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanpLEf.exit:23 %bitcast_ln93 = bitcast i32 %v_load

]]></Node>
<StgValue><ssdm name="bitcast_ln93"/></StgValue>
</operation>

<operation id="2161" st_id="243" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanpLEf.exit:24 %xor_ln93 = xor i32 %bitcast_ln93, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln93"/></StgValue>
</operation>

<operation id="2162" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanpLEf.exit:25 %bitcast_ln93_1 = bitcast i32 %xor_ln93

]]></Node>
<StgValue><ssdm name="bitcast_ln93_1"/></StgValue>
</operation>

<operation id="2163" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanpLEf.exit:27 %br_ln715 = br i1 %tmp_206, void, void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln715"/></StgValue>
</operation>

<operation id="2164" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln717_1 = add i32 %p_0113, i32 4294967293

]]></Node>
<StgValue><ssdm name="add_ln717_1"/></StgValue>
</operation>

<operation id="2165" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln717_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="2166" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln717 = br i1 %tmp_207, void %_ZN3BanmIEf.exit, void

]]></Node>
<StgValue><ssdm name="br_ln717"/></StgValue>
</operation>

<operation id="2167" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="6" op_0_bw="32">
<![CDATA[
:0 %trunc_ln723 = trunc i32 %p_0113

]]></Node>
<StgValue><ssdm name="trunc_ln723"/></StgValue>
</operation>

<operation id="2168" st_id="243" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1 %add_ln723_1 = add i6 %sub_ln542, i6 %trunc_ln723

]]></Node>
<StgValue><ssdm name="add_ln723_1"/></StgValue>
</operation>

<operation id="2169" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="6">
<![CDATA[
:2 %zext_ln723_1 = zext i6 %add_ln723_1

]]></Node>
<StgValue><ssdm name="zext_ln723_1"/></StgValue>
</operation>

<operation id="2170" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %b_num_addr_49 = getelementptr i32 %b_num, i64 0, i64 %zext_ln723_1

]]></Node>
<StgValue><ssdm name="b_num_addr_49"/></StgValue>
</operation>

<operation id="2171" st_id="243" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0">
<![CDATA[
:4 %b_num_load_46 = load i6 %b_num_addr_49

]]></Node>
<StgValue><ssdm name="b_num_load_46"/></StgValue>
</operation>

<operation id="2172" st_id="243" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.preheader9.preheader:0 %b_p_load_12 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_12"/></StgValue>
</operation>

<operation id="2173" st_id="243" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.preheader9.preheader:5 %store_ln730 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln730"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="2174" st_id="244" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0">
<![CDATA[
:4 %b_num_load_46 = load i6 %b_num_addr_49

]]></Node>
<StgValue><ssdm name="b_num_load_46"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="2175" st_id="245" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i_i = fsub i32 %b_num_load_46, i32 %v_load

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="2176" st_id="246" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i_i = fsub i32 %b_num_load_46, i32 %v_load

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="2177" st_id="247" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i_i = fsub i32 %b_num_load_46, i32 %v_load

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="2178" st_id="248" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i_i = fsub i32 %b_num_load_46, i32 %v_load

]]></Node>
<StgValue><ssdm name="add_i_i"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="2179" st_id="249" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:6 %store_ln723 = store i32 %add_i_i, i6 %b_num_addr_49

]]></Node>
<StgValue><ssdm name="store_ln723"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="2180" st_id="250" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
:7 %b_num_load_47 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_47"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="2181" st_id="251" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="32" op_0_bw="6" op_1_bw="0">
<![CDATA[
:7 %b_num_load_47 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_47"/></StgValue>
</operation>

<operation id="2182" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32">
<![CDATA[
:8 %bitcast_ln77_9 = bitcast i32 %b_num_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln77_9"/></StgValue>
</operation>

<operation id="2183" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %tmp_208 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="2184" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="23" op_0_bw="32">
<![CDATA[
:10 %trunc_ln77_9 = trunc i32 %bitcast_ln77_9

]]></Node>
<StgValue><ssdm name="trunc_ln77_9"/></StgValue>
</operation>

<operation id="2185" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %icmp_ln77_20 = icmp_ne  i8 %tmp_208, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_20"/></StgValue>
</operation>

<operation id="2186" st_id="251" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:12 %icmp_ln77_21 = icmp_eq  i23 %trunc_ln77_9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_21"/></StgValue>
</operation>

<operation id="2187" st_id="251" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_209 = fcmp_oeq  i32 %b_num_load_47, i32 0

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="2188" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %or_ln77_9 = or i1 %icmp_ln77_21, i1 %icmp_ln77_20

]]></Node>
<StgValue><ssdm name="or_ln77_9"/></StgValue>
</operation>

<operation id="2189" st_id="252" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %tmp_209 = fcmp_oeq  i32 %b_num_load_47, i32 0

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="2190" st_id="252" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:15 %and_ln77_9 = and i1 %or_ln77_9, i1 %tmp_209

]]></Node>
<StgValue><ssdm name="and_ln77_9"/></StgValue>
</operation>

<operation id="2191" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln77 = br i1 %and_ln77_9, void %_ZN3Ban14to_normal_formEv.exit.i.i884, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="2192" st_id="252" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0">
<![CDATA[
.preheader10.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_153, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_45_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="2193" st_id="253" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0">
<![CDATA[
.preheader10.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_153, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_45_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="2194" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader10.preheader:1 %idx_tmp_45_loc_load = load i32 %idx_tmp_45_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_45_loc_load"/></StgValue>
</operation>

<operation id="2195" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="2" op_0_bw="32">
<![CDATA[
.preheader10.preheader:2 %empty_82 = trunc i32 %idx_tmp_45_loc_load

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="2196" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10.preheader:3 %icmp_ln92_15 = icmp_ult  i32 %idx_tmp_45_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_15"/></StgValue>
</operation>

<operation id="2197" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10.preheader:4 %br_ln92 = br i1 %icmp_ln92_15, void %.thread1865, void %.lr.ph12.i.i.i857

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="2198" st_id="254" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
.thread1865:0 %store_ln98 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="2199" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="0" op_0_bw="0">
<![CDATA[
.thread1865:1 %br_ln104 = br void %.lr.ph.i.i.i876

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="2200" st_id="254" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i857:0 %xor_ln92_9 = xor i2 %empty_82, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_9"/></StgValue>
</operation>

<operation id="2201" st_id="254" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i.i857:1 %icmp_ln92_16 = icmp_ne  i32 %idx_tmp_45_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_16"/></StgValue>
</operation>

<operation id="2202" st_id="254" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph12.i.i.i857:2 %select_ln92_6 = select i1 %icmp_ln92_16, i2 %xor_ln92_9, i2 1

]]></Node>
<StgValue><ssdm name="select_ln92_6"/></StgValue>
</operation>

<operation id="2203" st_id="254" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0">
<![CDATA[
.lr.ph12.i.i.i857:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_254, i2 %empty_82, i2 %select_ln92_6, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2204" st_id="254" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph12.i.i.i857:6 %b_p_load_13 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_13"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="2205" st_id="255" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0">
<![CDATA[
.lr.ph12.i.i.i857:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_254, i2 %empty_82, i2 %select_ln92_6, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2206" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i857:4 %sub_ln92_8 = sub i2 2, i2 %empty_82

]]></Node>
<StgValue><ssdm name="sub_ln92_8"/></StgValue>
</operation>

<operation id="2207" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i857:5 %base_36 = add i2 %sub_ln92_8, i2 1

]]></Node>
<StgValue><ssdm name="base_36"/></StgValue>
</operation>

<operation id="2208" st_id="255" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.lr.ph12.i.i.i857:6 %b_p_load_13 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_13"/></StgValue>
</operation>

<operation id="2209" st_id="255" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i857:7 %xor_ln100_7 = xor i2 %sub_ln92_8, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_7"/></StgValue>
</operation>

<operation id="2210" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph12.i.i.i857:8 %sext_ln100_6 = sext i2 %xor_ln100_7

]]></Node>
<StgValue><ssdm name="sext_ln100_6"/></StgValue>
</operation>

<operation id="2211" st_id="255" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i.i857:9 %tmp_210 = add i32 %sext_ln100_6, i32 %b_p_load_13

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="2212" st_id="255" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
.lr.ph12.i.i.i857:10 %store_ln101 = store i32 %tmp_210, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="2213" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i.i857:11 %icmp_ln104_23 = icmp_eq  i2 %base_36, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_23"/></StgValue>
</operation>

<operation id="2214" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i.i857:12 %br_ln104 = br i1 %icmp_ln104_23, void %.lr.ph.i.i.i876, void %._crit_edge.i.i.i883

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="2215" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i.i876:0 %base_0_lcssa_i_i_i86818631867 = phi i2 0, void %.thread1865, i2 %base_36, void %.lr.ph12.i.i.i857

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i_i86818631867"/></StgValue>
</operation>

<operation id="2216" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i.i876:1 %zext_ln104_9 = zext i2 %base_0_lcssa_i_i_i86818631867

]]></Node>
<StgValue><ssdm name="zext_ln104_9"/></StgValue>
</operation>

<operation id="2217" st_id="256" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i.i876:2 %icmp_ln104_24 = icmp_ne  i2 %base_0_lcssa_i_i_i86818631867, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_24"/></StgValue>
</operation>

<operation id="2218" st_id="256" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i.i876:3 %add_ln104_9 = add i3 %zext_ln104_9, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_9"/></StgValue>
</operation>

<operation id="2219" st_id="256" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i.i876:4 %select_ln104_9 = select i1 %icmp_ln104_24, i3 3, i3 %add_ln104_9

]]></Node>
<StgValue><ssdm name="select_ln104_9"/></StgValue>
</operation>

<operation id="2220" st_id="256" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0">
<![CDATA[
.lr.ph.i.i.i876:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_355, i2 %base_0_lcssa_i_i_i86818631867, i3 %select_ln104_9, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="2221" st_id="257" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
<literal name="and_ln77_9" val="1"/>
<literal name="icmp_ln104_23" val="0"/>
</and_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
<literal name="and_ln77_9" val="1"/>
<literal name="icmp_ln92_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0">
<![CDATA[
.lr.ph.i.i.i876:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_355, i2 %base_0_lcssa_i_i_i86818631867, i3 %select_ln104_9, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="2222" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
<literal name="and_ln77_9" val="1"/>
<literal name="icmp_ln104_23" val="0"/>
</and_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
<literal name="and_ln77_9" val="1"/>
<literal name="icmp_ln92_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i.i876:6 %br_ln0 = br void %._crit_edge.i.i.i883

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2223" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
<literal name="and_ln77_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i883:0 %br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i.i884

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="2224" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_206" val="0"/>
<literal name="tmp_207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i.i884:0 %br_ln726 = br void %_ZN3BanmIEf.exit

]]></Node>
<StgValue><ssdm name="br_ln726"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="2225" st_id="258" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
.preheader9.preheader:0 %b_p_load_12 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_12"/></StgValue>
</operation>

<operation id="2226" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="6" op_0_bw="32">
<![CDATA[
.preheader9.preheader:1 %trunc_ln629 = trunc i32 %b_p_load_12

]]></Node>
<StgValue><ssdm name="trunc_ln629"/></StgValue>
</operation>

<operation id="2227" st_id="258" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader9.preheader:2 %sub_ln629_1 = sub i32 0, i32 %b_p_load_12

]]></Node>
<StgValue><ssdm name="sub_ln629_1"/></StgValue>
</operation>

<operation id="2228" st_id="258" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0">
<![CDATA[
.preheader9.preheader:3 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_627_156, i6 %sub_ln542, i32 %b_num, i32 %sub_ln629_1, i6 %trunc_ln629

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="2229" st_id="259" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="6" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0">
<![CDATA[
.preheader9.preheader:3 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_627_156, i6 %sub_ln542, i32 %b_num, i32 %sub_ln629_1, i6 %trunc_ln629

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="2230" st_id="260" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
.preheader9.preheader:4 %store_ln636 = store i32 %bitcast_ln93_1, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln636"/></StgValue>
</operation>

<operation id="2231" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:6 %br_ln732 = br void %_ZN3BanmIEf.exit

]]></Node>
<StgValue><ssdm name="br_ln732"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="2232" st_id="261" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:16 %b_num_load_48 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_48"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="2233" st_id="262" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:16 %b_num_load_48 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_48"/></StgValue>
</operation>

<operation id="2234" st_id="262" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:17 %b_num_load_49 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_49"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="2235" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="13" op_0_bw="12">
<![CDATA[
_ZN3BanmIEf.exit:2 %zext_ln76_1 = zext i12 %idx_161

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="2236" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="11" op_0_bw="12">
<![CDATA[
_ZN3BanmIEf.exit:3 %trunc_ln76 = trunc i12 %idx_161

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="2237" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZN3BanmIEf.exit:4 %tmp_285_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln76, i2 0

]]></Node>
<StgValue><ssdm name="tmp_285_cast"/></StgValue>
</operation>

<operation id="2238" st_id="263" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmIEf.exit:5 %sub_ln76 = sub i13 %tmp_285_cast, i13 %zext_ln76_1

]]></Node>
<StgValue><ssdm name="sub_ln76"/></StgValue>
</operation>

<operation id="2239" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmIEf.exit:6 %zext_ln76_2 = zext i13 %sub_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76_2"/></StgValue>
</operation>

<operation id="2240" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmIEf.exit:7 %r_num_addr_95 = getelementptr i32 %r_num, i64 0, i64 %zext_ln76_2

]]></Node>
<StgValue><ssdm name="r_num_addr_95"/></StgValue>
</operation>

<operation id="2241" st_id="263" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmIEf.exit:8 %add_ln76 = add i13 %sub_ln76, i13 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="2242" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmIEf.exit:9 %zext_ln76_3 = zext i13 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76_3"/></StgValue>
</operation>

<operation id="2243" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmIEf.exit:10 %r_num_addr_96 = getelementptr i32 %r_num, i64 0, i64 %zext_ln76_3

]]></Node>
<StgValue><ssdm name="r_num_addr_96"/></StgValue>
</operation>

<operation id="2244" st_id="263" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:17 %b_num_load_49 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_49"/></StgValue>
</operation>

<operation id="2245" st_id="263" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:18 %b_num_load_50 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_50"/></StgValue>
</operation>

<operation id="2246" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmIEf.exit:20 %store_ln76 = store i32 %b_num_load_48, i13 %r_num_addr_95

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2247" st_id="263" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmIEf.exit:21 %store_ln76 = store i32 %b_num_load_49, i13 %r_num_addr_96

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2248" st_id="263" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:23 %tmp_34 = fmul i32 %b_num_load_48, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="2249" st_id="264" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmIEf.exit:11 %add_ln76_1 = add i13 %sub_ln76, i13 2

]]></Node>
<StgValue><ssdm name="add_ln76_1"/></StgValue>
</operation>

<operation id="2250" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmIEf.exit:12 %zext_ln76_4 = zext i13 %add_ln76_1

]]></Node>
<StgValue><ssdm name="zext_ln76_4"/></StgValue>
</operation>

<operation id="2251" st_id="264" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmIEf.exit:13 %r_num_addr_97 = getelementptr i32 %r_num, i64 0, i64 %zext_ln76_4

]]></Node>
<StgValue><ssdm name="r_num_addr_97"/></StgValue>
</operation>

<operation id="2252" st_id="264" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:18 %b_num_load_50 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_50"/></StgValue>
</operation>

<operation id="2253" st_id="264" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmIEf.exit:22 %store_ln76 = store i32 %b_num_load_50, i13 %r_num_addr_97

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2254" st_id="264" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:23 %tmp_34 = fmul i32 %b_num_load_48, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2255" st_id="264" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:25 %tmp_35 = fmul i32 %b_num_load_49, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="2256" st_id="265" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:23 %tmp_34 = fmul i32 %b_num_load_48, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="2257" st_id="265" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:25 %tmp_35 = fmul i32 %b_num_load_49, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2258" st_id="265" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:27 %tmp_36 = fmul i32 %b_num_load_50, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="2259" st_id="266" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:24 %store_ln745 = store i32 %tmp_34, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln745"/></StgValue>
</operation>

<operation id="2260" st_id="266" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:25 %tmp_35 = fmul i32 %b_num_load_49, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2261" st_id="266" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:27 %tmp_36 = fmul i32 %b_num_load_50, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2262" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:29 %bitcast_ln77_10 = bitcast i32 %tmp_34

]]></Node>
<StgValue><ssdm name="bitcast_ln77_10"/></StgValue>
</operation>

<operation id="2263" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:30 %tmp_211 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="2264" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="23" op_0_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:31 %trunc_ln77_10 = trunc i32 %bitcast_ln77_10

]]></Node>
<StgValue><ssdm name="trunc_ln77_10"/></StgValue>
</operation>

<operation id="2265" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3BanmIEf.exit:32 %icmp_ln77_22 = icmp_ne  i8 %tmp_211, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_22"/></StgValue>
</operation>

<operation id="2266" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3BanmIEf.exit:33 %icmp_ln77_23 = icmp_eq  i23 %trunc_ln77_10, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_23"/></StgValue>
</operation>

<operation id="2267" st_id="266" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:35 %tmp_212 = fcmp_oeq  i32 %tmp_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="2268" st_id="267" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:15 %b_p_load_14 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_14"/></StgValue>
</operation>

<operation id="2269" st_id="267" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:26 %store_ln745 = store i32 %tmp_35, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln745"/></StgValue>
</operation>

<operation id="2270" st_id="267" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:27 %tmp_36 = fmul i32 %b_num_load_50, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2271" st_id="267" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmIEf.exit:34 %or_ln77_10 = or i1 %icmp_ln77_23, i1 %icmp_ln77_22

]]></Node>
<StgValue><ssdm name="or_ln77_10"/></StgValue>
</operation>

<operation id="2272" st_id="267" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmIEf.exit:35 %tmp_212 = fcmp_oeq  i32 %tmp_34, i32 0

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="2273" st_id="267" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmIEf.exit:36 %and_ln77_10 = and i1 %or_ln77_10, i1 %tmp_212

]]></Node>
<StgValue><ssdm name="and_ln77_10"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="2274" st_id="268" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BanmIEf.exit:0 %idx_162 = add i12 %trunc_ln54, i12 19

]]></Node>
<StgValue><ssdm name="idx_162"/></StgValue>
</operation>

<operation id="2275" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="12">
<![CDATA[
_ZN3BanmIEf.exit:1 %zext_ln76 = zext i12 %idx_161

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="2276" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmIEf.exit:14 %r_p_addr_32 = getelementptr i32 %r_p, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="r_p_addr_32"/></StgValue>
</operation>

<operation id="2277" st_id="268" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:15 %b_p_load_14 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_14"/></StgValue>
</operation>

<operation id="2278" st_id="268" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmIEf.exit:19 %store_ln76 = store i32 %b_p_load_14, i12 %r_p_addr_32

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="2279" st_id="268" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:28 %store_ln745 = store i32 %tmp_36, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln745"/></StgValue>
</operation>

<operation id="2280" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanmIEf.exit:37 %br_ln77 = br i1 %and_ln77_10, void %_ZN3BanmLEf.exit, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="2281" st_id="269" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0">
<![CDATA[
.preheader8.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_157, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_48_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="2282" st_id="270" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0">
<![CDATA[
.preheader8.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_157, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_48_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="2283" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader8.preheader:1 %idx_tmp_48_loc_load = load i32 %idx_tmp_48_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_48_loc_load"/></StgValue>
</operation>

<operation id="2284" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="2" op_0_bw="32">
<![CDATA[
.preheader8.preheader:2 %empty_83 = trunc i32 %idx_tmp_48_loc_load

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="2285" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:3 %icmp_ln92_17 = icmp_ult  i32 %idx_tmp_48_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_17"/></StgValue>
</operation>

<operation id="2286" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8.preheader:4 %br_ln92 = br i1 %icmp_ln92_17, void %.thread1871, void %.lr.ph12.i.i904

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="2287" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.thread1871:0 %store_ln98 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="2288" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0">
<![CDATA[
.thread1871:1 %br_ln104 = br void %.lr.ph.i.i923

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="2289" st_id="271" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i904:0 %xor_ln92_10 = xor i2 %empty_83, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_10"/></StgValue>
</operation>

<operation id="2290" st_id="271" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i904:1 %icmp_ln92_18 = icmp_ne  i32 %idx_tmp_48_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_18"/></StgValue>
</operation>

<operation id="2291" st_id="271" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph12.i.i904:2 %select_ln92_7 = select i1 %icmp_ln92_18, i2 %xor_ln92_10, i2 1

]]></Node>
<StgValue><ssdm name="select_ln92_7"/></StgValue>
</operation>

<operation id="2292" st_id="271" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0">
<![CDATA[
.lr.ph12.i.i904:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_258, i2 %empty_83, i2 %select_ln92_7, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2293" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i904:4 %sub_ln92_9 = sub i2 2, i2 %empty_83

]]></Node>
<StgValue><ssdm name="sub_ln92_9"/></StgValue>
</operation>

<operation id="2294" st_id="271" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i904:6 %xor_ln100_8 = xor i2 %sub_ln92_9, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_8"/></StgValue>
</operation>

<operation id="2295" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph12.i.i904:7 %sext_ln100_7 = sext i2 %xor_ln100_8

]]></Node>
<StgValue><ssdm name="sext_ln100_7"/></StgValue>
</operation>

<operation id="2296" st_id="271" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i904:8 %tmp_213 = add i32 %sext_ln100_7, i32 %b_p_load_14

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="2297" st_id="271" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0">
<![CDATA[
.lr.ph12.i.i904:9 %store_ln101 = store i32 %tmp_213, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="2298" st_id="272" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0">
<![CDATA[
.lr.ph12.i.i904:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_258, i2 %empty_83, i2 %select_ln92_7, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2299" st_id="272" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i904:5 %base_37 = add i2 %sub_ln92_9, i2 1

]]></Node>
<StgValue><ssdm name="base_37"/></StgValue>
</operation>

<operation id="2300" st_id="272" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i904:10 %icmp_ln104_25 = icmp_eq  i2 %base_37, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_25"/></StgValue>
</operation>

<operation id="2301" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i904:11 %br_ln104 = br i1 %icmp_ln104_25, void %.lr.ph.i.i923, void %._crit_edge.i.i930

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="2302" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i923:0 %base_0_lcssa_i_i91518691873 = phi i2 0, void %.thread1871, i2 %base_37, void %.lr.ph12.i.i904

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i91518691873"/></StgValue>
</operation>

<operation id="2303" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i923:1 %zext_ln104_10 = zext i2 %base_0_lcssa_i_i91518691873

]]></Node>
<StgValue><ssdm name="zext_ln104_10"/></StgValue>
</operation>

<operation id="2304" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i923:2 %icmp_ln104_26 = icmp_ne  i2 %base_0_lcssa_i_i91518691873, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_26"/></StgValue>
</operation>

<operation id="2305" st_id="273" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i923:3 %add_ln104_10 = add i3 %zext_ln104_10, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_10"/></StgValue>
</operation>

<operation id="2306" st_id="273" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i923:4 %select_ln104_10 = select i1 %icmp_ln104_26, i3 3, i3 %add_ln104_10

]]></Node>
<StgValue><ssdm name="select_ln104_10"/></StgValue>
</operation>

<operation id="2307" st_id="273" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0">
<![CDATA[
.lr.ph.i.i923:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_359, i2 %base_0_lcssa_i_i91518691873, i3 %select_ln104_10, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="2308" st_id="274" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_10" val="1"/>
<literal name="icmp_ln104_25" val="0"/>
</and_exp><and_exp><literal name="and_ln77_10" val="1"/>
<literal name="icmp_ln92_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0">
<![CDATA[
.lr.ph.i.i923:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_359, i2 %base_0_lcssa_i_i91518691873, i3 %select_ln104_10, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="2309" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_10" val="1"/>
<literal name="icmp_ln104_25" val="0"/>
</and_exp><and_exp><literal name="and_ln77_10" val="1"/>
<literal name="icmp_ln92_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i923:6 %br_ln0 = br void %._crit_edge.i.i930

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2310" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i930:0 %br_ln107 = br void %_ZN3BanmLEf.exit

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="2311" st_id="275" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:16 %b_num_load_51 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_51"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="2312" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="13" op_0_bw="12">
<![CDATA[
_ZN3BanmLEf.exit:2 %zext_ln77_1 = zext i12 %idx_162

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="2313" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="11" op_0_bw="12">
<![CDATA[
_ZN3BanmLEf.exit:3 %trunc_ln77_11 = trunc i12 %idx_162

]]></Node>
<StgValue><ssdm name="trunc_ln77_11"/></StgValue>
</operation>

<operation id="2314" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZN3BanmLEf.exit:4 %tmp_291_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln77_11, i2 0

]]></Node>
<StgValue><ssdm name="tmp_291_cast"/></StgValue>
</operation>

<operation id="2315" st_id="276" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit:5 %sub_ln77 = sub i13 %tmp_291_cast, i13 %zext_ln77_1

]]></Node>
<StgValue><ssdm name="sub_ln77"/></StgValue>
</operation>

<operation id="2316" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmLEf.exit:6 %zext_ln77_2 = zext i13 %sub_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_2"/></StgValue>
</operation>

<operation id="2317" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLEf.exit:7 %r_num_addr_98 = getelementptr i32 %r_num, i64 0, i64 %zext_ln77_2

]]></Node>
<StgValue><ssdm name="r_num_addr_98"/></StgValue>
</operation>

<operation id="2318" st_id="276" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:15 %b_p_load_15 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_15"/></StgValue>
</operation>

<operation id="2319" st_id="276" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:16 %b_num_load_51 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_51"/></StgValue>
</operation>

<operation id="2320" st_id="276" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:17 %b_num_load_52 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_52"/></StgValue>
</operation>

<operation id="2321" st_id="276" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:18 %b_num_load_53 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_53"/></StgValue>
</operation>

<operation id="2322" st_id="276" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit:20 %store_ln77 = store i32 %b_num_load_51, i13 %r_num_addr_98

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="2323" st_id="276" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:30 %tmp_215 = fcmp_oeq  i32 %b_num_load_51, i32 0

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="2324" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BanmLEf.exit:0 %idx_163 = add i12 %trunc_ln54, i12 20

]]></Node>
<StgValue><ssdm name="idx_163"/></StgValue>
</operation>

<operation id="2325" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="64" op_0_bw="12">
<![CDATA[
_ZN3BanmLEf.exit:1 %zext_ln77 = zext i12 %idx_162

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="2326" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit:8 %add_ln77 = add i13 %sub_ln77, i13 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="2327" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmLEf.exit:9 %zext_ln77_3 = zext i13 %add_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_3"/></StgValue>
</operation>

<operation id="2328" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLEf.exit:10 %r_num_addr_99 = getelementptr i32 %r_num, i64 0, i64 %zext_ln77_3

]]></Node>
<StgValue><ssdm name="r_num_addr_99"/></StgValue>
</operation>

<operation id="2329" st_id="277" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit:11 %add_ln77_1 = add i13 %sub_ln77, i13 2

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="2330" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BanmLEf.exit:12 %zext_ln77_4 = zext i13 %add_ln77_1

]]></Node>
<StgValue><ssdm name="zext_ln77_4"/></StgValue>
</operation>

<operation id="2331" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLEf.exit:13 %r_num_addr_100 = getelementptr i32 %r_num, i64 0, i64 %zext_ln77_4

]]></Node>
<StgValue><ssdm name="r_num_addr_100"/></StgValue>
</operation>

<operation id="2332" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLEf.exit:14 %r_p_addr_33 = getelementptr i32 %r_p, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="r_p_addr_33"/></StgValue>
</operation>

<operation id="2333" st_id="277" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:15 %b_p_load_15 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_15"/></StgValue>
</operation>

<operation id="2334" st_id="277" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:17 %b_num_load_52 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_52"/></StgValue>
</operation>

<operation id="2335" st_id="277" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:18 %b_num_load_53 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_53"/></StgValue>
</operation>

<operation id="2336" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLEf.exit:19 %store_ln77 = store i32 %b_p_load_15, i12 %r_p_addr_33

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="2337" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit:21 %store_ln77 = store i32 %b_num_load_52, i13 %r_num_addr_99

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="2338" st_id="277" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit:22 %store_ln77 = store i32 %b_num_load_53, i13 %r_num_addr_100

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="2339" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:23 %icmp_ln61_8 = icmp_eq  i32 %b_p_load_15, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_8"/></StgValue>
</operation>

<operation id="2340" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:24 %bitcast_ln61_10 = bitcast i32 %b_num_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln61_10"/></StgValue>
</operation>

<operation id="2341" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:25 %tmp_214 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_10, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="2342" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="23" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:26 %trunc_ln61_13 = trunc i32 %bitcast_ln61_10

]]></Node>
<StgValue><ssdm name="trunc_ln61_13"/></StgValue>
</operation>

<operation id="2343" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3BanmLEf.exit:27 %icmp_ln61_33 = icmp_ne  i8 %tmp_214, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_33"/></StgValue>
</operation>

<operation id="2344" st_id="277" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3BanmLEf.exit:28 %icmp_ln61_34 = icmp_eq  i23 %trunc_ln61_13, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_34"/></StgValue>
</operation>

<operation id="2345" st_id="277" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLEf.exit:29 %or_ln61_15 = or i1 %icmp_ln61_34, i1 %icmp_ln61_33

]]></Node>
<StgValue><ssdm name="or_ln61_15"/></StgValue>
</operation>

<operation id="2346" st_id="277" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLEf.exit:30 %tmp_215 = fcmp_oeq  i32 %b_num_load_51, i32 0

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="2347" st_id="277" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLEf.exit:31 %and_ln61_18 = and i1 %or_ln61_15, i1 %tmp_215

]]></Node>
<StgValue><ssdm name="and_ln61_18"/></StgValue>
</operation>

<operation id="2348" st_id="277" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLEf.exit:32 %and_ln61_19 = and i1 %and_ln61_18, i1 %icmp_ln61_8

]]></Node>
<StgValue><ssdm name="and_ln61_19"/></StgValue>
</operation>

<operation id="2349" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanmLEf.exit:33 %br_ln61 = br i1 %and_ln61_19, void %_ZNK3BaneqEf.exit.i937, void %_ZN3BandVEf.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="2350" st_id="277" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:0 %tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="2351" st_id="278" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:0 %tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2352" st_id="278" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:2 %tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2353" st_id="278" stage="9" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:4 %tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="2354" st_id="279" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:0 %tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2355" st_id="279" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:2 %tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2356" st_id="279" stage="8" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:4 %tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="2357" st_id="280" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:0 %tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2358" st_id="280" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:2 %tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2359" st_id="280" stage="7" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:4 %tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="2360" st_id="281" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:0 %tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2361" st_id="281" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:2 %tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2362" st_id="281" stage="6" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:4 %tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="2363" st_id="282" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:0 %tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2364" st_id="282" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:2 %tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2365" st_id="282" stage="5" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:4 %tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="2366" st_id="283" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:0 %tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2367" st_id="283" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:2 %tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2368" st_id="283" stage="4" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:4 %tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="2369" st_id="284" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:0 %tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2370" st_id="284" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:2 %tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2371" st_id="284" stage="3" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:4 %tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="2372" st_id="285" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:0 %tmp_37 = fdiv i32 %b_num_load_51, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2373" st_id="285" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:2 %tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2374" st_id="285" stage="2" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:4 %tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="2375" st_id="286" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i937:1 %store_ln766 = store i32 %tmp_37, i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln766"/></StgValue>
</operation>

<operation id="2376" st_id="286" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:2 %tmp_38 = fdiv i32 %b_num_load_52, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="2377" st_id="286" stage="1" lat="9">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:4 %tmp_39 = fdiv i32 %b_num_load_53, i32 %v_load

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2378" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:6 %bitcast_ln77_11 = bitcast i32 %tmp_37

]]></Node>
<StgValue><ssdm name="bitcast_ln77_11"/></StgValue>
</operation>

<operation id="2379" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:7 %tmp_216 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_11, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="2380" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="23" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:8 %trunc_ln77_12 = trunc i32 %bitcast_ln77_11

]]></Node>
<StgValue><ssdm name="trunc_ln77_12"/></StgValue>
</operation>

<operation id="2381" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.exit.i937:9 %icmp_ln77_24 = icmp_ne  i8 %tmp_216, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_24"/></StgValue>
</operation>

<operation id="2382" st_id="286" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.exit.i937:10 %icmp_ln77_25 = icmp_eq  i23 %trunc_ln77_12, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_25"/></StgValue>
</operation>

<operation id="2383" st_id="286" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:12 %tmp_217 = fcmp_oeq  i32 %tmp_37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="2384" st_id="287" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i937:3 %store_ln766 = store i32 %tmp_38, i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln766"/></StgValue>
</operation>

<operation id="2385" st_id="287" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i937:11 %or_ln77_11 = or i1 %icmp_ln77_25, i1 %icmp_ln77_24

]]></Node>
<StgValue><ssdm name="or_ln77_11"/></StgValue>
</operation>

<operation id="2386" st_id="287" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit.i937:12 %tmp_217 = fcmp_oeq  i32 %tmp_37, i32 0

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="2387" st_id="287" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit.i937:13 %and_ln77_11 = and i1 %or_ln77_11, i1 %tmp_217

]]></Node>
<StgValue><ssdm name="and_ln77_11"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="2388" st_id="288" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i937:5 %store_ln766 = store i32 %tmp_39, i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln766"/></StgValue>
</operation>

<operation id="2389" st_id="288" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit.i937:14 %br_ln77 = br i1 %and_ln77_11, void %_ZN3Ban14to_normal_formEv.exit.i978, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2390" st_id="289" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0">
<![CDATA[
.preheader7.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_160, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_51_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2391" st_id="290" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0">
<![CDATA[
.preheader7.preheader:0 %call_ln542 = call void @main_Pipeline_VITIS_LOOP_84_160, i6 %sub_ln542, i32 %b_num, i32 %idx_tmp_51_loc

]]></Node>
<StgValue><ssdm name="call_ln542"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2392" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader7.preheader:1 %idx_tmp_51_loc_load = load i32 %idx_tmp_51_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_51_loc_load"/></StgValue>
</operation>

<operation id="2393" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="2" op_0_bw="32">
<![CDATA[
.preheader7.preheader:2 %empty_84 = trunc i32 %idx_tmp_51_loc_load

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="2394" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader7.preheader:3 %icmp_ln92_19 = icmp_ult  i32 %idx_tmp_51_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_19"/></StgValue>
</operation>

<operation id="2395" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7.preheader:4 %br_ln92 = br i1 %icmp_ln92_19, void %.thread1877, void %.lr.ph12.i.i952

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="2396" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
.thread1877:0 %store_ln98 = store i32 0, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln98"/></StgValue>
</operation>

<operation id="2397" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="0" op_0_bw="0">
<![CDATA[
.thread1877:1 %br_ln104 = br void %.lr.ph.i.i970

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="2398" st_id="291" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i952:0 %xor_ln92_11 = xor i2 %empty_84, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_11"/></StgValue>
</operation>

<operation id="2399" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i952:1 %icmp_ln92_20 = icmp_ne  i32 %idx_tmp_51_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_20"/></StgValue>
</operation>

<operation id="2400" st_id="291" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.lr.ph12.i.i952:2 %select_ln92_8 = select i1 %icmp_ln92_20, i2 %xor_ln92_11, i2 1

]]></Node>
<StgValue><ssdm name="select_ln92_8"/></StgValue>
</operation>

<operation id="2401" st_id="291" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0">
<![CDATA[
.lr.ph12.i.i952:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_261, i2 %empty_84, i2 %select_ln92_8, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2402" st_id="291" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i952:4 %sub_ln92_10 = sub i2 2, i2 %empty_84

]]></Node>
<StgValue><ssdm name="sub_ln92_10"/></StgValue>
</operation>

<operation id="2403" st_id="291" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i952:6 %xor_ln100_9 = xor i2 %sub_ln92_10, i2 2

]]></Node>
<StgValue><ssdm name="xor_ln100_9"/></StgValue>
</operation>

<operation id="2404" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="2">
<![CDATA[
.lr.ph12.i.i952:7 %sext_ln100_8 = sext i2 %xor_ln100_9

]]></Node>
<StgValue><ssdm name="sext_ln100_8"/></StgValue>
</operation>

<operation id="2405" st_id="291" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph12.i.i952:8 %tmp_218 = add i32 %sext_ln100_8, i32 %b_p_load_15

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="2406" st_id="291" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0">
<![CDATA[
.lr.ph12.i.i952:9 %store_ln101 = store i32 %tmp_218, i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2407" st_id="292" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0">
<![CDATA[
.lr.ph12.i.i952:3 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_261, i2 %empty_84, i2 %select_ln92_8, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>

<operation id="2408" st_id="292" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i952:5 %base_38 = add i2 %sub_ln92_10, i2 1

]]></Node>
<StgValue><ssdm name="base_38"/></StgValue>
</operation>

<operation id="2409" st_id="292" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i952:10 %icmp_ln104_27 = icmp_eq  i2 %base_38, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_27"/></StgValue>
</operation>

<operation id="2410" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i952:11 %br_ln104 = br i1 %icmp_ln104_27, void %.lr.ph.i.i970, void %._crit_edge.i.i977

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2411" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i970:0 %base_0_lcssa_i_i96318751879 = phi i2 0, void %.thread1877, i2 %base_38, void %.lr.ph12.i.i952

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i96318751879"/></StgValue>
</operation>

<operation id="2412" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i970:1 %zext_ln104_11 = zext i2 %base_0_lcssa_i_i96318751879

]]></Node>
<StgValue><ssdm name="zext_ln104_11"/></StgValue>
</operation>

<operation id="2413" st_id="293" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i970:2 %icmp_ln104_28 = icmp_ne  i2 %base_0_lcssa_i_i96318751879, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_28"/></StgValue>
</operation>

<operation id="2414" st_id="293" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i970:3 %add_ln104_11 = add i3 %zext_ln104_11, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_11"/></StgValue>
</operation>

<operation id="2415" st_id="293" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i970:4 %select_ln104_11 = select i1 %icmp_ln104_28, i3 3, i3 %add_ln104_11

]]></Node>
<StgValue><ssdm name="select_ln104_11"/></StgValue>
</operation>

<operation id="2416" st_id="293" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0">
<![CDATA[
.lr.ph.i.i970:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_362, i2 %base_0_lcssa_i_i96318751879, i3 %select_ln104_11, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2417" st_id="294" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_19" val="0"/>
<literal name="and_ln77_11" val="1"/>
<literal name="icmp_ln104_27" val="0"/>
</and_exp><and_exp><literal name="and_ln61_19" val="0"/>
<literal name="and_ln77_11" val="1"/>
<literal name="icmp_ln92_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="3" op_3_bw="6" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0" op_101_bw="0" op_102_bw="0" op_103_bw="0" op_104_bw="0" op_105_bw="0" op_106_bw="0" op_107_bw="0" op_108_bw="0" op_109_bw="0" op_110_bw="0" op_111_bw="0" op_112_bw="0" op_113_bw="0" op_114_bw="0" op_115_bw="0" op_116_bw="0" op_117_bw="0" op_118_bw="0" op_119_bw="0" op_120_bw="0" op_121_bw="0" op_122_bw="0" op_123_bw="0" op_124_bw="0" op_125_bw="0" op_126_bw="0" op_127_bw="0" op_128_bw="0" op_129_bw="0" op_130_bw="0" op_131_bw="0" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0">
<![CDATA[
.lr.ph.i.i970:5 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_362, i2 %base_0_lcssa_i_i96318751879, i3 %select_ln104_11, i6 %sub_ln542, i32 %b_num

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>

<operation id="2418" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_19" val="0"/>
<literal name="and_ln77_11" val="1"/>
<literal name="icmp_ln104_27" val="0"/>
</and_exp><and_exp><literal name="and_ln61_19" val="0"/>
<literal name="and_ln77_11" val="1"/>
<literal name="icmp_ln92_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i970:6 %br_ln0 = br void %._crit_edge.i.i977

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2419" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_19" val="0"/>
<literal name="and_ln77_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i977:0 %br_ln107 = br void %_ZN3Ban14to_normal_formEv.exit.i978

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="2420" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="0">
<![CDATA[
_ZN3Ban14to_normal_formEv.exit.i978:0 %br_ln771 = br void %_ZN3BandVEf.exit

]]></Node>
<StgValue><ssdm name="br_ln771"/></StgValue>
</operation>

<operation id="2421" st_id="294" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BandVEf.exit:0 %idx_164 = add i32 %idx_14, i32 21

]]></Node>
<StgValue><ssdm name="idx_164"/></StgValue>
</operation>

<operation id="2422" st_id="294" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
_ZN3BandVEf.exit:15 %b_p_load_16 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_16"/></StgValue>
</operation>

<operation id="2423" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3BandVEf.exit:23 %store_ln89 = store i32 %ref_tmp95_1_2, i32 %ref_tmp95_1_2_0237

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="2424" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3BandVEf.exit:24 %store_ln89 = store i32 %ref_tmp95_1_1, i32 %ref_tmp95_1_1_0236

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="2425" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3BandVEf.exit:25 %store_ln89 = store i32 %ref_tmp95_1, i32 %ref_tmp95_1_0_0235

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="2426" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3BandVEf.exit:26 %store_ln62 = store i32 %ref_tmp87_1_2, i32 %ref_tmp87_1_2_0234

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="2427" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3BandVEf.exit:27 %store_ln62 = store i32 %ref_tmp87_1_1, i32 %ref_tmp87_1_1_0233

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="2428" st_id="294" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
_ZN3BandVEf.exit:28 %store_ln62 = store i32 %ref_tmp87_1, i32 %ref_tmp87_1_0_0232

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2429" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="12">
<![CDATA[
_ZN3BandVEf.exit:1 %zext_ln78 = zext i12 %idx_163

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="2430" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BandVEf.exit:14 %r_p_addr_34 = getelementptr i32 %r_p, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="r_p_addr_34"/></StgValue>
</operation>

<operation id="2431" st_id="295" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="4" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0">
<![CDATA[
_ZN3BandVEf.exit:15 %b_p_load_16 = load i4 %b_p_addr_12

]]></Node>
<StgValue><ssdm name="b_p_load_16"/></StgValue>
</operation>

<operation id="2432" st_id="295" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
_ZN3BandVEf.exit:16 %b_num_load_54 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_54"/></StgValue>
</operation>

<operation id="2433" st_id="295" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
_ZN3BandVEf.exit:17 %b_num_load_55 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_55"/></StgValue>
</operation>

<operation id="2434" st_id="295" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BandVEf.exit:19 %store_ln78 = store i32 %b_p_load_16, i12 %r_p_addr_34

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2435" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="13" op_0_bw="12">
<![CDATA[
_ZN3BandVEf.exit:2 %zext_ln78_1 = zext i12 %idx_163

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="2436" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="11" op_0_bw="12">
<![CDATA[
_ZN3BandVEf.exit:3 %trunc_ln78 = trunc i12 %idx_163

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="2437" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
_ZN3BandVEf.exit:4 %tmp_299_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %trunc_ln78, i2 0

]]></Node>
<StgValue><ssdm name="tmp_299_cast"/></StgValue>
</operation>

<operation id="2438" st_id="296" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BandVEf.exit:5 %sub_ln78 = sub i13 %tmp_299_cast, i13 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="sub_ln78"/></StgValue>
</operation>

<operation id="2439" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BandVEf.exit:6 %zext_ln78_2 = zext i13 %sub_ln78

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="2440" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BandVEf.exit:7 %r_num_addr_101 = getelementptr i32 %r_num, i64 0, i64 %zext_ln78_2

]]></Node>
<StgValue><ssdm name="r_num_addr_101"/></StgValue>
</operation>

<operation id="2441" st_id="296" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BandVEf.exit:8 %add_ln78_1 = add i13 %sub_ln78, i13 1

]]></Node>
<StgValue><ssdm name="add_ln78_1"/></StgValue>
</operation>

<operation id="2442" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BandVEf.exit:9 %zext_ln78_3 = zext i13 %add_ln78_1

]]></Node>
<StgValue><ssdm name="zext_ln78_3"/></StgValue>
</operation>

<operation id="2443" st_id="296" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BandVEf.exit:10 %r_num_addr_102 = getelementptr i32 %r_num, i64 0, i64 %zext_ln78_3

]]></Node>
<StgValue><ssdm name="r_num_addr_102"/></StgValue>
</operation>

<operation id="2444" st_id="296" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0">
<![CDATA[
_ZN3BandVEf.exit:16 %b_num_load_54 = load i6 %b_num_addr_36

]]></Node>
<StgValue><ssdm name="b_num_load_54"/></StgValue>
</operation>

<operation id="2445" st_id="296" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
_ZN3BandVEf.exit:17 %b_num_load_55 = load i6 %b_num_addr_37

]]></Node>
<StgValue><ssdm name="b_num_load_55"/></StgValue>
</operation>

<operation id="2446" st_id="296" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
_ZN3BandVEf.exit:18 %b_num_load_56 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_56"/></StgValue>
</operation>

<operation id="2447" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BandVEf.exit:20 %store_ln78 = store i32 %b_num_load_54, i13 %r_num_addr_101

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="2448" st_id="296" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BandVEf.exit:21 %store_ln78 = store i32 %b_num_load_55, i13 %r_num_addr_102

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2449" st_id="297" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN3BandVEf.exit:11 %add_ln78_2 = add i13 %sub_ln78, i13 2

]]></Node>
<StgValue><ssdm name="add_ln78_2"/></StgValue>
</operation>

<operation id="2450" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="64" op_0_bw="13">
<![CDATA[
_ZN3BandVEf.exit:12 %zext_ln78_4 = zext i13 %add_ln78_2

]]></Node>
<StgValue><ssdm name="zext_ln78_4"/></StgValue>
</operation>

<operation id="2451" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BandVEf.exit:13 %r_num_addr_103 = getelementptr i32 %r_num, i64 0, i64 %zext_ln78_4

]]></Node>
<StgValue><ssdm name="r_num_addr_103"/></StgValue>
</operation>

<operation id="2452" st_id="297" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="6" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0">
<![CDATA[
_ZN3BandVEf.exit:18 %b_num_load_56 = load i6 %b_num_addr_38

]]></Node>
<StgValue><ssdm name="b_num_load_56"/></StgValue>
</operation>

<operation id="2453" st_id="297" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BandVEf.exit:22 %store_ln78 = store i32 %b_num_load_56, i13 %r_num_addr_103

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="2454" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="0" op_0_bw="0">
<![CDATA[
_ZN3BandVEf.exit:29 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2455" st_id="298" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
memcpy-split18.preheader:0 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_163, i32 %b1500_num_2_0_loc, i32 %b1500_num_1_0_loc, i32 %b1500_num_0_0_loc, i32 %b1500_num_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="2456" st_id="298" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split18.preheader:5 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_164, i32 %b1501_num_0_0921_loc, i32 %b1501_num_1_0920_loc, i32 %b1501_num_2_0919_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="2457" st_id="298" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split18.preheader:9 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_165, i32 %b1502_num_0_0918_loc, i32 %b1502_num_1_0917_loc, i32 %b1502_num_2_0916_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2458" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:4 %b1500_num_load = load i32 %b1500_num_load_loc

]]></Node>
<StgValue><ssdm name="b1500_num_load"/></StgValue>
</operation>

<operation id="2459" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:6 %b1501_num_0_0921_loc_load = load i32 %b1501_num_0_0921_loc

]]></Node>
<StgValue><ssdm name="b1501_num_0_0921_loc_load"/></StgValue>
</operation>

<operation id="2460" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split18.preheader:13 %bitcast_ln61_3 = bitcast i32 %b1500_num_load

]]></Node>
<StgValue><ssdm name="bitcast_ln61_3"/></StgValue>
</operation>

<operation id="2461" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split18.preheader:14 %tmp_133 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2462" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="23" op_0_bw="32">
<![CDATA[
memcpy-split18.preheader:15 %trunc_ln61 = trunc i32 %bitcast_ln61_3

]]></Node>
<StgValue><ssdm name="trunc_ln61"/></StgValue>
</operation>

<operation id="2463" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy-split18.preheader:16 %icmp_ln61_13 = icmp_ne  i8 %tmp_133, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_13"/></StgValue>
</operation>

<operation id="2464" st_id="299" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
memcpy-split18.preheader:17 %icmp_ln61_14 = icmp_eq  i23 %trunc_ln61, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_14"/></StgValue>
</operation>

<operation id="2465" st_id="299" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split18.preheader:19 %tmp_134 = fcmp_oeq  i32 %b1500_num_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2466" st_id="299" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split18.preheader:27 %tmp_136 = fcmp_oeq  i32 %b1501_num_0_0921_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2467" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:1 %b1500_num_2_0_loc_load = load i32 %b1500_num_2_0_loc

]]></Node>
<StgValue><ssdm name="b1500_num_2_0_loc_load"/></StgValue>
</operation>

<operation id="2468" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:2 %b1500_num_1_0_loc_load = load i32 %b1500_num_1_0_loc

]]></Node>
<StgValue><ssdm name="b1500_num_1_0_loc_load"/></StgValue>
</operation>

<operation id="2469" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:3 %b1500_num_0_0_loc_load = load i32 %b1500_num_0_0_loc

]]></Node>
<StgValue><ssdm name="b1500_num_0_0_loc_load"/></StgValue>
</operation>

<operation id="2470" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:7 %b1501_num_1_0920_loc_load = load i32 %b1501_num_1_0920_loc

]]></Node>
<StgValue><ssdm name="b1501_num_1_0920_loc_load"/></StgValue>
</operation>

<operation id="2471" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:8 %b1501_num_2_0919_loc_load = load i32 %b1501_num_2_0919_loc

]]></Node>
<StgValue><ssdm name="b1501_num_2_0919_loc_load"/></StgValue>
</operation>

<operation id="2472" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:10 %b1502_num_0_0918_loc_load = load i32 %b1502_num_0_0918_loc

]]></Node>
<StgValue><ssdm name="b1502_num_0_0918_loc_load"/></StgValue>
</operation>

<operation id="2473" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:11 %b1502_num_1_0917_loc_load = load i32 %b1502_num_1_0917_loc

]]></Node>
<StgValue><ssdm name="b1502_num_1_0917_loc_load"/></StgValue>
</operation>

<operation id="2474" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
memcpy-split18.preheader:12 %b1502_num_2_0916_loc_load = load i32 %b1502_num_2_0916_loc

]]></Node>
<StgValue><ssdm name="b1502_num_2_0916_loc_load"/></StgValue>
</operation>

<operation id="2475" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
memcpy-split18.preheader:18 %or_ln61_5 = or i1 %icmp_ln61_14, i1 %icmp_ln61_13

]]></Node>
<StgValue><ssdm name="or_ln61_5"/></StgValue>
</operation>

<operation id="2476" st_id="300" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split18.preheader:19 %tmp_134 = fcmp_oeq  i32 %b1500_num_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="2477" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
memcpy-split18.preheader:20 %and_ln61_4 = and i1 %or_ln61_5, i1 %tmp_134

]]></Node>
<StgValue><ssdm name="and_ln61_4"/></StgValue>
</operation>

<operation id="2478" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="32" op_0_bw="32">
<![CDATA[
memcpy-split18.preheader:21 %bitcast_ln61_4 = bitcast i32 %b1501_num_0_0921_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln61_4"/></StgValue>
</operation>

<operation id="2479" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memcpy-split18.preheader:22 %tmp_135 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="2480" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="23" op_0_bw="32">
<![CDATA[
memcpy-split18.preheader:23 %trunc_ln61_4 = trunc i32 %bitcast_ln61_4

]]></Node>
<StgValue><ssdm name="trunc_ln61_4"/></StgValue>
</operation>

<operation id="2481" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
memcpy-split18.preheader:24 %icmp_ln61_15 = icmp_ne  i8 %tmp_135, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln61_15"/></StgValue>
</operation>

<operation id="2482" st_id="300" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
memcpy-split18.preheader:25 %icmp_ln61_16 = icmp_eq  i23 %trunc_ln61_4, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln61_16"/></StgValue>
</operation>

<operation id="2483" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
memcpy-split18.preheader:26 %or_ln61_6 = or i1 %icmp_ln61_16, i1 %icmp_ln61_15

]]></Node>
<StgValue><ssdm name="or_ln61_6"/></StgValue>
</operation>

<operation id="2484" st_id="300" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
memcpy-split18.preheader:27 %tmp_136 = fcmp_oeq  i32 %b1501_num_0_0921_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="2485" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
memcpy-split18.preheader:28 %and_ln61_5 = and i1 %or_ln61_6, i1 %tmp_136

]]></Node>
<StgValue><ssdm name="and_ln61_5"/></StgValue>
</operation>

<operation id="2486" st_id="300" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
memcpy-split18.preheader:29 %or_ln61_7 = or i1 %and_ln61_5, i1 %and_ln61_4

]]></Node>
<StgValue><ssdm name="or_ln61_7"/></StgValue>
</operation>

<operation id="2487" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memcpy-split18.preheader:30 %br_ln205 = br i1 %or_ln61_7, void %.critedge1588, void %_ZNK3BanmlERKS_.51.73.exit

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="2488" st_id="300" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln61_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.critedge1588:0 %call_ret9 = call i128 @mul_body.1, i32 %b1500_num_0_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_2_0_loc_load, i32 %b1501_num_0_0921_loc_load, i32 %b1501_num_1_0920_loc_load, i32 %b1501_num_2_0919_loc_load

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2489" st_id="301" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
.critedge1588:0 %call_ret9 = call i128 @mul_body.1, i32 %b1500_num_0_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_2_0_loc_load, i32 %b1501_num_0_0921_loc_load, i32 %b1501_num_1_0920_loc_load, i32 %b1501_num_2_0919_loc_load

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="2490" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="32" op_0_bw="128">
<![CDATA[
.critedge1588:1 %call_ret1 = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="2491" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="128">
<![CDATA[
.critedge1588:2 %ref_tmp224_1_0_ret = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="ref_tmp224_1_0_ret"/></StgValue>
</operation>

<operation id="2492" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="128">
<![CDATA[
.critedge1588:3 %ref_tmp224_1_1_ret = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="ref_tmp224_1_1_ret"/></StgValue>
</operation>

<operation id="2493" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="32" op_0_bw="128">
<![CDATA[
.critedge1588:4 %ref_tmp224_1_2_ret = extractvalue i128 %call_ret9

]]></Node>
<StgValue><ssdm name="ref_tmp224_1_2_ret"/></StgValue>
</operation>

<operation id="2494" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="0" op_0_bw="0">
<![CDATA[
.critedge1588:5 %br_ln208 = br void %_ZNK3BanmlERKS_.51.73.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2495" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:0 %ref_tmp224_1_0_0 = phi i32 %ref_tmp224_1_0_ret, void %.critedge1588, i32 0, void %memcpy-split18.preheader

]]></Node>
<StgValue><ssdm name="ref_tmp224_1_0_0"/></StgValue>
</operation>

<operation id="2496" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:1 %ref_tmp224_1_1_0 = phi i32 %ref_tmp224_1_1_ret, void %.critedge1588, i32 0, void %memcpy-split18.preheader

]]></Node>
<StgValue><ssdm name="ref_tmp224_1_1_0"/></StgValue>
</operation>

<operation id="2497" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:3 %ref_tmp224_0249_0 = phi i32 %call_ret1, void %.critedge1588, i32 0, void %memcpy-split18.preheader

]]></Node>
<StgValue><ssdm name="ref_tmp224_0249_0"/></StgValue>
</operation>

<operation id="2498" st_id="302" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:4 %r_p_addr_2 = getelementptr i32 %r_p, i64 0, i64 1175

]]></Node>
<StgValue><ssdm name="r_p_addr_2"/></StgValue>
</operation>

<operation id="2499" st_id="302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:5 %store_ln90 = store i32 %ref_tmp224_0249_0, i12 %r_p_addr_2

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="2500" st_id="302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:6 %store_ln90 = store i32 %ref_tmp224_1_0_0, i13 %r_num_addr

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="2501" st_id="302" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:7 %store_ln90 = store i32 %ref_tmp224_1_1_0, i13 %r_num_addr_21

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2502" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:2 %ref_tmp224_1_2_0 = phi i32 %ref_tmp224_1_2_ret, void %.critedge1588, i32 0, void %memcpy-split18.preheader

]]></Node>
<StgValue><ssdm name="ref_tmp224_1_2_0"/></StgValue>
</operation>

<operation id="2503" st_id="303" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:8 %store_ln90 = store i32 %ref_tmp224_1_2_0, i13 %r_num_addr_22

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="2504" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BanmlERKS_.51.73.exit:9 %br_ln351 = br i1 %and_ln61_4, void %_ZNK3BaneqEf.exit13.i1018.preheader, void %_ZN3BanmLERKS_.exit1113

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>

<operation id="2505" st_id="303" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:0 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_169_166, i32 %b1500_num_0_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_2_0_loc_load, i32 %b1502_num_0_0918_loc_load, i32 %b1502_num_1_0917_loc_load, i32 %b1502_num_2_0916_loc_load, i32 %aux_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2506" st_id="304" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:0 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_169_166, i32 %b1500_num_0_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_2_0_loc_load, i32 %b1502_num_0_0918_loc_load, i32 %b1502_num_1_0917_loc_load, i32 %b1502_num_2_0916_loc_load, i32 %aux_3

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2507" st_id="305" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:1 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_187_167, i32 %b1500_num_2_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_0_0_loc_load, i32 %aux_3, i32 %b1500_num_2_2_loc, i32 %b1500_num_1_2_loc, i32 %b1500_num_0_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2508" st_id="306" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:1 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_187_167, i32 %b1500_num_2_0_loc_load, i32 %b1500_num_1_0_loc_load, i32 %b1500_num_0_0_loc_load, i32 %aux_3, i32 %b1500_num_2_2_loc, i32 %b1500_num_1_2_loc, i32 %b1500_num_0_2_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2509" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:4 %b1500_num_0_2_loc_load = load i32 %b1500_num_0_2_loc

]]></Node>
<StgValue><ssdm name="b1500_num_0_2_loc_load"/></StgValue>
</operation>

<operation id="2510" st_id="307" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:11 %tmp_150 = fcmp_oeq  i32 %b1500_num_0_2_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2511" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:2 %b1500_num_2_2_loc_load = load i32 %b1500_num_2_2_loc

]]></Node>
<StgValue><ssdm name="b1500_num_2_2_loc_load"/></StgValue>
</operation>

<operation id="2512" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:3 %b1500_num_1_2_loc_load = load i32 %b1500_num_1_2_loc

]]></Node>
<StgValue><ssdm name="b1500_num_1_2_loc_load"/></StgValue>
</operation>

<operation id="2513" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:5 %bitcast_ln77 = bitcast i32 %b1500_num_0_2_loc_load

]]></Node>
<StgValue><ssdm name="bitcast_ln77"/></StgValue>
</operation>

<operation id="2514" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:6 %tmp_149 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="2515" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="23" op_0_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:7 %trunc_ln77 = trunc i32 %bitcast_ln77

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="2516" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:8 %icmp_ln77 = icmp_ne  i8 %tmp_149, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="2517" st_id="308" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:9 %icmp_ln77_3 = icmp_eq  i23 %trunc_ln77, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_3"/></StgValue>
</operation>

<operation id="2518" st_id="308" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:10 %or_ln77 = or i1 %icmp_ln77_3, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="2519" st_id="308" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:11 %tmp_150 = fcmp_oeq  i32 %b1500_num_0_2_loc_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="2520" st_id="308" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:12 %and_ln77 = and i1 %or_ln77, i1 %tmp_150

]]></Node>
<StgValue><ssdm name="and_ln77"/></StgValue>
</operation>

<operation id="2521" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK3BaneqEf.exit13.i1018.preheader:13 %br_ln77 = br i1 %and_ln77, void %_ZN3BanmLERKS_.exit1113, void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="2522" st_id="308" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader6.preheader:0 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_84_168, i32 %b1500_num_0_2_loc_load, i32 %b1500_num_1_2_loc_load, i32 %b1500_num_2_2_loc_load, i32 %idx_tmp_19_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2523" st_id="309" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader6.preheader:0 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_84_168, i32 %b1500_num_0_2_loc_load, i32 %b1500_num_1_2_loc_load, i32 %b1500_num_2_2_loc_load, i32 %idx_tmp_19_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2524" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader6.preheader:1 %idx_tmp_19_loc_load = load i32 %idx_tmp_19_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_19_loc_load"/></StgValue>
</operation>

<operation id="2525" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="2" op_0_bw="32">
<![CDATA[
.preheader6.preheader:2 %empty_85 = trunc i32 %idx_tmp_19_loc_load

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="2526" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader6.preheader:3 %icmp_ln92 = icmp_ult  i32 %idx_tmp_19_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="2527" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:4 %br_ln92 = br i1 %icmp_ln92, void %.lr.ph.i.i1104, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="2528" st_id="310" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1085:0 %xor_ln92 = xor i2 %empty_85, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92"/></StgValue>
</operation>

<operation id="2529" st_id="310" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph12.i.i1085:1 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_269, i32 %b1500_num_2_2_loc_load, i32 %b1500_num_1_2_loc_load, i32 %b1500_num_0_2_loc_load, i2 %empty_85, i2 %xor_ln92, i32 %b1500_num_2_4_loc, i32 %b1500_num_1_4_loc, i32 %b1500_num_0_4_loc

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2530" st_id="311" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph12.i.i1085:1 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_269, i32 %b1500_num_2_2_loc_load, i32 %b1500_num_1_2_loc_load, i32 %b1500_num_0_2_loc_load, i2 %empty_85, i2 %xor_ln92, i32 %b1500_num_2_4_loc, i32 %b1500_num_1_4_loc, i32 %b1500_num_0_4_loc

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2531" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i1085:2 %b1500_num_2_4_loc_load = load i32 %b1500_num_2_4_loc

]]></Node>
<StgValue><ssdm name="b1500_num_2_4_loc_load"/></StgValue>
</operation>

<operation id="2532" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i1085:3 %b1500_num_1_4_loc_load = load i32 %b1500_num_1_4_loc

]]></Node>
<StgValue><ssdm name="b1500_num_1_4_loc_load"/></StgValue>
</operation>

<operation id="2533" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i1085:4 %b1500_num_0_4_loc_load = load i32 %b1500_num_0_4_loc

]]></Node>
<StgValue><ssdm name="b1500_num_0_4_loc_load"/></StgValue>
</operation>

<operation id="2534" st_id="312" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1085:5 %tmp_231 = sub i2 2, i2 %empty_85

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="2535" st_id="312" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1085:6 %base = add i2 %tmp_231, i2 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="2536" st_id="312" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1085:7 %icmp_ln104 = icmp_eq  i2 %base, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104"/></StgValue>
</operation>

<operation id="2537" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i1085:8 %br_ln104 = br i1 %icmp_ln104, void %.lr.ph.i.i1104, void %_ZN3BanmLERKS_.exit1113

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2538" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1104:0 %b1500_num_2_6 = phi i32 %b1500_num_2_2_loc_load, void %.preheader6.preheader, i32 %b1500_num_2_4_loc_load, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="b1500_num_2_6"/></StgValue>
</operation>

<operation id="2539" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1104:1 %b1500_num_1_6 = phi i32 %b1500_num_1_2_loc_load, void %.preheader6.preheader, i32 %b1500_num_1_4_loc_load, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="b1500_num_1_6"/></StgValue>
</operation>

<operation id="2540" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1104:2 %b1500_num_0_6 = phi i32 %b1500_num_0_2_loc_load, void %.preheader6.preheader, i32 %b1500_num_0_4_loc_load, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="b1500_num_0_6"/></StgValue>
</operation>

<operation id="2541" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1104:4 %base_0_lcssa_i_i109618811885 = phi i2 0, void %.preheader6.preheader, i2 %base, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i109618811885"/></StgValue>
</operation>

<operation id="2542" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i1104:5 %zext_ln104 = zext i2 %base_0_lcssa_i_i109618811885

]]></Node>
<StgValue><ssdm name="zext_ln104"/></StgValue>
</operation>

<operation id="2543" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i1104:6 %icmp_ln104_5 = icmp_ne  i2 %base_0_lcssa_i_i109618811885, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_5"/></StgValue>
</operation>

<operation id="2544" st_id="313" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i1104:7 %add_ln104 = add i3 %zext_ln104, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104"/></StgValue>
</operation>

<operation id="2545" st_id="313" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i1104:8 %select_ln104 = select i1 %icmp_ln104_5, i3 3, i3 %add_ln104

]]></Node>
<StgValue><ssdm name="select_ln104"/></StgValue>
</operation>

<operation id="2546" st_id="313" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i1104:9 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_370, i32 %b1500_num_2_6, i32 %b1500_num_1_6, i32 %b1500_num_0_6, i2 %base_0_lcssa_i_i109618811885, i3 %select_ln104, i32 %b1500_num_2_7_loc, i32 %b1500_num_1_7_loc, i32 %b1500_num_0_7_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2547" st_id="314" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i1104:9 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_370, i32 %b1500_num_2_6, i32 %b1500_num_1_6, i32 %b1500_num_0_6, i2 %base_0_lcssa_i_i109618811885, i3 %select_ln104, i32 %b1500_num_2_7_loc, i32 %b1500_num_1_7_loc, i32 %b1500_num_0_7_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2548" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1104:3 %p_09315671887 = phi i2 0, void %.preheader6.preheader, i2 %tmp_231, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="p_09315671887"/></StgValue>
</operation>

<operation id="2549" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i1104:10 %b1500_num_2_7_loc_load = load i32 %b1500_num_2_7_loc

]]></Node>
<StgValue><ssdm name="b1500_num_2_7_loc_load"/></StgValue>
</operation>

<operation id="2550" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i1104:11 %b1500_num_1_7_loc_load = load i32 %b1500_num_1_7_loc

]]></Node>
<StgValue><ssdm name="b1500_num_1_7_loc_load"/></StgValue>
</operation>

<operation id="2551" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i1104:12 %b1500_num_0_7_loc_load = load i32 %b1500_num_0_7_loc

]]></Node>
<StgValue><ssdm name="b1500_num_0_7_loc_load"/></StgValue>
</operation>

<operation id="2552" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln104" val="0"/>
</and_exp><and_exp><literal name="and_ln61_4" val="0"/>
<literal name="and_ln77" val="1"/>
<literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i1104:13 %br_ln0 = br void %_ZN3BanmLERKS_.exit1113

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2553" st_id="315" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:10 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_171, i32 %b1503_num_0_0915_loc, i32 %b1503_num_1_0914_loc, i32 %b1503_num_2_0913_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="2554" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit1113:34 %r_p_addr_14 = getelementptr i32 %r_p, i64 0, i64 1179

]]></Node>
<StgValue><ssdm name="r_p_addr_14"/></StgValue>
</operation>

<operation id="2555" st_id="315" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit1113:35 %store_ln101 = store i32 2, i12 %r_p_addr_14

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="2556" st_id="315" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:44 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_362_1, i32 %b8_num_0_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_2_0_loc_load, i32 %num_aux_2170_0885_loc, i32 %num_aux_1169_0884_loc, i32 %num_aux_0_0883_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2557" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:0 %b1500_num_2_9 = phi i32 %b1500_num_2_7_loc_load, void %.lr.ph.i.i1104, i32 %b1500_num_2_0_loc_load, void %_ZNK3BanmlERKS_.51.73.exit, i32 %b1500_num_2_2_loc_load, void %_ZNK3BaneqEf.exit13.i1018.preheader, i32 %b1500_num_2_4_loc_load, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="b1500_num_2_9"/></StgValue>
</operation>

<operation id="2558" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:1 %b1500_num_1_9 = phi i32 %b1500_num_1_7_loc_load, void %.lr.ph.i.i1104, i32 %b1500_num_1_0_loc_load, void %_ZNK3BanmlERKS_.51.73.exit, i32 %b1500_num_1_2_loc_load, void %_ZNK3BaneqEf.exit13.i1018.preheader, i32 %b1500_num_1_4_loc_load, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="b1500_num_1_9"/></StgValue>
</operation>

<operation id="2559" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:2 %b1500_num_0_9 = phi i32 %b1500_num_0_7_loc_load, void %.lr.ph.i.i1104, i32 %b1500_num_0_0_loc_load, void %_ZNK3BanmlERKS_.51.73.exit, i32 %b1500_num_0_2_loc_load, void %_ZNK3BaneqEf.exit13.i1018.preheader, i32 %b1500_num_0_4_loc_load, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="b1500_num_0_9"/></StgValue>
</operation>

<operation id="2560" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:3 %p_093 = phi i2 %p_09315671887, void %.lr.ph.i.i1104, i2 0, void %_ZNK3BanmlERKS_.51.73.exit, i2 2, void %_ZNK3BaneqEf.exit13.i1018.preheader, i2 %tmp_231, void %.lr.ph12.i.i1085

]]></Node>
<StgValue><ssdm name="p_093"/></StgValue>
</operation>

<operation id="2561" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="32" op_0_bw="2">
<![CDATA[
_ZN3BanmLERKS_.exit1113:4 %zext_ln91 = zext i2 %p_093

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="2562" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit1113:5 %r_p_addr_8 = getelementptr i32 %r_p, i64 0, i64 1176

]]></Node>
<StgValue><ssdm name="r_p_addr_8"/></StgValue>
</operation>

<operation id="2563" st_id="316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit1113:6 %store_ln91 = store i32 %zext_ln91, i12 %r_p_addr_8

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="2564" st_id="316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:7 %store_ln91 = store i32 %b1500_num_0_9, i13 %r_num_addr_23

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="2565" st_id="316" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:8 %store_ln91 = store i32 %b1500_num_1_9, i13 %r_num_addr_36

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="2566" st_id="316" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:10 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_21_171, i32 %b1503_num_0_0915_loc, i32 %b1503_num_1_0914_loc, i32 %b1503_num_2_0913_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="2567" st_id="316" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:44 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_362_1, i32 %b8_num_0_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_2_0_loc_load, i32 %num_aux_2170_0885_loc, i32 %num_aux_1169_0884_loc, i32 %num_aux_0_0883_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2568" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:9 %store_ln91 = store i32 %b1500_num_2_9, i13 %r_num_addr_37

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="2569" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:11 %b1503_num_0_0915_loc_load = load i32 %b1503_num_0_0915_loc

]]></Node>
<StgValue><ssdm name="b1503_num_0_0915_loc_load"/></StgValue>
</operation>

<operation id="2570" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:12 %b1503_num_1_0914_loc_load = load i32 %b1503_num_1_0914_loc

]]></Node>
<StgValue><ssdm name="b1503_num_1_0914_loc_load"/></StgValue>
</operation>

<operation id="2571" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:13 %b1503_num_2_0913_loc_load = load i32 %b1503_num_2_0913_loc

]]></Node>
<StgValue><ssdm name="b1503_num_2_0913_loc_load"/></StgValue>
</operation>

<operation id="2572" st_id="317" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:14 %call_ret2 = call i128 @operator/.1, i32 %b1503_num_0_0915_loc_load, i32 %b1503_num_1_0914_loc_load, i32 %b1503_num_2_0913_loc_load

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="2573" st_id="317" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:24 %call_ret3 = call i128 @operator/.2, i32 %b1502_num_0_0918_loc_load, i32 %b1502_num_1_0917_loc_load, i32 %b1502_num_2_0916_loc_load, i32 %b1503_num_0_0915_loc_load, i32 %b1503_num_1_0914_loc_load, i32 %b1503_num_2_0913_loc_load

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="2574" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:36 %store_ln101 = store i32 %this_num_0_read_assign_loc_load, i13 %r_num_addr_44

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="2575" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit1113:39 %r_p_addr_15 = getelementptr i32 %r_p, i64 0, i64 1180

]]></Node>
<StgValue><ssdm name="r_p_addr_15"/></StgValue>
</operation>

<operation id="2576" st_id="317" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit1113:40 %store_ln102 = store i32 0, i12 %r_p_addr_15

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="2577" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:45 %num_aux_2170_0885_loc_load = load i32 %num_aux_2170_0885_loc

]]></Node>
<StgValue><ssdm name="num_aux_2170_0885_loc_load"/></StgValue>
</operation>

<operation id="2578" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:46 %num_aux_1169_0884_loc_load = load i32 %num_aux_1169_0884_loc

]]></Node>
<StgValue><ssdm name="num_aux_1169_0884_loc_load"/></StgValue>
</operation>

<operation id="2579" st_id="317" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:47 %num_aux_0_0883_loc_load = load i32 %num_aux_0_0883_loc

]]></Node>
<StgValue><ssdm name="num_aux_0_0883_loc_load"/></StgValue>
</operation>

<operation id="2580" st_id="317" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:48 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_169_172, i32 %b8_num_0_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_2_0_loc_load, i32 %num_aux_0_0883_loc_load, i32 %num_aux_1169_0884_loc_load, i32 %num_aux_2170_0885_loc_load, i32 %aux

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2581" st_id="318" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:14 %call_ret2 = call i128 @operator/.1, i32 %b1503_num_0_0915_loc_load, i32 %b1503_num_1_0914_loc_load, i32 %b1503_num_2_0913_loc_load

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="2582" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="32" op_0_bw="128">
<![CDATA[
_ZN3BanmLERKS_.exit1113:15 %ref_tmp233_s = extractvalue i128 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp233_s"/></StgValue>
</operation>

<operation id="2583" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="128">
<![CDATA[
_ZN3BanmLERKS_.exit1113:16 %ref_tmp233_1 = extractvalue i128 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp233_1"/></StgValue>
</operation>

<operation id="2584" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="32" op_0_bw="128">
<![CDATA[
_ZN3BanmLERKS_.exit1113:17 %ref_tmp233_1_1 = extractvalue i128 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp233_1_1"/></StgValue>
</operation>

<operation id="2585" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="32" op_0_bw="128">
<![CDATA[
_ZN3BanmLERKS_.exit1113:18 %ref_tmp233_1_2 = extractvalue i128 %call_ret2

]]></Node>
<StgValue><ssdm name="ref_tmp233_1_2"/></StgValue>
</operation>

<operation id="2586" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit1113:19 %r_p_addr_12 = getelementptr i32 %r_p, i64 0, i64 1177

]]></Node>
<StgValue><ssdm name="r_p_addr_12"/></StgValue>
</operation>

<operation id="2587" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit1113:20 %store_ln96 = store i32 %ref_tmp233_s, i12 %r_p_addr_12

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="2588" st_id="318" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:24 %call_ret3 = call i128 @operator/.2, i32 %b1502_num_0_0918_loc_load, i32 %b1502_num_1_0917_loc_load, i32 %b1502_num_2_0916_loc_load, i32 %b1503_num_0_0915_loc_load, i32 %b1503_num_1_0914_loc_load, i32 %b1503_num_2_0913_loc_load

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="2589" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="32" op_0_bw="128">
<![CDATA[
_ZN3BanmLERKS_.exit1113:25 %ref_tmp237_s = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp237_s"/></StgValue>
</operation>

<operation id="2590" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="32" op_0_bw="128">
<![CDATA[
_ZN3BanmLERKS_.exit1113:26 %ref_tmp237_1 = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp237_1"/></StgValue>
</operation>

<operation id="2591" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="32" op_0_bw="128">
<![CDATA[
_ZN3BanmLERKS_.exit1113:27 %ref_tmp237_1_1 = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp237_1_1"/></StgValue>
</operation>

<operation id="2592" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="128">
<![CDATA[
_ZN3BanmLERKS_.exit1113:28 %ref_tmp237_1_2 = extractvalue i128 %call_ret3

]]></Node>
<StgValue><ssdm name="ref_tmp237_1_2"/></StgValue>
</operation>

<operation id="2593" st_id="318" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit1113:29 %r_p_addr_13 = getelementptr i32 %r_p, i64 0, i64 1178

]]></Node>
<StgValue><ssdm name="r_p_addr_13"/></StgValue>
</operation>

<operation id="2594" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit1113:30 %store_ln97 = store i32 %ref_tmp237_s, i12 %r_p_addr_13

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="2595" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:37 %store_ln101 = store i32 %this_num_1_read_assign_loc_load, i13 %r_num_addr_45

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="2596" st_id="318" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:38 %store_ln101 = store i32 %this_num_2_read_assign_loc_load, i13 %r_num_addr_46

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="2597" st_id="318" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:48 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_169_172, i32 %b8_num_0_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_2_0_loc_load, i32 %num_aux_0_0883_loc_load, i32 %num_aux_1169_0884_loc_load, i32 %num_aux_2170_0885_loc_load, i32 %aux

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2598" st_id="319" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:41 %store_ln102 = store i32 1, i13 %r_num_addr_47

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="2599" st_id="319" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:42 %store_ln102 = store i32 0, i13 %r_num_addr_48

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="2600" st_id="319" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:49 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_187_173, i32 %b8_num_2_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_0_0_loc_load, i32 %b8_num_load, i32 %b8_num_load_3, i32 %b8_num_load_7, i32 %aux, i32 %b8_num_2_2_loc, i32 %b8_num_1_2_loc, i32 %b8_num_0_2_loc, i32 %b8_num_load_6970_loc, i32 %b8_num_load_5962_loc, i32 %b8_num_load_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2601" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:21 %store_ln96 = store i32 %ref_tmp233_1, i13 %r_num_addr_38

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="2602" st_id="320" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:43 %store_ln102 = store i32 0, i13 %r_num_addr_49

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="2603" st_id="320" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:49 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_187_173, i32 %b8_num_2_0_loc_load, i32 %b8_num_1_0_loc_load, i32 %b8_num_0_0_loc_load, i32 %b8_num_load, i32 %b8_num_load_3, i32 %b8_num_load_7, i32 %aux, i32 %b8_num_2_2_loc, i32 %b8_num_1_2_loc, i32 %b8_num_0_2_loc, i32 %b8_num_load_6970_loc, i32 %b8_num_load_5962_loc, i32 %b8_num_load_3_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2604" st_id="321" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:22 %store_ln96 = store i32 %ref_tmp233_1_1, i13 %r_num_addr_39

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>

<operation id="2605" st_id="321" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:23 %store_ln96 = store i32 %ref_tmp233_1_2, i13 %r_num_addr_40

]]></Node>
<StgValue><ssdm name="store_ln96"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2606" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:31 %store_ln97 = store i32 %ref_tmp237_1, i13 %r_num_addr_41

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="2607" st_id="322" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:32 %store_ln97 = store i32 %ref_tmp237_1_1, i13 %r_num_addr_42

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="2608" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:55 %b8_num_load_10 = load i32 %b8_num_load_3_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_10"/></StgValue>
</operation>

<operation id="2609" st_id="322" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:62 %tmp_152 = fcmp_oeq  i32 %b8_num_load_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2610" st_id="323" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1113:33 %store_ln97 = store i32 %ref_tmp237_1_2, i13 %r_num_addr_43

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="2611" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:50 %b8_num_2_2_loc_load = load i32 %b8_num_2_2_loc

]]></Node>
<StgValue><ssdm name="b8_num_2_2_loc_load"/></StgValue>
</operation>

<operation id="2612" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:51 %b8_num_1_2_loc_load = load i32 %b8_num_1_2_loc

]]></Node>
<StgValue><ssdm name="b8_num_1_2_loc_load"/></StgValue>
</operation>

<operation id="2613" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:52 %b8_num_0_2_loc_load = load i32 %b8_num_0_2_loc

]]></Node>
<StgValue><ssdm name="b8_num_0_2_loc_load"/></StgValue>
</operation>

<operation id="2614" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:53 %b8_num_load_8 = load i32 %b8_num_load_6970_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_8"/></StgValue>
</operation>

<operation id="2615" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:54 %b8_num_load_9 = load i32 %b8_num_load_5962_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_9"/></StgValue>
</operation>

<operation id="2616" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:56 %bitcast_ln77_2 = bitcast i32 %b8_num_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln77_2"/></StgValue>
</operation>

<operation id="2617" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:57 %tmp_151 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="2618" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="23" op_0_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:58 %trunc_ln77_1 = trunc i32 %bitcast_ln77_2

]]></Node>
<StgValue><ssdm name="trunc_ln77_1"/></StgValue>
</operation>

<operation id="2619" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3BanmLERKS_.exit1113:59 %icmp_ln77_6 = icmp_ne  i8 %tmp_151, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_6"/></StgValue>
</operation>

<operation id="2620" st_id="323" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3BanmLERKS_.exit1113:60 %icmp_ln77_7 = icmp_eq  i23 %trunc_ln77_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_7"/></StgValue>
</operation>

<operation id="2621" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLERKS_.exit1113:61 %or_ln77_2 = or i1 %icmp_ln77_7, i1 %icmp_ln77_6

]]></Node>
<StgValue><ssdm name="or_ln77_2"/></StgValue>
</operation>

<operation id="2622" st_id="323" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1113:62 %tmp_152 = fcmp_oeq  i32 %b8_num_load_10, i32 0

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="2623" st_id="323" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLERKS_.exit1113:63 %and_ln77_2 = and i1 %or_ln77_2, i1 %tmp_152

]]></Node>
<StgValue><ssdm name="and_ln77_2"/></StgValue>
</operation>

<operation id="2624" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1113:64 %br_ln77 = br i1 %and_ln77_2, void %_ZN3BanmLERKS_.exit1243, void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="2625" st_id="323" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader5.preheader:0 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_84_174, i32 %b8_num_0_2_loc_load, i32 %b8_num_1_2_loc_load, i32 %b8_num_2_2_loc_load, i32 %idx_tmp_25_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2626" st_id="324" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader5.preheader:0 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_84_174, i32 %b8_num_0_2_loc_load, i32 %b8_num_1_2_loc_load, i32 %b8_num_2_2_loc_load, i32 %idx_tmp_25_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2627" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader5.preheader:1 %idx_tmp_25_loc_load = load i32 %idx_tmp_25_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_25_loc_load"/></StgValue>
</operation>

<operation id="2628" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="2" op_0_bw="32">
<![CDATA[
.preheader5.preheader:2 %empty_86 = trunc i32 %idx_tmp_25_loc_load

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="2629" st_id="325" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:3 %icmp_ln92_1 = icmp_ult  i32 %idx_tmp_25_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_1"/></StgValue>
</operation>

<operation id="2630" st_id="325" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:4 %br_ln92 = br i1 %icmp_ln92_1, void %.lr.ph.i.i1234, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="2631" st_id="325" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1215:0 %xor_ln92_2 = xor i2 %empty_86, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_2"/></StgValue>
</operation>

<operation id="2632" st_id="325" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="2" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
.lr.ph12.i.i1215:1 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_275, i32 %b8_num_2_2_loc_load, i32 %b8_num_1_2_loc_load, i32 %b8_num_0_2_loc_load, i32 %b8_num_load_8, i32 %b8_num_load_9, i32 %b8_num_load_10, i2 %empty_86, i2 %xor_ln92_2, i32 %b8_num_load_6967_loc, i32 %b8_num_load_5959_loc, i32 %b8_num_load_4953_loc

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2633" st_id="326" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="2" op_9_bw="32" op_10_bw="32" op_11_bw="32">
<![CDATA[
.lr.ph12.i.i1215:1 %call_ln92 = call void @main_Pipeline_VITIS_LOOP_92_275, i32 %b8_num_2_2_loc_load, i32 %b8_num_1_2_loc_load, i32 %b8_num_0_2_loc_load, i32 %b8_num_load_8, i32 %b8_num_load_9, i32 %b8_num_load_10, i2 %empty_86, i2 %xor_ln92_2, i32 %b8_num_load_6967_loc, i32 %b8_num_load_5959_loc, i32 %b8_num_load_4953_loc

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2634" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i1215:2 %b8_num_load_11 = load i32 %b8_num_load_6967_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_11"/></StgValue>
</operation>

<operation id="2635" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i1215:3 %b8_num_load_12 = load i32 %b8_num_load_5959_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_12"/></StgValue>
</operation>

<operation id="2636" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i1215:4 %b8_num_load_13 = load i32 %b8_num_load_4953_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_13"/></StgValue>
</operation>

<operation id="2637" st_id="327" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1215:5 %tmp_232 = sub i2 2, i2 %empty_86

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="2638" st_id="327" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1215:6 %base_28 = add i2 %tmp_232, i2 1

]]></Node>
<StgValue><ssdm name="base_28"/></StgValue>
</operation>

<operation id="2639" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1215:7 %icmp_ln104_9 = icmp_eq  i2 %base_28, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_9"/></StgValue>
</operation>

<operation id="2640" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i1215:8 %br_ln104 = br i1 %icmp_ln104_9, void %.lr.ph.i.i1234, void %_ZN3BanmLERKS_.exit1243

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2641" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1234:0 %b8_num_load_6966 = phi i32 %b8_num_load_8, void %.preheader5.preheader, i32 %b8_num_load_11, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="b8_num_load_6966"/></StgValue>
</operation>

<operation id="2642" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1234:1 %b8_num_load_5958 = phi i32 %b8_num_load_9, void %.preheader5.preheader, i32 %b8_num_load_12, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="b8_num_load_5958"/></StgValue>
</operation>

<operation id="2643" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1234:2 %b8_num_load_4952 = phi i32 %b8_num_load_10, void %.preheader5.preheader, i32 %b8_num_load_13, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="b8_num_load_4952"/></StgValue>
</operation>

<operation id="2644" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1234:4 %base_0_lcssa_i_i122618891893 = phi i2 0, void %.preheader5.preheader, i2 %base_28, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i122618891893"/></StgValue>
</operation>

<operation id="2645" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i1234:5 %zext_ln104_1 = zext i2 %base_0_lcssa_i_i122618891893

]]></Node>
<StgValue><ssdm name="zext_ln104_1"/></StgValue>
</operation>

<operation id="2646" st_id="328" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i1234:6 %icmp_ln104_10 = icmp_ne  i2 %base_0_lcssa_i_i122618891893, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_10"/></StgValue>
</operation>

<operation id="2647" st_id="328" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i1234:7 %add_ln104_2 = add i3 %zext_ln104_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_2"/></StgValue>
</operation>

<operation id="2648" st_id="328" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i1234:8 %select_ln104_2 = select i1 %icmp_ln104_10, i3 3, i3 %add_ln104_2

]]></Node>
<StgValue><ssdm name="select_ln104_2"/></StgValue>
</operation>

<operation id="2649" st_id="328" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i1234:9 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_376, i32 %b8_num_load_6966, i32 %b8_num_load_5958, i32 %b8_num_load_4952, i2 %base_0_lcssa_i_i122618891893, i3 %select_ln104_2, i32 %b8_num_load_6964_loc, i32 %b8_num_load_5956_loc, i32 %b8_num_load_4950_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2650" st_id="329" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i1234:9 %call_ln97 = call void @main_Pipeline_VITIS_LOOP_104_376, i32 %b8_num_load_6966, i32 %b8_num_load_5958, i32 %b8_num_load_4952, i2 %base_0_lcssa_i_i122618891893, i3 %select_ln104_2, i32 %b8_num_load_6964_loc, i32 %b8_num_load_5956_loc, i32 %b8_num_load_4950_loc

]]></Node>
<StgValue><ssdm name="call_ln97"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2651" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_9" val="0"/>
</and_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1234:3 %p_07315741895 = phi i2 0, void %.preheader5.preheader, i2 %tmp_232, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="p_07315741895"/></StgValue>
</operation>

<operation id="2652" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_9" val="0"/>
</and_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i1234:10 %b8_num_load_14 = load i32 %b8_num_load_6964_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_14"/></StgValue>
</operation>

<operation id="2653" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_9" val="0"/>
</and_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i1234:11 %b8_num_load_15 = load i32 %b8_num_load_5956_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_15"/></StgValue>
</operation>

<operation id="2654" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_9" val="0"/>
</and_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i1234:12 %b8_num_load_16 = load i32 %b8_num_load_4950_loc

]]></Node>
<StgValue><ssdm name="b8_num_load_16"/></StgValue>
</operation>

<operation id="2655" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln104_9" val="0"/>
</and_exp><and_exp><literal name="and_ln77_2" val="1"/>
<literal name="icmp_ln92_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i1234:13 %br_ln0 = br void %_ZN3BanmLERKS_.exit1243

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="2656" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit1243:10 %r_p_addr_22 = getelementptr i32 %r_p, i64 0, i64 1182

]]></Node>
<StgValue><ssdm name="r_p_addr_22"/></StgValue>
</operation>

<operation id="2657" st_id="330" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit1243:11 %store_ln104 = store i32 2, i12 %r_p_addr_22

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="2658" st_id="330" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:15 %tmp_233 = fmul i32 %b5_num_load_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2659" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1243:0 %b8_num_load_6 = phi i32 %b8_num_load_14, void %.lr.ph.i.i1234, i32 %b8_num_load_8, void %_ZN3BanmLERKS_.exit1113, i32 %b8_num_load_11, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="b8_num_load_6"/></StgValue>
</operation>

<operation id="2660" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1243:1 %b8_num_load_5 = phi i32 %b8_num_load_15, void %.lr.ph.i.i1234, i32 %b8_num_load_9, void %_ZN3BanmLERKS_.exit1113, i32 %b8_num_load_12, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="b8_num_load_5"/></StgValue>
</operation>

<operation id="2661" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1243:2 %b8_num_load_4 = phi i32 %b8_num_load_16, void %.lr.ph.i.i1234, i32 %b8_num_load_10, void %_ZN3BanmLERKS_.exit1113, i32 %b8_num_load_13, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="b8_num_load_4"/></StgValue>
</operation>

<operation id="2662" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1243:3 %p_073 = phi i2 %p_07315741895, void %.lr.ph.i.i1234, i2 2, void %_ZN3BanmLERKS_.exit1113, i2 %tmp_232, void %.lr.ph12.i.i1215

]]></Node>
<StgValue><ssdm name="p_073"/></StgValue>
</operation>

<operation id="2663" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="2">
<![CDATA[
_ZN3BanmLERKS_.exit1243:4 %zext_ln103 = zext i2 %p_073

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="2664" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLERKS_.exit1243:5 %r_p_addr_16 = getelementptr i32 %r_p, i64 0, i64 1181

]]></Node>
<StgValue><ssdm name="r_p_addr_16"/></StgValue>
</operation>

<operation id="2665" st_id="331" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLERKS_.exit1243:6 %store_ln103 = store i32 %zext_ln103, i12 %r_p_addr_16

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="2666" st_id="331" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1243:7 %store_ln103 = store i32 %b8_num_load_4, i13 %r_num_addr_50

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="2667" st_id="331" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1243:8 %store_ln103 = store i32 %b8_num_load_5, i13 %r_num_addr_66

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="2668" st_id="331" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:15 %tmp_233 = fmul i32 %b5_num_load_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2669" st_id="331" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:16 %tmp_234 = fmul i32 %b5_num_load_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2670" st_id="331" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:17 %tmp_235 = fmul i32 %b5_num_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2671" st_id="332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1243:9 %store_ln103 = store i32 %b8_num_load_6, i13 %r_num_addr_67

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="2672" st_id="332" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1243:12 %store_ln104 = store i32 %b4_num_0_0895_loc_load, i13 %r_num_addr_68

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="2673" st_id="332" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:15 %tmp_233 = fmul i32 %b5_num_load_9, i32 0

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="2674" st_id="332" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:16 %tmp_234 = fmul i32 %b5_num_load_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2675" st_id="332" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:17 %tmp_235 = fmul i32 %b5_num_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2676" st_id="333" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1243:13 %store_ln104 = store i32 %b4_num_1_0896_loc_load, i13 %r_num_addr_69

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="2677" st_id="333" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLERKS_.exit1243:14 %store_ln104 = store i32 %b4_num_2_0897_loc_load, i13 %r_num_addr_70

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="2678" st_id="333" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:16 %tmp_234 = fmul i32 %b5_num_load_8, i32 0

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="2679" st_id="333" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:17 %tmp_235 = fmul i32 %b5_num_load, i32 0

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="2680" st_id="333" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:24 %tmp_159 = fcmp_oeq  i32 %tmp_233, i32 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2681" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:18 %bitcast_ln77_3 = bitcast i32 %tmp_233

]]></Node>
<StgValue><ssdm name="bitcast_ln77_3"/></StgValue>
</operation>

<operation id="2682" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:19 %tmp_158 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln77_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2683" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="23" op_0_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:20 %trunc_ln77_2 = trunc i32 %bitcast_ln77_3

]]></Node>
<StgValue><ssdm name="trunc_ln77_2"/></StgValue>
</operation>

<operation id="2684" st_id="334" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN3BanmLERKS_.exit1243:21 %icmp_ln77_8 = icmp_ne  i8 %tmp_158, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln77_8"/></StgValue>
</operation>

<operation id="2685" st_id="334" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ZN3BanmLERKS_.exit1243:22 %icmp_ln77_9 = icmp_eq  i23 %trunc_ln77_2, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln77_9"/></StgValue>
</operation>

<operation id="2686" st_id="334" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLERKS_.exit1243:23 %or_ln77_3 = or i1 %icmp_ln77_9, i1 %icmp_ln77_8

]]></Node>
<StgValue><ssdm name="or_ln77_3"/></StgValue>
</operation>

<operation id="2687" st_id="334" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLERKS_.exit1243:24 %tmp_159 = fcmp_oeq  i32 %tmp_233, i32 0

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2688" st_id="334" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3BanmLERKS_.exit1243:25 %and_ln77_3 = and i1 %or_ln77_3, i1 %tmp_159

]]></Node>
<StgValue><ssdm name="and_ln77_3"/></StgValue>
</operation>

<operation id="2689" st_id="334" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanmLERKS_.exit1243:26 %br_ln77 = br i1 %and_ln77_3, void %_ZN3BanmLEf.exit1291, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="2690" st_id="334" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln77_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln744 = call void @main_Pipeline_VITIS_LOOP_84_177, i32 %tmp_233, i32 %tmp_234, i32 %tmp_235, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln744"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2691" st_id="335" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader:0 %call_ln744 = call void @main_Pipeline_VITIS_LOOP_84_177, i32 %tmp_233, i32 %tmp_234, i32 %tmp_235, i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="call_ln744"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2692" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:1 %idx_tmp_loc_load = load i32 %idx_tmp_loc

]]></Node>
<StgValue><ssdm name="idx_tmp_loc_load"/></StgValue>
</operation>

<operation id="2693" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="2" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %empty_87 = trunc i32 %idx_tmp_loc_load

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="2694" st_id="336" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3 %icmp_ln92_2 = icmp_ult  i32 %idx_tmp_loc_load, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln92_2"/></StgValue>
</operation>

<operation id="2695" st_id="336" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln92 = br i1 %icmp_ln92_2, void %.lr.ph.i.i1282, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="2696" st_id="336" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1263:0 %xor_ln92_3 = xor i2 %empty_87, i2 3

]]></Node>
<StgValue><ssdm name="xor_ln92_3"/></StgValue>
</operation>

<operation id="2697" st_id="336" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph12.i.i1263:1 %call_ln744 = call void @main_Pipeline_VITIS_LOOP_92_278, i32 %tmp_235, i32 %tmp_234, i32 %tmp_233, i2 %empty_87, i2 %xor_ln92_3, i32 %b5_num_load_7987_loc, i32 %b5_num_load_6981_loc, i32 %b5_num_load_5975_loc

]]></Node>
<StgValue><ssdm name="call_ln744"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2698" st_id="337" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="2" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph12.i.i1263:1 %call_ln744 = call void @main_Pipeline_VITIS_LOOP_92_278, i32 %tmp_235, i32 %tmp_234, i32 %tmp_233, i2 %empty_87, i2 %xor_ln92_3, i32 %b5_num_load_7987_loc, i32 %b5_num_load_6981_loc, i32 %b5_num_load_5975_loc

]]></Node>
<StgValue><ssdm name="call_ln744"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2699" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i1263:2 %b5_num_load_10 = load i32 %b5_num_load_7987_loc

]]></Node>
<StgValue><ssdm name="b5_num_load_10"/></StgValue>
</operation>

<operation id="2700" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i1263:3 %b5_num_load_11 = load i32 %b5_num_load_6981_loc

]]></Node>
<StgValue><ssdm name="b5_num_load_11"/></StgValue>
</operation>

<operation id="2701" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph12.i.i1263:4 %b5_num_load_12 = load i32 %b5_num_load_5975_loc

]]></Node>
<StgValue><ssdm name="b5_num_load_12"/></StgValue>
</operation>

<operation id="2702" st_id="338" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1263:5 %sub_ln92_2 = sub i2 2, i2 %empty_87

]]></Node>
<StgValue><ssdm name="sub_ln92_2"/></StgValue>
</operation>

<operation id="2703" st_id="338" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1263:6 %base_29 = add i2 %sub_ln92_2, i2 1

]]></Node>
<StgValue><ssdm name="base_29"/></StgValue>
</operation>

<operation id="2704" st_id="338" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1263:7 %tmp_236 = xor i2 %sub_ln92_2, i2 2

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="2705" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph12.i.i1263:8 %icmp_ln104_11 = icmp_eq  i2 %base_29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_11"/></StgValue>
</operation>

<operation id="2706" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph12.i.i1263:9 %br_ln104 = br i1 %icmp_ln104_11, void %.lr.ph.i.i1282, void %_ZN3BanmLEf.exit1291

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2707" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1282:0 %b5_num_load_7985 = phi i32 %tmp_235, void %.preheader.preheader, i32 %b5_num_load_10, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="b5_num_load_7985"/></StgValue>
</operation>

<operation id="2708" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1282:1 %b5_num_load_6979 = phi i32 %tmp_234, void %.preheader.preheader, i32 %b5_num_load_11, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="b5_num_load_6979"/></StgValue>
</operation>

<operation id="2709" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1282:2 %b5_num_load_5973 = phi i32 %tmp_233, void %.preheader.preheader, i32 %b5_num_load_12, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="b5_num_load_5973"/></StgValue>
</operation>

<operation id="2710" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1282:4 %base_0_lcssa_i_i127418971901 = phi i2 0, void %.preheader.preheader, i2 %base_29, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="base_0_lcssa_i_i127418971901"/></StgValue>
</operation>

<operation id="2711" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="3" op_0_bw="2">
<![CDATA[
.lr.ph.i.i1282:5 %zext_ln104_2 = zext i2 %base_0_lcssa_i_i127418971901

]]></Node>
<StgValue><ssdm name="zext_ln104_2"/></StgValue>
</operation>

<operation id="2712" st_id="339" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.lr.ph.i.i1282:6 %icmp_ln104_12 = icmp_ne  i2 %base_0_lcssa_i_i127418971901, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln104_12"/></StgValue>
</operation>

<operation id="2713" st_id="339" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph.i.i1282:7 %add_ln104_3 = add i3 %zext_ln104_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln104_3"/></StgValue>
</operation>

<operation id="2714" st_id="339" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.lr.ph.i.i1282:8 %select_ln104_3 = select i1 %icmp_ln104_12, i3 3, i3 %add_ln104_3

]]></Node>
<StgValue><ssdm name="select_ln104_3"/></StgValue>
</operation>

<operation id="2715" st_id="339" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i1282:9 %call_ln744 = call void @main_Pipeline_VITIS_LOOP_104_379, i32 %b5_num_load_7985, i32 %b5_num_load_6979, i32 %b5_num_load_5973, i2 %base_0_lcssa_i_i127418971901, i3 %select_ln104_3, i32 %b5_num_load_7984_loc, i32 %b5_num_load_6978_loc, i32 %b5_num_load_5972_loc

]]></Node>
<StgValue><ssdm name="call_ln744"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2716" st_id="340" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
.lr.ph.i.i1282:9 %call_ln744 = call void @main_Pipeline_VITIS_LOOP_104_379, i32 %b5_num_load_7985, i32 %b5_num_load_6979, i32 %b5_num_load_5973, i2 %base_0_lcssa_i_i127418971901, i3 %select_ln104_3, i32 %b5_num_load_7984_loc, i32 %b5_num_load_6978_loc, i32 %b5_num_load_5972_loc

]]></Node>
<StgValue><ssdm name="call_ln744"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2717" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.lr.ph.i.i1282:3 %b5_01_0 = phi i2 0, void %.preheader.preheader, i2 %tmp_236, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="b5_01_0"/></StgValue>
</operation>

<operation id="2718" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i1282:10 %b5_num_load_13 = load i32 %b5_num_load_7984_loc

]]></Node>
<StgValue><ssdm name="b5_num_load_13"/></StgValue>
</operation>

<operation id="2719" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i1282:11 %b5_num_load_14 = load i32 %b5_num_load_6978_loc

]]></Node>
<StgValue><ssdm name="b5_num_load_14"/></StgValue>
</operation>

<operation id="2720" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph.i.i1282:12 %b5_num_load_15 = load i32 %b5_num_load_5972_loc

]]></Node>
<StgValue><ssdm name="b5_num_load_15"/></StgValue>
</operation>

<operation id="2721" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i1282:13 %br_ln0 = br void %_ZN3BanmLEf.exit1291

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2722" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLEf.exit1291:0 %b5_num_load_7 = phi i32 %b5_num_load_13, void %.lr.ph.i.i1282, i32 %tmp_235, void %_ZN3BanmLERKS_.exit1243, i32 %b5_num_load_10, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="b5_num_load_7"/></StgValue>
</operation>

<operation id="2723" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLEf.exit1291:1 %b5_num_load_6 = phi i32 %b5_num_load_14, void %.lr.ph.i.i1282, i32 %tmp_234, void %_ZN3BanmLERKS_.exit1243, i32 %b5_num_load_11, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="b5_num_load_6"/></StgValue>
</operation>

<operation id="2724" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN3BanmLEf.exit1291:2 %b5_num_load_5 = phi i32 %b5_num_load_15, void %.lr.ph.i.i1282, i32 %tmp_233, void %_ZN3BanmLERKS_.exit1243, i32 %b5_num_load_12, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="b5_num_load_5"/></StgValue>
</operation>

<operation id="2725" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN3BanmLEf.exit1291:3 %b5_01_2 = phi i2 %b5_01_0, void %.lr.ph.i.i1282, i2 0, void %_ZN3BanmLERKS_.exit1243, i2 %tmp_236, void %.lr.ph12.i.i1263

]]></Node>
<StgValue><ssdm name="b5_01_2"/></StgValue>
</operation>

<operation id="2726" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit1291:4 %i_46 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_46"/></StgValue>
</operation>

<operation id="2727" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit1291:5 %f_p_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f_p_1"/></StgValue>
</operation>

<operation id="2728" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit1291:6 %f_num_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f_num_2_1"/></StgValue>
</operation>

<operation id="2729" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit1291:7 %f_num_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f_num_1_1"/></StgValue>
</operation>

<operation id="2730" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="32">
<![CDATA[
_ZN3BanmLEf.exit1291:8 %f_num_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="f_num_0_1"/></StgValue>
</operation>

<operation id="2731" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="2">
<![CDATA[
_ZN3BanmLEf.exit1291:9 %sext_ln105 = sext i2 %b5_01_2

]]></Node>
<StgValue><ssdm name="sext_ln105"/></StgValue>
</operation>

<operation id="2732" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLEf.exit1291:10 %r_p_addr_23 = getelementptr i32 %r_p, i64 0, i64 1183

]]></Node>
<StgValue><ssdm name="r_p_addr_23"/></StgValue>
</operation>

<operation id="2733" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLEf.exit1291:11 %store_ln105 = store i32 %sext_ln105, i12 %r_p_addr_23

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="2734" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit1291:12 %store_ln105 = store i32 %b5_num_load_5, i13 %r_num_addr_71

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="2735" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit1291:13 %store_ln105 = store i32 %b5_num_load_6, i13 %r_num_addr_72

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="2736" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLEf.exit1291:15 %r_p_addr_24 = getelementptr i32 %r_p, i64 0, i64 1184

]]></Node>
<StgValue><ssdm name="r_p_addr_24"/></StgValue>
</operation>

<operation id="2737" st_id="342" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLEf.exit1291:16 %store_ln106 = store i32 0, i12 %r_p_addr_24

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="2738" st_id="342" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN3BanmLEf.exit1291:25 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_44_1, i32 %f_num_1_1, i32 %f_num_2_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="2739" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLEf.exit1291:26 %store_ln111 = store i32 0, i32 %f_num_0_1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="2740" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN3BanmLEf.exit1291:27 %store_ln111 = store i32 0, i32 %f_p_1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="2741" st_id="342" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BanmLEf.exit1291:28 %store_ln111 = store i12 0, i12 %i_46

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2742" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit1291:14 %store_ln105 = store i32 %b5_num_load_7, i13 %r_num_addr_73

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="2743" st_id="343" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit1291:17 %store_ln106 = store i32 0, i13 %r_num_addr_74

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="2744" st_id="343" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN3BanmLEf.exit1291:25 %call_ln0 = call void @main_Pipeline_VITIS_LOOP_44_1, i32 %f_num_1_1, i32 %f_num_2_1

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2745" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit1291:18 %store_ln106 = store i32 0, i13 %r_num_addr_75

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="2746" st_id="344" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit1291:19 %store_ln106 = store i32 0, i13 %r_num_addr_76

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2747" st_id="345" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit1291:22 %store_ln107 = store i32 0, i13 %r_num_addr_77

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2748" st_id="345" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit1291:23 %store_ln107 = store i32 0, i13 %r_num_addr_78

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2749" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3BanmLEf.exit1291:20 %r_p_addr_25 = getelementptr i32 %r_p, i64 0, i64 1185

]]></Node>
<StgValue><ssdm name="r_p_addr_25"/></StgValue>
</operation>

<operation id="2750" st_id="346" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
_ZN3BanmLEf.exit1291:21 %store_ln107 = store i32 0, i12 %r_p_addr_25

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2751" st_id="346" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
_ZN3BanmLEf.exit1291:24 %store_ln107 = store i32 0, i13 %r_num_addr_79

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2752" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="0" op_0_bw="0">
<![CDATA[
_ZN3BanmLEf.exit1291:29 %br_ln111 = br void %_ZN3BanC2Ef.exit1307

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2753" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
_ZN3BanC2Ef.exit1307:0 %i_62 = load i12 %i_46

]]></Node>
<StgValue><ssdm name="i_62"/></StgValue>
</operation>

<operation id="2754" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="64" op_0_bw="12">
<![CDATA[
_ZN3BanC2Ef.exit1307:1 %zext_ln111 = zext i12 %i_62

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="2755" st_id="347" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BanC2Ef.exit1307:2 %icmp_ln111 = icmp_eq  i12 %i_62, i12 2131

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="2756" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN3BanC2Ef.exit1307:3 %empty_88 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2131, i64 2131, i64 2131

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="2757" st_id="347" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN3BanC2Ef.exit1307:4 %add_ln111 = add i12 %i_62, i12 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="2758" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN3BanC2Ef.exit1307:5 %br_ln111 = br i1 %icmp_ln111, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="2759" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %r_p_addr_26 = getelementptr i32 %r_p, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="r_p_addr_26"/></StgValue>
</operation>

<operation id="2760" st_id="347" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="12">
<![CDATA[
.split:6 %r_p_load = load i12 %r_p_addr_26

]]></Node>
<StgValue><ssdm name="r_p_load"/></StgValue>
</operation>

<operation id="2761" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:16 %store_ln111 = store i12 %add_ln111, i12 %i_46

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="2762" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="0" op_0_bw="32">
<![CDATA[
:0 %ret_ln116 = ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln116"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2763" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:0 %f_p_1_load = load i32 %f_p_1

]]></Node>
<StgValue><ssdm name="f_p_1_load"/></StgValue>
</operation>

<operation id="2764" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:1 %f_num_2_1_load = load i32 %f_num_2_1

]]></Node>
<StgValue><ssdm name="f_num_2_1_load"/></StgValue>
</operation>

<operation id="2765" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:2 %f_num_1_1_load = load i32 %f_num_1_1

]]></Node>
<StgValue><ssdm name="f_num_1_1_load"/></StgValue>
</operation>

<operation id="2766" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split:3 %f_num_0_1_load = load i32 %f_num_0_1

]]></Node>
<StgValue><ssdm name="f_num_0_1_load"/></StgValue>
</operation>

<operation id="2767" st_id="348" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="32" op_0_bw="12">
<![CDATA[
.split:6 %r_p_load = load i12 %r_p_addr_26

]]></Node>
<StgValue><ssdm name="r_p_load"/></StgValue>
</operation>

<operation id="2768" st_id="348" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="0">
<![CDATA[
.split:7 %call_ret11 = call i128 @operator+.3, i32 %f_p_1_load, i32 %f_num_0_1_load, i32 %f_num_1_1_load, i32 %f_num_2_1_load, i32 %r_p_load, i32 %r_num, i12 %i_62

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2769" st_id="349" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="0">
<![CDATA[
.split:7 %call_ret11 = call i128 @operator+.3, i32 %f_p_1_load, i32 %f_num_0_1_load, i32 %f_num_1_1_load, i32 %f_num_2_1_load, i32 %r_p_load, i32 %r_num, i12 %i_62

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>

<operation id="2770" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="32" op_0_bw="128">
<![CDATA[
.split:8 %f_p = extractvalue i128 %call_ret11

]]></Node>
<StgValue><ssdm name="f_p"/></StgValue>
</operation>

<operation id="2771" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="128">
<![CDATA[
.split:9 %f_num_0 = extractvalue i128 %call_ret11

]]></Node>
<StgValue><ssdm name="f_num_0"/></StgValue>
</operation>

<operation id="2772" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="32" op_0_bw="128">
<![CDATA[
.split:10 %f_num_1 = extractvalue i128 %call_ret11

]]></Node>
<StgValue><ssdm name="f_num_1"/></StgValue>
</operation>

<operation id="2773" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="32" op_0_bw="128">
<![CDATA[
.split:11 %f_num_2 = extractvalue i128 %call_ret11

]]></Node>
<StgValue><ssdm name="f_num_2"/></StgValue>
</operation>

<operation id="2774" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:13 %store_ln112 = store i32 %f_num_1, i32 %f_num_1_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="2775" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:14 %store_ln112 = store i32 %f_num_2, i32 %f_num_2_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2776" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:4 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="2777" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:12 %store_ln112 = store i32 %f_num_0, i32 %f_num_0_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="2778" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:15 %store_ln112 = store i32 %f_p, i32 %f_p_1

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="2779" st_id="350" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="0" op_0_bw="0">
<![CDATA[
.split:17 %br_ln0 = br void %_ZN3BanC2Ef.exit1307

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
