#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16ba580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16ba200 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x16e9ab0 .functor NOT 1, L_0x1723450, C4<0>, C4<0>, C4<0>;
L_0x1723230 .functor XOR 2, L_0x1722fd0, L_0x1723190, C4<00>, C4<00>;
L_0x1723340 .functor XOR 2, L_0x1723230, L_0x17232a0, C4<00>, C4<00>;
v0x1710d40_0 .net *"_ivl_10", 1 0, L_0x17232a0;  1 drivers
v0x1710e40_0 .net *"_ivl_12", 1 0, L_0x1723340;  1 drivers
v0x1710f20_0 .net *"_ivl_2", 1 0, L_0x1722f30;  1 drivers
v0x1710fe0_0 .net *"_ivl_4", 1 0, L_0x1722fd0;  1 drivers
v0x17110c0_0 .net *"_ivl_6", 1 0, L_0x1723190;  1 drivers
v0x17111f0_0 .net *"_ivl_8", 1 0, L_0x1723230;  1 drivers
v0x17112d0_0 .var "clk", 0 0;
v0x1711370_0 .net "f_dut", 0 0, L_0x1722920;  1 drivers
v0x1711410_0 .net "f_ref", 0 0, L_0x1721dd0;  1 drivers
v0x1711540_0 .net "g_dut", 0 0, L_0x16e9b20;  1 drivers
v0x17115e0_0 .net "g_ref", 0 0, L_0x16be130;  1 drivers
v0x1711680_0 .net "resetn", 0 0, v0x170f600_0;  1 drivers
v0x1711720_0 .var/2u "stats1", 223 0;
v0x17117c0_0 .var/2u "strobe", 0 0;
v0x1711860_0 .net "tb_match", 0 0, L_0x1723450;  1 drivers
v0x1711900_0 .net "tb_mismatch", 0 0, L_0x16e9ab0;  1 drivers
v0x17119c0_0 .net "x", 0 0, v0x170f6d0_0;  1 drivers
v0x1711b70_0 .net "y", 0 0, v0x170f7d0_0;  1 drivers
L_0x1722f30 .concat [ 1 1 0 0], L_0x16be130, L_0x1721dd0;
L_0x1722fd0 .concat [ 1 1 0 0], L_0x16be130, L_0x1721dd0;
L_0x1723190 .concat [ 1 1 0 0], L_0x16e9b20, L_0x1722920;
L_0x17232a0 .concat [ 1 1 0 0], L_0x16be130, L_0x1721dd0;
L_0x1723450 .cmp/eeq 2, L_0x1722f30, L_0x1723340;
S_0x16d9ab0 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x16ba200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x16d9c90 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x16d9cd0 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x16d9d10 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x16d9d50 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x16d9d90 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x16d9dd0 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x16d9e10 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x16d9e50 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x16d9e90 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x16bdf50 .functor OR 1, L_0x17220a0, L_0x1722350, C4<0>, C4<0>;
L_0x16be130 .functor OR 1, L_0x16bdf50, L_0x1722610, C4<0>, C4<0>;
v0x16e9ca0_0 .net *"_ivl_0", 31 0, L_0x1711c60;  1 drivers
L_0x7f9cbec840a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x16e9d40_0 .net *"_ivl_11", 27 0, L_0x7f9cbec840a8;  1 drivers
L_0x7f9cbec840f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x16bdfc0_0 .net/2u *"_ivl_12", 31 0, L_0x7f9cbec840f0;  1 drivers
v0x16be1a0_0 .net *"_ivl_14", 0 0, L_0x17220a0;  1 drivers
v0x170e1d0_0 .net *"_ivl_16", 31 0, L_0x1722210;  1 drivers
L_0x7f9cbec84138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x170e300_0 .net *"_ivl_19", 27 0, L_0x7f9cbec84138;  1 drivers
L_0x7f9cbec84180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x170e3e0_0 .net/2u *"_ivl_20", 31 0, L_0x7f9cbec84180;  1 drivers
v0x170e4c0_0 .net *"_ivl_22", 0 0, L_0x1722350;  1 drivers
v0x170e580_0 .net *"_ivl_25", 0 0, L_0x16bdf50;  1 drivers
v0x170e640_0 .net *"_ivl_26", 31 0, L_0x1722570;  1 drivers
L_0x7f9cbec841c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x170e720_0 .net *"_ivl_29", 27 0, L_0x7f9cbec841c8;  1 drivers
L_0x7f9cbec84018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x170e800_0 .net *"_ivl_3", 27 0, L_0x7f9cbec84018;  1 drivers
L_0x7f9cbec84210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x170e8e0_0 .net/2u *"_ivl_30", 31 0, L_0x7f9cbec84210;  1 drivers
v0x170e9c0_0 .net *"_ivl_32", 0 0, L_0x1722610;  1 drivers
L_0x7f9cbec84060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x170ea80_0 .net/2u *"_ivl_4", 31 0, L_0x7f9cbec84060;  1 drivers
v0x170eb60_0 .net *"_ivl_8", 31 0, L_0x1721f60;  1 drivers
v0x170ec40_0 .net "clk", 0 0, v0x17112d0_0;  1 drivers
v0x170ed00_0 .net "f", 0 0, L_0x1721dd0;  alias, 1 drivers
v0x170edc0_0 .net "g", 0 0, L_0x16be130;  alias, 1 drivers
v0x170ee80_0 .var "next", 3 0;
v0x170ef60_0 .net "resetn", 0 0, v0x170f600_0;  alias, 1 drivers
v0x170f020_0 .var "state", 3 0;
v0x170f100_0 .net "x", 0 0, v0x170f6d0_0;  alias, 1 drivers
v0x170f1c0_0 .net "y", 0 0, v0x170f7d0_0;  alias, 1 drivers
E_0x16d1c60 .event anyedge, v0x170f020_0, v0x170f100_0, v0x170f1c0_0;
E_0x16d2110 .event posedge, v0x170ec40_0;
L_0x1711c60 .concat [ 4 28 0 0], v0x170f020_0, L_0x7f9cbec84018;
L_0x1721dd0 .cmp/eq 32, L_0x1711c60, L_0x7f9cbec84060;
L_0x1721f60 .concat [ 4 28 0 0], v0x170f020_0, L_0x7f9cbec840a8;
L_0x17220a0 .cmp/eq 32, L_0x1721f60, L_0x7f9cbec840f0;
L_0x1722210 .concat [ 4 28 0 0], v0x170f020_0, L_0x7f9cbec84138;
L_0x1722350 .cmp/eq 32, L_0x1722210, L_0x7f9cbec84180;
L_0x1722570 .concat [ 4 28 0 0], v0x170f020_0, L_0x7f9cbec841c8;
L_0x1722610 .cmp/eq 32, L_0x1722570, L_0x7f9cbec84210;
S_0x170f340 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x16ba200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x170f510_0 .net "clk", 0 0, v0x17112d0_0;  alias, 1 drivers
v0x170f600_0 .var "resetn", 0 0;
v0x170f6d0_0 .var "x", 0 0;
v0x170f7d0_0 .var "y", 0 0;
E_0x16d1a00/0 .event negedge, v0x170ec40_0;
E_0x16d1a00/1 .event posedge, v0x170ec40_0;
E_0x16d1a00 .event/or E_0x16d1a00/0, E_0x16d1a00/1;
S_0x170f8d0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x16ba200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
L_0x16da780 .functor OR 1, L_0x1722a10, L_0x1722b50, C4<0>, C4<0>;
L_0x16e9b20 .functor OR 1, L_0x16da780, L_0x1722ce0, C4<0>, C4<0>;
L_0x7f9cbec84258 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x170fc00_0 .net/2u *"_ivl_0", 3 0, L_0x7f9cbec84258;  1 drivers
v0x170fce0_0 .net *"_ivl_10", 0 0, L_0x1722b50;  1 drivers
v0x170fda0_0 .net *"_ivl_13", 0 0, L_0x16da780;  1 drivers
L_0x7f9cbec84330 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x170fe70_0 .net/2u *"_ivl_14", 3 0, L_0x7f9cbec84330;  1 drivers
v0x170ff50_0 .net *"_ivl_16", 0 0, L_0x1722ce0;  1 drivers
L_0x7f9cbec842a0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1710060_0 .net/2u *"_ivl_4", 3 0, L_0x7f9cbec842a0;  1 drivers
v0x1710140_0 .net *"_ivl_6", 0 0, L_0x1722a10;  1 drivers
L_0x7f9cbec842e8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1710200_0 .net/2u *"_ivl_8", 3 0, L_0x7f9cbec842e8;  1 drivers
v0x17102e0_0 .net "clk", 0 0, v0x17112d0_0;  alias, 1 drivers
v0x1710410_0 .net "f", 0 0, L_0x1722920;  alias, 1 drivers
v0x17104d0_0 .net "g", 0 0, L_0x16e9b20;  alias, 1 drivers
v0x1710590_0 .var "next_state", 3 0;
v0x1710670_0 .net "resetn", 0 0, v0x170f600_0;  alias, 1 drivers
v0x1710760_0 .var "state", 3 0;
v0x1710840_0 .net "x", 0 0, v0x170f6d0_0;  alias, 1 drivers
v0x1710930_0 .net "y", 0 0, v0x170f7d0_0;  alias, 1 drivers
E_0x16f0180 .event anyedge, v0x170f1c0_0, v0x170f100_0, v0x1710760_0;
E_0x170fba0/0 .event negedge, v0x170ef60_0;
E_0x170fba0/1 .event posedge, v0x170ec40_0;
E_0x170fba0 .event/or E_0x170fba0/0, E_0x170fba0/1;
L_0x1722920 .cmp/eq 4, v0x1710760_0, L_0x7f9cbec84258;
L_0x1722a10 .cmp/eq 4, v0x1710760_0, L_0x7f9cbec842a0;
L_0x1722b50 .cmp/eq 4, v0x1710760_0, L_0x7f9cbec842e8;
L_0x1722ce0 .cmp/eq 4, v0x1710760_0, L_0x7f9cbec84330;
S_0x1710b20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x16ba200;
 .timescale -12 -12;
E_0x16efe60 .event anyedge, v0x17117c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17117c0_0;
    %nor/r;
    %assign/vec4 v0x17117c0_0, 0;
    %wait E_0x16efe60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x170f340;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x170f600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x170f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x170f7d0_0, 0, 1;
    %wait E_0x16d2110;
    %wait E_0x16d2110;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x170f600_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16d1a00;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x170f600_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x170f7d0_0, 0;
    %assign/vec4 v0x170f6d0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x16d9ab0;
T_2 ;
    %wait E_0x16d2110;
    %load/vec4 v0x170ef60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x170f020_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x170ee80_0;
    %assign/vec4 v0x170f020_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x16d9ab0;
T_3 ;
Ewait_0 .event/or E_0x16d1c60, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x170f020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x170f100_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x170f100_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x170f100_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x170f1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x170f1c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x170ee80_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x170f8d0;
T_4 ;
    %wait E_0x170fba0;
    %load/vec4 v0x1710670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1710760_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1710590_0;
    %assign/vec4 v0x1710760_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x170f8d0;
T_5 ;
    %wait E_0x16f0180;
    %load/vec4 v0x1710760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x1710840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
T_5.11 ;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x1710840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
    %jmp T_5.13;
T_5.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
T_5.13 ;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x1710840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
T_5.15 ;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x1710840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.16, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
T_5.17 ;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x1710840_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.18, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
    %jmp T_5.19;
T_5.18 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
T_5.19 ;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x1710930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
T_5.21 ;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x1710930_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.22, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
    %jmp T_5.23;
T_5.22 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
T_5.23 ;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1710590_0, 0, 4;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x16ba200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17112d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17117c0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16ba200;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x17112d0_0;
    %inv;
    %store/vec4 v0x17112d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16ba200;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x170f510_0, v0x1711900_0, v0x17112d0_0, v0x1711680_0, v0x17119c0_0, v0x1711b70_0, v0x1711410_0, v0x1711370_0, v0x17115e0_0, v0x1711540_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16ba200;
T_9 ;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1711720_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16ba200;
T_10 ;
    %wait E_0x16d1a00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1711720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1711720_0, 4, 32;
    %load/vec4 v0x1711860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1711720_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1711720_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1711720_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1711410_0;
    %load/vec4 v0x1711410_0;
    %load/vec4 v0x1711370_0;
    %xor;
    %load/vec4 v0x1711410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1711720_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1711720_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x17115e0_0;
    %load/vec4 v0x17115e0_0;
    %load/vec4 v0x1711540_0;
    %xor;
    %load/vec4 v0x17115e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1711720_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1711720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1711720_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/2013_q2bfsm/iter0/response11/top_module.sv";
