;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit control_decode : 
  module control_decode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip R_Format : UInt<1>, flip Load : UInt<1>, flip Store : UInt<1>, flip Branch : UInt<1>, flip I_Type : UInt<1>, flip JALR : UInt<1>, flip JAL : UInt<1>, flip LUI : UInt<1>, MemWrite : UInt<1>, Branch2 : UInt<1>, MemRead : UInt<1>, RegWrite : UInt<1>, MemtoReg : UInt<1>, ALUoperation : UInt<3>, operand_A_sel : UInt<2>, operand_B_sel : UInt<1>, extend_sel : UInt<2>, next_PC_sel : UInt<2>}
    
    io.MemWrite <= UInt<1>("h00") @[control_decode.scala 28:28]
    io.Branch2 <= UInt<1>("h00") @[control_decode.scala 29:27]
    io.MemRead <= UInt<1>("h00") @[control_decode.scala 30:27]
    io.RegWrite <= UInt<1>("h00") @[control_decode.scala 31:28]
    io.MemtoReg <= UInt<1>("h00") @[control_decode.scala 32:28]
    io.ALUoperation <= UInt<1>("h00") @[control_decode.scala 33:32]
    io.operand_A_sel <= UInt<1>("h00") @[control_decode.scala 34:33]
    io.operand_B_sel <= UInt<1>("h00") @[control_decode.scala 35:33]
    io.extend_sel <= UInt<1>("h00") @[control_decode.scala 36:30]
    io.next_PC_sel <= UInt<1>("h00") @[control_decode.scala 37:31]
    node _T_52 = eq(io.R_Format, UInt<1>("h01")) @[control_decode.scala 39:34]
    when _T_52 : @[control_decode.scala 39:42]
      io.RegWrite <= UInt<1>("h01") @[control_decode.scala 40:36]
      skip @[control_decode.scala 39:42]
    else : @[control_decode.scala 41:37]
      node _T_55 = eq(io.Load, UInt<1>("h01")) @[control_decode.scala 41:29]
      when _T_55 : @[control_decode.scala 41:37]
        io.MemRead <= UInt<1>("h01") @[control_decode.scala 42:27]
        io.RegWrite <= UInt<1>("h01") @[control_decode.scala 43:28]
        io.MemtoReg <= UInt<1>("h01") @[control_decode.scala 44:28]
        io.operand_B_sel <= UInt<1>("h01") @[control_decode.scala 45:33]
        io.ALUoperation <= UInt<3>("h04") @[control_decode.scala 46:32]
        skip @[control_decode.scala 41:37]
      else : @[control_decode.scala 48:37]
        node _T_62 = eq(io.Store, UInt<1>("h01")) @[control_decode.scala 48:29]
        when _T_62 : @[control_decode.scala 48:37]
          io.MemRead <= UInt<1>("h01") @[control_decode.scala 49:27]
          io.ALUoperation <= UInt<3>("h05") @[control_decode.scala 50:32]
          io.operand_B_sel <= UInt<1>("h01") @[control_decode.scala 51:33]
          io.extend_sel <= UInt<2>("h02") @[control_decode.scala 52:30]
          skip @[control_decode.scala 48:37]
        else : @[control_decode.scala 54:39]
          node _T_68 = eq(io.Branch, UInt<1>("h01")) @[control_decode.scala 54:31]
          when _T_68 : @[control_decode.scala 54:39]
            io.Branch2 <= UInt<1>("h01") @[control_decode.scala 55:27]
            io.ALUoperation <= UInt<2>("h02") @[control_decode.scala 56:32]
            io.next_PC_sel <= UInt<1>("h01") @[control_decode.scala 57:31]
            skip @[control_decode.scala 54:39]
          else : @[control_decode.scala 59:39]
            node _T_73 = eq(io.I_Type, UInt<1>("h01")) @[control_decode.scala 59:31]
            when _T_73 : @[control_decode.scala 59:39]
              io.RegWrite <= UInt<1>("h01") @[control_decode.scala 60:28]
              io.ALUoperation <= UInt<1>("h01") @[control_decode.scala 61:32]
              io.operand_B_sel <= UInt<1>("h01") @[control_decode.scala 62:33]
              skip @[control_decode.scala 59:39]
            else : @[control_decode.scala 65:37]
              node _T_78 = eq(io.JALR, UInt<1>("h01")) @[control_decode.scala 65:29]
              when _T_78 : @[control_decode.scala 65:37]
                io.RegWrite <= UInt<1>("h01") @[control_decode.scala 66:28]
                io.ALUoperation <= UInt<2>("h03") @[control_decode.scala 67:32]
                io.operand_A_sel <= UInt<2>("h02") @[control_decode.scala 68:33]
                io.next_PC_sel <= UInt<2>("h03") @[control_decode.scala 69:31]
                skip @[control_decode.scala 65:37]
              else : @[control_decode.scala 71:35]
                node _T_84 = eq(io.JAL, UInt<1>("h01")) @[control_decode.scala 71:27]
                when _T_84 : @[control_decode.scala 71:35]
                  io.RegWrite <= UInt<1>("h01") @[control_decode.scala 72:28]
                  io.ALUoperation <= UInt<2>("h03") @[control_decode.scala 73:32]
                  io.operand_A_sel <= UInt<2>("h02") @[control_decode.scala 74:33]
                  io.next_PC_sel <= UInt<2>("h02") @[control_decode.scala 75:31]
                  skip @[control_decode.scala 71:35]
                else : @[control_decode.scala 77:36]
                  node _T_90 = eq(io.LUI, UInt<1>("h01")) @[control_decode.scala 77:28]
                  when _T_90 : @[control_decode.scala 77:36]
                    io.RegWrite <= UInt<1>("h01") @[control_decode.scala 78:28]
                    io.ALUoperation <= UInt<3>("h06") @[control_decode.scala 79:32]
                    io.operand_A_sel <= UInt<2>("h03") @[control_decode.scala 80:33]
                    io.operand_B_sel <= UInt<1>("h01") @[control_decode.scala 81:33]
                    io.extend_sel <= UInt<1>("h01") @[control_decode.scala 82:30]
                    skip @[control_decode.scala 77:36]
    
