# ğŸ”Š Day 4: CMOS Inverter Noise Margin Analysis

## Quantifying Robustness in Digital Circuits

---

<div align="center">

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                            â•‘
â•‘          NOISE MARGIN CHARACTERIZATION                    â•‘
â•‘          Measuring Signal Integrity & Robustness          â•‘
â•‘                                                            â•‘
â•‘          SKY130 PDK Circuit Design Workshop               â•‘
â•‘          Building Reliable Digital Logic                   â•‘
â•‘                                                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

</div>

---

## ğŸ“‹ Table of Contents

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. ğŸ¯ What are Noise Margins?                            â”‚
â”‚ 2. ğŸ“Š Critical Voltage Definitions                       â”‚
â”‚ 3. ğŸ”§ Simulation Setup                                   â”‚
â”‚ 4. ğŸ“ˆ VTC Analysis and Measurements                      â”‚
â”‚ 5. ğŸ”Š Noise Margin Calculations                          â”‚
â”‚ 6. ğŸ“ Device Sizing Impact                               â”‚
â”‚ 7. ğŸ“ Design Guidelines                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ¯ Section 1: What are Noise Margins?

### Definition

**Noise margins** measure how much noise a digital circuit can tolerate before producing incorrect logic levels. They define the "safety buffer" between valid input and output voltage ranges.

### Why Noise Margins Matter

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  In Real Circuits:                                       â•‘
â•‘                                                          â•‘
â•‘  â€¢ Power supply noise and voltage drops                 â•‘
â•‘  â€¢ Electromagnetic interference (EMI)                   â•‘
â•‘  â€¢ Crosstalk from adjacent signal lines                 â•‘
â•‘  â€¢ Temperature-induced voltage variations               â•‘
â•‘                                                          â•‘
â•‘  Good noise margins ensure reliable operation!          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Practical Applications

- **Mobile devices**: Noisy battery power and RF interference
- **Automotive**: Electrical noise from motors and ignition systems
- **IoT sensors**: Operating in electromagnetically noisy environments
- **High-speed digital**: Signal integrity at GHz frequencies

---

## ğŸ“Š Section 2: Critical Voltage Definitions

### Four Key Voltages

From the Voltage Transfer Characteristic (VTC), we extract:

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                          â•‘
â•‘  VOH : Output HIGH voltage (maximum output)             â•‘
â•‘  VOL : Output LOW voltage (minimum output)              â•‘
â•‘  VIH : Input HIGH threshold                             â•‘
â•‘  VIL : Input LOW threshold                              â•‘
â•‘                                                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Voltage Level Diagram

```
Voltage
  â”‚
VDD â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€  VOH (Output HIGH)
    â”‚           
    â”‚           â†• NMH (Noise Margin HIGH)
    â”‚           
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€  VIH (Input HIGH threshold)
    â”‚
    â”‚           Undefined Region
    â”‚           (Transition Zone)
    â”‚
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€  VIL (Input LOW threshold)
    â”‚           
    â”‚           â†• NML (Noise Margin LOW)
    â”‚           
GND â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€  VOL (Output LOW)
```

### How These Voltages are Found

#### VOH and VOL (Output Levels)
```
VOH: Measured when Vin = 0V (logic LOW input)
     PMOS fully ON, output pulled to VDD
     
VOL: Measured when Vin = VDD (logic HIGH input)
     NMOS fully ON, output pulled to GND
```

#### VIH and VIL (Input Thresholds)
```
VIL: Input voltage where dVout/dVin = -1 (lower curve)
     Also approximated where Vout = 90% VDD
     
VIH: Input voltage where dVout/dVin = -1 (upper curve)
     Also approximated where Vout = 10% VDD
```

---

## ğŸ”§ Section 3: Simulation Setup

### Circuit Configuration

**Device Specifications:**

| Parameter | PMOS (M1) | NMOS (M2) |
|-----------|-----------|-----------|
| **Width (W)** | 1.0 Âµm | 0.36 Âµm |
| **Length (L)** | 0.18 Âµm | 0.18 Âµm |
| **W/L Ratio** | 5.56 | 2.0 |
| **Wp/Wn** | 2.78 | - |

**Why Different Widths?**
```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  Mobility Compensation:                                  â•‘
â•‘                                                          â•‘
â•‘  Âµn (electron) â‰ˆ 400 cmÂ²/VÂ·s                            â•‘
â•‘  Âµp (hole) â‰ˆ 150 cmÂ²/VÂ·s                                â•‘
â•‘                                                          â•‘
â•‘  Wp/Wn â‰ˆ Âµn/Âµp â‰ˆ 2.5-3.0                                â•‘
â•‘                                                          â•‘
â•‘  This balances pull-up and pull-down strength           â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### SPICE Netlist

```spice
*Model Description
.param temp=27

*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

*Netlist Description

XM1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=1.0 l=0.18
XM2 out in 0 0 sky130_fd_pr__nfet_01v8 w=0.36 l=0.18

Cload out 0 10fF

Vdd vdd 0 1.8V
Vin in 0 0V

*DC Sweep for VTC
.dc Vin 0 1.8 0.01

*Measure directives
.meas dc VOH FIND v(out) WHEN v(in)=0
.meas dc VOL FIND v(out) WHEN v(in)=1.8
.meas dc VIL FIND v(in) WHEN v(out)=1.62
.meas dc VIH FIND v(in) WHEN v(out)=0.18
.meas dc VM FIND v(in) WHEN v(out)=0.9
.meas dc NMH param='VOH-VIH'
.meas dc NML param='VIL-VOL'

.control
run
plot out vs in
wrdata vtc_out.csv in out
.endc

.end
```

### Key Simulation Parameters

```
DC Sweep: Vin from 0V to 1.8V
Step Size: 0.01V (10mV)
Data Points: 181
Temperature: 27Â°C
Process Corner: tt (typical-typical)
Load Capacitance: 10fF
```

---

## ğŸ“ˆ Section 4: VTC Analysis and Measurements

### Running the Simulation

```bash
cd sky130CircuitDesignWorkshop/design/
ngspice day4_inv_noisemargin_wp1_wn036.spice
```

### VTC Plot

<p align="center">
  <img src="day4.png" alt="Voltage Transfer Characteristic with Noise Margins" width="90%">
</p>

*Figure: Voltage Transfer Characteristic showing the relationship between input and output voltages. The steep transition region indicates high voltage gain and sharp switching.*

### VTC Curve with Key Points

```
Vout (V)
  â”‚
1.8â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•®  â† VOH = 1.8V
   â”‚            â”‚
   â”‚            â”‚
1.62â”‚- - - - - - â”¼ - - (90% point for VIL)
   â”‚            â”‚â•²
   â”‚            â”‚ â•²
   â”‚            â”‚  â•²
0.9â”‚            â—   â•²  â† VM (switching point)
   â”‚           /â”‚    â•²
   â”‚          / â”‚     â•²
0.18â”‚- - - - /- -â”¼- - - â•²- (10% point for VIH)
   â”‚       /    â”‚      â•²
   â”‚      /     â”‚       â”€â”€â”€â”€â”€â”€â”€â”€
0.0â”‚ â”€â”€â”€â”€       â”‚              â† VOL = 0.0V
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â†’ Vin (V)
               VIL  VM  VIH
```

---

## ğŸ”Š Section 5: Noise Margin Calculations

### Measured Values

From the simulation, we extract the following values:

| Parameter | Value | Description |
|-----------|-------|-------------|
| **VOH** | 1.80V | Output HIGH (when Vin = 0V) |
| **VOL** | 0.00V | Output LOW (when Vin = 1.8V) |
| **VIL** | 0.73V | Input LOW threshold (Vout = 1.62V) |
| **VIH** | 1.07V | Input HIGH threshold (Vout = 0.18V) |
| **VM** | 0.90V | Switching threshold (Vin = Vout) |

### Noise Margin Formulas

#### Noise Margin HIGH (NMH)

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                          â•‘
â•‘  NMH = VOH - VIH                                        â•‘
â•‘                                                          â•‘
â•‘  NMH = 1.80V - 1.07V = 0.73V                           â•‘
â•‘                                                          â•‘
â•‘  Protects against noise on HIGH logic level            â•‘
â•‘                                                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

#### Noise Margin LOW (NML)

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                          â•‘
â•‘  NML = VIL - VOL                                        â•‘
â•‘                                                          â•‘
â•‘  NML = 0.73V - 0.00V = 0.73V                           â•‘
â•‘                                                          â•‘
â•‘  Protects against noise on LOW logic level             â•‘
â•‘                                                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Noise Margin Summary

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                    â”‚
â”‚  NMH = 0.73V (40.6% of VDD)                       â”‚
â”‚  NML = 0.73V (40.6% of VDD)                       â”‚
â”‚                                                    â”‚
â”‚  Perfectly Balanced! âœ“                            â”‚
â”‚                                                    â”‚
â”‚  Total Noise Immunity: 1.46V                      â”‚
â”‚  (Undefined Region: 1.07V - 0.73V = 0.34V)        â”‚
â”‚                                                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Noise Margin Interpretation

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  Noise Margin Quality Assessment:                        â•‘
â•‘                                                          â•‘
â•‘  NM > 40% VDD  â†’  Excellent (This design: 40.6% âœ“)     â•‘
â•‘  NM > 30% VDD  â†’  Good                                  â•‘
â•‘  NM > 20% VDD  â†’  Acceptable                            â•‘
â•‘  NM < 20% VDD  â†’  Poor (may fail in noisy conditions)  â•‘
â•‘                                                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Voltage Gain

The maximum voltage gain occurs at the switching threshold (VM):

```
Gain = |dVout/dVin| at Vin = VM

Typical Value: 15-25 for this design
```

Higher gain â†’ Sharper transition â†’ Better noise rejection

---

## ğŸ“ Section 6: Device Sizing Impact

### Effect of Wp/Wn Ratio on Noise Margins

The ratio of PMOS to NMOS width significantly affects the switching threshold and noise margins.

### Sizing Scenarios

| Wp/Wn Ratio | VM Expected | NMH Expected | NML Expected | Application |
|-------------|-------------|--------------|--------------|-------------|
| **1.0** | ~0.6V | Low | High | NMOS-dominant |
| **2.0** | ~0.8V | Medium | Medium | Slightly unbalanced |
| **2.78** | ~0.9V | High | High | **Balanced (current)** |
| **4.0** | ~1.1V | High | Low | PMOS-dominant |

### Sizing Impact Diagram

```
VM (V)
  â”‚
1.2â”‚              â•±â”€â”€â”€â”€â”€â”€â”€â”€
   â”‚           â•±â”€â”€         Increasing Wp/Wn
1.0â”‚        â•±â”€â”€            shifts VM upward
   â”‚     â•±â”€â”€
0.8â”‚  â•±â”€â”€
   â”‚â•±â”€â”€
0.6â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â†’ Wp/Wn
           1.0     2.0     3.0    4.0

For Balanced Design: Wp/Wn â‰ˆ 2.5-3.0
                     VM â‰ˆ VDD/2
                     NMH â‰ˆ NML
```

### Design Trade-offs

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  Increasing PMOS Width (Wp):                             â•‘
â•‘                                                          â•‘
â•‘  âœ“ Increases NMH (better HIGH noise immunity)           â•‘
â•‘  âœ“ Shifts VM toward VDD/2 (more balanced)               â•‘
â•‘  âœ“ Improves rise time (faster charging)                 â•‘
â•‘                                                          â•‘
â•‘  âœ— Decreases NML (worse LOW noise immunity)             â•‘
â•‘  âœ— Increases silicon area                               â•‘
â•‘  âœ— Increases parasitic capacitance                      â•‘
â•‘  âœ— Increases dynamic power consumption                  â•‘
â•‘                                                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Recommended Sizing

```
For Maximum Noise Immunity:
  Wp/Wn â‰ˆ Âµn/Âµp â‰ˆ 2.5-3.0
  
This ensures:
  â€¢ VM â‰ˆ VDD/2 (0.9V for 1.8V supply)
  â€¢ NMH â‰ˆ NML (balanced protection)
  â€¢ Symmetric switching characteristics
```

---

## ğŸ“ Section 7: Design Guidelines

### Noise Margin Design Rules

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘  Rule 1: Target NM > 30% of VDD                         â•‘
â•‘          (>0.54V for 1.8V supply)                       â•‘
â•‘                                                          â•‘
â•‘  Rule 2: Balance NMH and NML                            â•‘
â•‘          Set Wp/Wn â‰ˆ 2.5-3.0                            â•‘
â•‘                                                          â•‘
â•‘  Rule 3: Position VM near VDD/2                         â•‘
â•‘          Ensures symmetric operation                     â•‘
â•‘                                                          â•‘
â•‘  Rule 4: Maximize voltage gain                          â•‘
â•‘          Sharper transition = better noise rejection     â•‘
â•‘                                                          â•‘
â•‘  Rule 5: Consider supply voltage variation              â•‘
â•‘          Test at VDD Â±10%                               â•‘
â•‘                                                          â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Design Checklist

```
â–¡ VOH â‰¥ 0.9 Ã— VDD (â‰¥ 1.62V for 1.8V supply)
â–¡ VOL â‰¤ 0.1 Ã— VDD (â‰¤ 0.18V for 1.8V supply)
â–¡ NMH â‰¥ 0.3 Ã— VDD (â‰¥ 0.54V for 1.8V supply)
â–¡ NML â‰¥ 0.3 Ã— VDD (â‰¥ 0.54V for 1.8V supply)
â–¡ VM â‰ˆ VDD/2 Â± 10% (0.81V-0.99V for 1.8V supply)
â–¡ |NMH - NML| < 0.1V (balanced design)
â–¡ Voltage gain > 10 at VM
```

### Application-Specific Guidelines

#### High-Reliability Applications
```
Target: NM > 40% VDD
Example: Automotive, Medical, Aerospace

Strategy:
â€¢ Use larger Wp/Wn ratio for balanced margins
â€¢ Conservative sizing (larger devices)
â€¢ Test across all process corners
```

#### Low-Power Applications
```
Target: NM > 25-30% VDD
Example: IoT, Wearables, Battery-powered

Strategy:
â€¢ Minimum sizing to reduce area and power
â€¢ Optimize Wp/Wn for adequate margins
â€¢ Consider lower VDD operation
```

#### High-Speed Applications
```
Target: NM > 30% VDD with fast switching
Example: High-frequency digital, processors

Strategy:
â€¢ Balance noise margins with speed
â€¢ Larger devices for drive strength
â€¢ Careful load capacitance management
```

---

### Summary Table

**Current Design Performance:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Parameter          â”‚ Value    â”‚ Status            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Supply (VDD)       â”‚ 1.8V     â”‚ Standard          â”‚
â”‚ PMOS Width (Wp)    â”‚ 1.0 Âµm   â”‚ 2.78Ã— NMOS       â”‚
â”‚ NMOS Width (Wn)    â”‚ 0.36 Âµm  â”‚ Baseline          â”‚
â”‚ VOH                â”‚ 1.80V    â”‚ 100% VDD âœ“       â”‚
â”‚ VOL                â”‚ 0.00V    â”‚ 0% VDD âœ“         â”‚
â”‚ VIH                â”‚ 1.07V    â”‚ 59% VDD          â”‚
â”‚ VIL                â”‚ 0.73V    â”‚ 41% VDD          â”‚
â”‚ VM                 â”‚ 0.90V    â”‚ 50% VDD âœ“        â”‚
â”‚ NMH                â”‚ 0.73V    â”‚ 40.6% VDD âœ“      â”‚
â”‚ NML                â”‚ 0.73V    â”‚ 40.6% VDD âœ“      â”‚
â”‚ Balance (NMH/NML)  â”‚ 1.0      â”‚ Perfect âœ“        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“š Further Exploration

### Suggested Experiments

1. **Supply Voltage Sweep**: Test VDD = 1.5V, 1.6V, 1.8V, 2.0V
2. **Temperature Variation**: Simulate at -40Â°C, 27Â°C, 125Â°C
3. **Process Corners**: Test ff, ss, fs, sf corners
4. **Sizing Sweep**: Vary Wp from 0.5Âµm to 2.0Âµm
5. **Load Variation**: Test with CL = 5fF, 10fF, 20fF, 50fF

### Advanced Analysis

- Monte Carlo simulation for process variation
- Aging effects on noise margins (NBTI, HCI)
- Power supply rejection ratio (PSRR)
- Crosstalk analysis with adjacent inverters

---

## ğŸ“– References

- SKY130 PDK Documentation: https://skywater-pdk.readthedocs.io
- Weste & Harris, "CMOS VLSI Design", Chapter 1
- Razavi, "Design of Analog CMOS ICs", Chapter 2
- NGSPICE Manual: http://ngspice.sourceforge.net

---

<div align="center">

```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘                                                        â•‘
â•‘  ğŸ‰ Day 4 Complete!                                   â•‘
â•‘                                                        â•‘
â•‘  You've mastered noise margin analysis:               â•‘
â•‘  âœ“ Understanding VOH, VOL, VIH, VIL                   â•‘
â•‘  âœ“ Calculating NMH and NML                            â•‘
â•‘  âœ“ Device sizing for balanced noise immunity          â•‘
â•‘  âœ“ Design guidelines for robust circuits              â•‘
â•‘                                                        â•‘
â•‘  Your circuits are now noise-resilient! ğŸ›¡ï¸           â•‘
â•‘                                                        â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

**Key Achievement:**
- Noise margins: 0.73V each (40.6% of VDD)
- Perfectly balanced design (NMH = NML)
- Switching threshold at ideal 0.9V (VDD/2)
- Excellent robustness for real-world applications

</div>
