/home/rohit/project/mem_lib/control_unit/functional/verilog.v .cadence/dfII/TextSupport/Logs/Parser/verilog/mem_lib/functional/compile0.log
/home/rohit/project/mem_lib/m_col_cu/functional/verilog.v .cadence/dfII/TextSupport/Logs/Parser/verilog/mem_lib/functional/compile1.log
