
terrsko.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f170  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000118c  0800f350  0800f350  0001f350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080104dc  080104dc  00030358  2**0
                  CONTENTS
  4 .ARM          00000008  080104dc  080104dc  000204dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080104e4  080104e4  00030358  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080104e4  080104e4  000204e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080104e8  080104e8  000204e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000358  20000000  080104ec  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000238c  20000358  08010844  00030358  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200026e4  08010844  000326e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030358  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004dda0  00000000  00000000  00030388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008d25  00000000  00000000  0007e128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    000358e7  00000000  00000000  00086e4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002da8  00000000  00000000  000bc738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000032c8  00000000  00000000  000bf4e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00038a0e  00000000  00000000  000c27a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00052fc0  00000000  00000000  000fb1b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013f748  00000000  00000000  0014e176  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0028d8be  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000090a0  00000000  00000000  0028d910  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000358 	.word	0x20000358
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f338 	.word	0x0800f338

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000035c 	.word	0x2000035c
 800021c:	0800f338 	.word	0x0800f338

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9aa 	b.w	8001044 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	; (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	; (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	4604      	mov	r4, r0
 8000d7c:	468e      	mov	lr, r1
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d14d      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d82:	428a      	cmp	r2, r1
 8000d84:	4694      	mov	ip, r2
 8000d86:	d969      	bls.n	8000e5c <__udivmoddi4+0xe8>
 8000d88:	fab2 f282 	clz	r2, r2
 8000d8c:	b152      	cbz	r2, 8000da4 <__udivmoddi4+0x30>
 8000d8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d92:	f1c2 0120 	rsb	r1, r2, #32
 8000d96:	fa20 f101 	lsr.w	r1, r0, r1
 8000d9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000da2:	4094      	lsls	r4, r2
 8000da4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da8:	0c21      	lsrs	r1, r4, #16
 8000daa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dae:	fa1f f78c 	uxth.w	r7, ip
 8000db2:	fb08 e316 	mls	r3, r8, r6, lr
 8000db6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dba:	fb06 f107 	mul.w	r1, r6, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dca:	f080 811f 	bcs.w	800100c <__udivmoddi4+0x298>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 811c 	bls.w	800100c <__udivmoddi4+0x298>
 8000dd4:	3e02      	subs	r6, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a5b      	subs	r3, r3, r1
 8000dda:	b2a4      	uxth	r4, r4
 8000ddc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000de0:	fb08 3310 	mls	r3, r8, r0, r3
 8000de4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de8:	fb00 f707 	mul.w	r7, r0, r7
 8000dec:	42a7      	cmp	r7, r4
 8000dee:	d90a      	bls.n	8000e06 <__udivmoddi4+0x92>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000df8:	f080 810a 	bcs.w	8001010 <__udivmoddi4+0x29c>
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	f240 8107 	bls.w	8001010 <__udivmoddi4+0x29c>
 8000e02:	4464      	add	r4, ip
 8000e04:	3802      	subs	r0, #2
 8000e06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e0a:	1be4      	subs	r4, r4, r7
 8000e0c:	2600      	movs	r6, #0
 8000e0e:	b11d      	cbz	r5, 8000e18 <__udivmoddi4+0xa4>
 8000e10:	40d4      	lsrs	r4, r2
 8000e12:	2300      	movs	r3, #0
 8000e14:	e9c5 4300 	strd	r4, r3, [r5]
 8000e18:	4631      	mov	r1, r6
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d909      	bls.n	8000e36 <__udivmoddi4+0xc2>
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	f000 80ef 	beq.w	8001006 <__udivmoddi4+0x292>
 8000e28:	2600      	movs	r6, #0
 8000e2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e2e:	4630      	mov	r0, r6
 8000e30:	4631      	mov	r1, r6
 8000e32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e36:	fab3 f683 	clz	r6, r3
 8000e3a:	2e00      	cmp	r6, #0
 8000e3c:	d14a      	bne.n	8000ed4 <__udivmoddi4+0x160>
 8000e3e:	428b      	cmp	r3, r1
 8000e40:	d302      	bcc.n	8000e48 <__udivmoddi4+0xd4>
 8000e42:	4282      	cmp	r2, r0
 8000e44:	f200 80f9 	bhi.w	800103a <__udivmoddi4+0x2c6>
 8000e48:	1a84      	subs	r4, r0, r2
 8000e4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e4e:	2001      	movs	r0, #1
 8000e50:	469e      	mov	lr, r3
 8000e52:	2d00      	cmp	r5, #0
 8000e54:	d0e0      	beq.n	8000e18 <__udivmoddi4+0xa4>
 8000e56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e5a:	e7dd      	b.n	8000e18 <__udivmoddi4+0xa4>
 8000e5c:	b902      	cbnz	r2, 8000e60 <__udivmoddi4+0xec>
 8000e5e:	deff      	udf	#255	; 0xff
 8000e60:	fab2 f282 	clz	r2, r2
 8000e64:	2a00      	cmp	r2, #0
 8000e66:	f040 8092 	bne.w	8000f8e <__udivmoddi4+0x21a>
 8000e6a:	eba1 010c 	sub.w	r1, r1, ip
 8000e6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	2601      	movs	r6, #1
 8000e78:	0c20      	lsrs	r0, r4, #16
 8000e7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e86:	fb0e f003 	mul.w	r0, lr, r3
 8000e8a:	4288      	cmp	r0, r1
 8000e8c:	d908      	bls.n	8000ea0 <__udivmoddi4+0x12c>
 8000e8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e96:	d202      	bcs.n	8000e9e <__udivmoddi4+0x12a>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f200 80cb 	bhi.w	8001034 <__udivmoddi4+0x2c0>
 8000e9e:	4643      	mov	r3, r8
 8000ea0:	1a09      	subs	r1, r1, r0
 8000ea2:	b2a4      	uxth	r4, r4
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1110 	mls	r1, r7, r0, r1
 8000eac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000eb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000eb4:	45a6      	cmp	lr, r4
 8000eb6:	d908      	bls.n	8000eca <__udivmoddi4+0x156>
 8000eb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ebc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec0:	d202      	bcs.n	8000ec8 <__udivmoddi4+0x154>
 8000ec2:	45a6      	cmp	lr, r4
 8000ec4:	f200 80bb 	bhi.w	800103e <__udivmoddi4+0x2ca>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	eba4 040e 	sub.w	r4, r4, lr
 8000ece:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ed2:	e79c      	b.n	8000e0e <__udivmoddi4+0x9a>
 8000ed4:	f1c6 0720 	rsb	r7, r6, #32
 8000ed8:	40b3      	lsls	r3, r6
 8000eda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ede:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ee2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ee6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eea:	431c      	orrs	r4, r3
 8000eec:	40f9      	lsrs	r1, r7
 8000eee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ef2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ef6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000efa:	0c20      	lsrs	r0, r4, #16
 8000efc:	fa1f fe8c 	uxth.w	lr, ip
 8000f00:	fb09 1118 	mls	r1, r9, r8, r1
 8000f04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f08:	fb08 f00e 	mul.w	r0, r8, lr
 8000f0c:	4288      	cmp	r0, r1
 8000f0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f12:	d90b      	bls.n	8000f2c <__udivmoddi4+0x1b8>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f1c:	f080 8088 	bcs.w	8001030 <__udivmoddi4+0x2bc>
 8000f20:	4288      	cmp	r0, r1
 8000f22:	f240 8085 	bls.w	8001030 <__udivmoddi4+0x2bc>
 8000f26:	f1a8 0802 	sub.w	r8, r8, #2
 8000f2a:	4461      	add	r1, ip
 8000f2c:	1a09      	subs	r1, r1, r0
 8000f2e:	b2a4      	uxth	r4, r4
 8000f30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f34:	fb09 1110 	mls	r1, r9, r0, r1
 8000f38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f40:	458e      	cmp	lr, r1
 8000f42:	d908      	bls.n	8000f56 <__udivmoddi4+0x1e2>
 8000f44:	eb1c 0101 	adds.w	r1, ip, r1
 8000f48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f4c:	d26c      	bcs.n	8001028 <__udivmoddi4+0x2b4>
 8000f4e:	458e      	cmp	lr, r1
 8000f50:	d96a      	bls.n	8001028 <__udivmoddi4+0x2b4>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4461      	add	r1, ip
 8000f56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f5e:	eba1 010e 	sub.w	r1, r1, lr
 8000f62:	42a1      	cmp	r1, r4
 8000f64:	46c8      	mov	r8, r9
 8000f66:	46a6      	mov	lr, r4
 8000f68:	d356      	bcc.n	8001018 <__udivmoddi4+0x2a4>
 8000f6a:	d053      	beq.n	8001014 <__udivmoddi4+0x2a0>
 8000f6c:	b15d      	cbz	r5, 8000f86 <__udivmoddi4+0x212>
 8000f6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f72:	eb61 010e 	sbc.w	r1, r1, lr
 8000f76:	fa01 f707 	lsl.w	r7, r1, r7
 8000f7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f7e:	40f1      	lsrs	r1, r6
 8000f80:	431f      	orrs	r7, r3
 8000f82:	e9c5 7100 	strd	r7, r1, [r5]
 8000f86:	2600      	movs	r6, #0
 8000f88:	4631      	mov	r1, r6
 8000f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8e:	f1c2 0320 	rsb	r3, r2, #32
 8000f92:	40d8      	lsrs	r0, r3
 8000f94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f98:	fa21 f303 	lsr.w	r3, r1, r3
 8000f9c:	4091      	lsls	r1, r2
 8000f9e:	4301      	orrs	r1, r0
 8000fa0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fa4:	fa1f fe8c 	uxth.w	lr, ip
 8000fa8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fac:	fb07 3610 	mls	r6, r7, r0, r3
 8000fb0:	0c0b      	lsrs	r3, r1, #16
 8000fb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fba:	429e      	cmp	r6, r3
 8000fbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fc0:	d908      	bls.n	8000fd4 <__udivmoddi4+0x260>
 8000fc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fca:	d22f      	bcs.n	800102c <__udivmoddi4+0x2b8>
 8000fcc:	429e      	cmp	r6, r3
 8000fce:	d92d      	bls.n	800102c <__udivmoddi4+0x2b8>
 8000fd0:	3802      	subs	r0, #2
 8000fd2:	4463      	add	r3, ip
 8000fd4:	1b9b      	subs	r3, r3, r6
 8000fd6:	b289      	uxth	r1, r1
 8000fd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000fe0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fe4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fe8:	428b      	cmp	r3, r1
 8000fea:	d908      	bls.n	8000ffe <__udivmoddi4+0x28a>
 8000fec:	eb1c 0101 	adds.w	r1, ip, r1
 8000ff0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ff4:	d216      	bcs.n	8001024 <__udivmoddi4+0x2b0>
 8000ff6:	428b      	cmp	r3, r1
 8000ff8:	d914      	bls.n	8001024 <__udivmoddi4+0x2b0>
 8000ffa:	3e02      	subs	r6, #2
 8000ffc:	4461      	add	r1, ip
 8000ffe:	1ac9      	subs	r1, r1, r3
 8001000:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001004:	e738      	b.n	8000e78 <__udivmoddi4+0x104>
 8001006:	462e      	mov	r6, r5
 8001008:	4628      	mov	r0, r5
 800100a:	e705      	b.n	8000e18 <__udivmoddi4+0xa4>
 800100c:	4606      	mov	r6, r0
 800100e:	e6e3      	b.n	8000dd8 <__udivmoddi4+0x64>
 8001010:	4618      	mov	r0, r3
 8001012:	e6f8      	b.n	8000e06 <__udivmoddi4+0x92>
 8001014:	454b      	cmp	r3, r9
 8001016:	d2a9      	bcs.n	8000f6c <__udivmoddi4+0x1f8>
 8001018:	ebb9 0802 	subs.w	r8, r9, r2
 800101c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001020:	3801      	subs	r0, #1
 8001022:	e7a3      	b.n	8000f6c <__udivmoddi4+0x1f8>
 8001024:	4646      	mov	r6, r8
 8001026:	e7ea      	b.n	8000ffe <__udivmoddi4+0x28a>
 8001028:	4620      	mov	r0, r4
 800102a:	e794      	b.n	8000f56 <__udivmoddi4+0x1e2>
 800102c:	4640      	mov	r0, r8
 800102e:	e7d1      	b.n	8000fd4 <__udivmoddi4+0x260>
 8001030:	46d0      	mov	r8, sl
 8001032:	e77b      	b.n	8000f2c <__udivmoddi4+0x1b8>
 8001034:	3b02      	subs	r3, #2
 8001036:	4461      	add	r1, ip
 8001038:	e732      	b.n	8000ea0 <__udivmoddi4+0x12c>
 800103a:	4630      	mov	r0, r6
 800103c:	e709      	b.n	8000e52 <__udivmoddi4+0xde>
 800103e:	4464      	add	r4, ip
 8001040:	3802      	subs	r0, #2
 8001042:	e742      	b.n	8000eca <__udivmoddi4+0x156>

08001044 <__aeabi_idiv0>:
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc4;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001048:	b510      	push	{r4, lr}
 800104a:	b08c      	sub	sp, #48	; 0x30

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800104c:	2400      	movs	r4, #0
 800104e:	9409      	str	r4, [sp, #36]	; 0x24
 8001050:	940a      	str	r4, [sp, #40]	; 0x28
 8001052:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 8001054:	2220      	movs	r2, #32
 8001056:	4621      	mov	r1, r4
 8001058:	a801      	add	r0, sp, #4
 800105a:	f009 fce5 	bl	800aa28 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800105e:	4820      	ldr	r0, [pc, #128]	; (80010e0 <MX_ADC1_Init+0x98>)
 8001060:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001064:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001066:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800106a:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800106c:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800106e:	60c4      	str	r4, [r0, #12]
  hadc1.Init.GainCompensation = 0;
 8001070:	6104      	str	r4, [r0, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001072:	6144      	str	r4, [r0, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001074:	2304      	movs	r3, #4
 8001076:	6183      	str	r3, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001078:	7704      	strb	r4, [r0, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800107a:	7744      	strb	r4, [r0, #29]
  hadc1.Init.NbrOfConversion = 1;
 800107c:	2301      	movs	r3, #1
 800107e:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001080:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001084:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001086:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001088:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800108c:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800108e:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001092:	f001 ff8d 	bl	8002fb0 <HAL_ADC_Init>
 8001096:	b9c8      	cbnz	r0, 80010cc <MX_ADC1_Init+0x84>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001098:	2300      	movs	r3, #0
 800109a:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800109c:	a909      	add	r1, sp, #36	; 0x24
 800109e:	4810      	ldr	r0, [pc, #64]	; (80010e0 <MX_ADC1_Init+0x98>)
 80010a0:	f002 fb76 	bl	8003790 <HAL_ADCEx_MultiModeConfigChannel>
 80010a4:	b9a8      	cbnz	r0, 80010d2 <MX_ADC1_Init+0x8a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010a6:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <MX_ADC1_Init+0x9c>)
 80010a8:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80010aa:	2306      	movs	r3, #6
 80010ac:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80010ae:	2300      	movs	r3, #0
 80010b0:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80010b2:	227f      	movs	r2, #127	; 0x7f
 80010b4:	9204      	str	r2, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80010b6:	2204      	movs	r2, #4
 80010b8:	9205      	str	r2, [sp, #20]
  sConfig.Offset = 0;
 80010ba:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010bc:	eb0d 0102 	add.w	r1, sp, r2
 80010c0:	4807      	ldr	r0, [pc, #28]	; (80010e0 <MX_ADC1_Init+0x98>)
 80010c2:	f002 f8c9 	bl	8003258 <HAL_ADC_ConfigChannel>
 80010c6:	b938      	cbnz	r0, 80010d8 <MX_ADC1_Init+0x90>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c8:	b00c      	add	sp, #48	; 0x30
 80010ca:	bd10      	pop	{r4, pc}
    Error_Handler();
 80010cc:	f000 feb0 	bl	8001e30 <Error_Handler>
 80010d0:	e7e2      	b.n	8001098 <MX_ADC1_Init+0x50>
    Error_Handler();
 80010d2:	f000 fead 	bl	8001e30 <Error_Handler>
 80010d6:	e7e6      	b.n	80010a6 <MX_ADC1_Init+0x5e>
    Error_Handler();
 80010d8:	f000 feaa 	bl	8001e30 <Error_Handler>
}
 80010dc:	e7f4      	b.n	80010c8 <MX_ADC1_Init+0x80>
 80010de:	bf00      	nop
 80010e0:	2000037c 	.word	0x2000037c
 80010e4:	08600004 	.word	0x08600004

080010e8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80010e8:	b500      	push	{lr}
 80010ea:	b089      	sub	sp, #36	; 0x24

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010ec:	2220      	movs	r2, #32
 80010ee:	2100      	movs	r1, #0
 80010f0:	4668      	mov	r0, sp
 80010f2:	f009 fc99 	bl	800aa28 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80010f6:	481b      	ldr	r0, [pc, #108]	; (8001164 <MX_ADC2_Init+0x7c>)
 80010f8:	4b1b      	ldr	r3, [pc, #108]	; (8001168 <MX_ADC2_Init+0x80>)
 80010fa:	6003      	str	r3, [r0, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010fc:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001100:	6043      	str	r3, [r0, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001102:	2300      	movs	r3, #0
 8001104:	6083      	str	r3, [r0, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001106:	60c3      	str	r3, [r0, #12]
  hadc2.Init.GainCompensation = 0;
 8001108:	6103      	str	r3, [r0, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800110a:	6143      	str	r3, [r0, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800110c:	2204      	movs	r2, #4
 800110e:	6182      	str	r2, [r0, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001110:	7703      	strb	r3, [r0, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001112:	7743      	strb	r3, [r0, #29]
  hadc2.Init.NbrOfConversion = 1;
 8001114:	2201      	movs	r2, #1
 8001116:	6202      	str	r2, [r0, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001118:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800111c:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800111e:	6303      	str	r3, [r0, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001120:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001124:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001126:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800112a:	f001 ff41 	bl	8002fb0 <HAL_ADC_Init>
 800112e:	b990      	cbnz	r0, 8001156 <MX_ADC2_Init+0x6e>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001130:	4b0e      	ldr	r3, [pc, #56]	; (800116c <MX_ADC2_Init+0x84>)
 8001132:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001134:	2306      	movs	r3, #6
 8001136:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001138:	2300      	movs	r3, #0
 800113a:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800113c:	227f      	movs	r2, #127	; 0x7f
 800113e:	9203      	str	r2, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001140:	2204      	movs	r2, #4
 8001142:	9204      	str	r2, [sp, #16]
  sConfig.Offset = 0;
 8001144:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001146:	4669      	mov	r1, sp
 8001148:	4806      	ldr	r0, [pc, #24]	; (8001164 <MX_ADC2_Init+0x7c>)
 800114a:	f002 f885 	bl	8003258 <HAL_ADC_ConfigChannel>
 800114e:	b928      	cbnz	r0, 800115c <MX_ADC2_Init+0x74>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001150:	b009      	add	sp, #36	; 0x24
 8001152:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001156:	f000 fe6b 	bl	8001e30 <Error_Handler>
 800115a:	e7e9      	b.n	8001130 <MX_ADC2_Init+0x48>
    Error_Handler();
 800115c:	f000 fe68 	bl	8001e30 <Error_Handler>
}
 8001160:	e7f6      	b.n	8001150 <MX_ADC2_Init+0x68>
 8001162:	bf00      	nop
 8001164:	200003e8 	.word	0x200003e8
 8001168:	50000100 	.word	0x50000100
 800116c:	14f00020 	.word	0x14f00020

08001170 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001170:	b510      	push	{r4, lr}
 8001172:	b08c      	sub	sp, #48	; 0x30

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001174:	2400      	movs	r4, #0
 8001176:	9409      	str	r4, [sp, #36]	; 0x24
 8001178:	940a      	str	r4, [sp, #40]	; 0x28
 800117a:	940b      	str	r4, [sp, #44]	; 0x2c
  ADC_ChannelConfTypeDef sConfig = {0};
 800117c:	2220      	movs	r2, #32
 800117e:	4621      	mov	r1, r4
 8001180:	a801      	add	r0, sp, #4
 8001182:	f009 fc51 	bl	800aa28 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001186:	481f      	ldr	r0, [pc, #124]	; (8001204 <MX_ADC3_Init+0x94>)
 8001188:	4b1f      	ldr	r3, [pc, #124]	; (8001208 <MX_ADC3_Init+0x98>)
 800118a:	6003      	str	r3, [r0, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800118c:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001190:	6043      	str	r3, [r0, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001192:	6084      	str	r4, [r0, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001194:	60c4      	str	r4, [r0, #12]
  hadc3.Init.GainCompensation = 0;
 8001196:	6104      	str	r4, [r0, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001198:	6144      	str	r4, [r0, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800119a:	2304      	movs	r3, #4
 800119c:	6183      	str	r3, [r0, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800119e:	7704      	strb	r4, [r0, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80011a0:	7744      	strb	r4, [r0, #29]
  hadc3.Init.NbrOfConversion = 1;
 80011a2:	2301      	movs	r3, #1
 80011a4:	6203      	str	r3, [r0, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011a6:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011aa:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011ac:	6304      	str	r4, [r0, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011ae:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80011b2:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80011b4:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011b8:	f001 fefa 	bl	8002fb0 <HAL_ADC_Init>
 80011bc:	b9c8      	cbnz	r0, 80011f2 <MX_ADC3_Init+0x82>
    Error_Handler();
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80011be:	2300      	movs	r3, #0
 80011c0:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80011c2:	a909      	add	r1, sp, #36	; 0x24
 80011c4:	480f      	ldr	r0, [pc, #60]	; (8001204 <MX_ADC3_Init+0x94>)
 80011c6:	f002 fae3 	bl	8003790 <HAL_ADCEx_MultiModeConfigChannel>
 80011ca:	b9a8      	cbnz	r0, 80011f8 <MX_ADC3_Init+0x88>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80011cc:	4b0f      	ldr	r3, [pc, #60]	; (800120c <MX_ADC3_Init+0x9c>)
 80011ce:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011d0:	2306      	movs	r3, #6
 80011d2:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011d4:	2300      	movs	r3, #0
 80011d6:	9303      	str	r3, [sp, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011d8:	227f      	movs	r2, #127	; 0x7f
 80011da:	9204      	str	r2, [sp, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011dc:	2204      	movs	r2, #4
 80011de:	9205      	str	r2, [sp, #20]
  sConfig.Offset = 0;
 80011e0:	9306      	str	r3, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80011e2:	eb0d 0102 	add.w	r1, sp, r2
 80011e6:	4807      	ldr	r0, [pc, #28]	; (8001204 <MX_ADC3_Init+0x94>)
 80011e8:	f002 f836 	bl	8003258 <HAL_ADC_ConfigChannel>
 80011ec:	b938      	cbnz	r0, 80011fe <MX_ADC3_Init+0x8e>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80011ee:	b00c      	add	sp, #48	; 0x30
 80011f0:	bd10      	pop	{r4, pc}
    Error_Handler();
 80011f2:	f000 fe1d 	bl	8001e30 <Error_Handler>
 80011f6:	e7e2      	b.n	80011be <MX_ADC3_Init+0x4e>
    Error_Handler();
 80011f8:	f000 fe1a 	bl	8001e30 <Error_Handler>
 80011fc:	e7e6      	b.n	80011cc <MX_ADC3_Init+0x5c>
    Error_Handler();
 80011fe:	f000 fe17 	bl	8001e30 <Error_Handler>
}
 8001202:	e7f4      	b.n	80011ee <MX_ADC3_Init+0x7e>
 8001204:	20000454 	.word	0x20000454
 8001208:	50000400 	.word	0x50000400
 800120c:	21800100 	.word	0x21800100

08001210 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8001210:	b500      	push	{lr}
 8001212:	b089      	sub	sp, #36	; 0x24

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001214:	2220      	movs	r2, #32
 8001216:	2100      	movs	r1, #0
 8001218:	4668      	mov	r0, sp
 800121a:	f009 fc05 	bl	800aa28 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 800121e:	4822      	ldr	r0, [pc, #136]	; (80012a8 <MX_ADC4_Init+0x98>)
 8001220:	4b22      	ldr	r3, [pc, #136]	; (80012ac <MX_ADC4_Init+0x9c>)
 8001222:	6003      	str	r3, [r0, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001224:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8001228:	6043      	str	r3, [r0, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 800122a:	2300      	movs	r3, #0
 800122c:	6083      	str	r3, [r0, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800122e:	60c3      	str	r3, [r0, #12]
  hadc4.Init.GainCompensation = 0;
 8001230:	6103      	str	r3, [r0, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001232:	2201      	movs	r2, #1
 8001234:	6142      	str	r2, [r0, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001236:	2104      	movs	r1, #4
 8001238:	6181      	str	r1, [r0, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800123a:	7703      	strb	r3, [r0, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 800123c:	7742      	strb	r2, [r0, #29]
  hadc4.Init.NbrOfConversion = 2;
 800123e:	2102      	movs	r1, #2
 8001240:	6201      	str	r1, [r0, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001242:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001246:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001248:	6303      	str	r3, [r0, #48]	; 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 800124a:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800124e:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001250:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001254:	f001 feac 	bl	8002fb0 <HAL_ADC_Init>
 8001258:	b9e0      	cbnz	r0, 8001294 <MX_ADC4_Init+0x84>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800125a:	4b15      	ldr	r3, [pc, #84]	; (80012b0 <MX_ADC4_Init+0xa0>)
 800125c:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800125e:	2306      	movs	r3, #6
 8001260:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001262:	2307      	movs	r3, #7
 8001264:	9302      	str	r3, [sp, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001266:	237f      	movs	r3, #127	; 0x7f
 8001268:	9303      	str	r3, [sp, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800126a:	2304      	movs	r3, #4
 800126c:	9304      	str	r3, [sp, #16]
  sConfig.Offset = 0;
 800126e:	2300      	movs	r3, #0
 8001270:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001272:	4669      	mov	r1, sp
 8001274:	480c      	ldr	r0, [pc, #48]	; (80012a8 <MX_ADC4_Init+0x98>)
 8001276:	f001 ffef 	bl	8003258 <HAL_ADC_ConfigChannel>
 800127a:	b970      	cbnz	r0, 800129a <MX_ADC4_Init+0x8a>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800127c:	4b0d      	ldr	r3, [pc, #52]	; (80012b4 <MX_ADC4_Init+0xa4>)
 800127e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001280:	230c      	movs	r3, #12
 8001282:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001284:	4669      	mov	r1, sp
 8001286:	4808      	ldr	r0, [pc, #32]	; (80012a8 <MX_ADC4_Init+0x98>)
 8001288:	f001 ffe6 	bl	8003258 <HAL_ADC_ConfigChannel>
 800128c:	b940      	cbnz	r0, 80012a0 <MX_ADC4_Init+0x90>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 800128e:	b009      	add	sp, #36	; 0x24
 8001290:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001294:	f000 fdcc 	bl	8001e30 <Error_Handler>
 8001298:	e7df      	b.n	800125a <MX_ADC4_Init+0x4a>
    Error_Handler();
 800129a:	f000 fdc9 	bl	8001e30 <Error_Handler>
 800129e:	e7ed      	b.n	800127c <MX_ADC4_Init+0x6c>
    Error_Handler();
 80012a0:	f000 fdc6 	bl	8001e30 <Error_Handler>
}
 80012a4:	e7f3      	b.n	800128e <MX_ADC4_Init+0x7e>
 80012a6:	bf00      	nop
 80012a8:	200004c0 	.word	0x200004c0
 80012ac:	50000500 	.word	0x50000500
 80012b0:	10c00010 	.word	0x10c00010
 80012b4:	14f00020 	.word	0x14f00020

080012b8 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
static uint32_t HAL_RCC_ADC345_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80012b8:	b530      	push	{r4, r5, lr}
 80012ba:	b0a7      	sub	sp, #156	; 0x9c
 80012bc:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012be:	2100      	movs	r1, #0
 80012c0:	9121      	str	r1, [sp, #132]	; 0x84
 80012c2:	9122      	str	r1, [sp, #136]	; 0x88
 80012c4:	9123      	str	r1, [sp, #140]	; 0x8c
 80012c6:	9124      	str	r1, [sp, #144]	; 0x90
 80012c8:	9125      	str	r1, [sp, #148]	; 0x94
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012ca:	2254      	movs	r2, #84	; 0x54
 80012cc:	a80c      	add	r0, sp, #48	; 0x30
 80012ce:	f009 fbab 	bl	800aa28 <memset>
  if(adcHandle->Instance==ADC1)
 80012d2:	6823      	ldr	r3, [r4, #0]
 80012d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012d8:	d00c      	beq.n	80012f4 <HAL_ADC_MspInit+0x3c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 80012da:	4a96      	ldr	r2, [pc, #600]	; (8001534 <HAL_ADC_MspInit+0x27c>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d03d      	beq.n	800135c <HAL_ADC_MspInit+0xa4>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 80012e0:	4a95      	ldr	r2, [pc, #596]	; (8001538 <HAL_ADC_MspInit+0x280>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	f000 80a2 	beq.w	800142c <HAL_ADC_MspInit+0x174>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC4)
 80012e8:	4a94      	ldr	r2, [pc, #592]	; (800153c <HAL_ADC_MspInit+0x284>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	f000 80d2 	beq.w	8001494 <HAL_ADC_MspInit+0x1dc>

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 80012f0:	b027      	add	sp, #156	; 0x9c
 80012f2:	bd30      	pop	{r4, r5, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80012f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012f8:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80012fa:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80012fe:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001300:	a80c      	add	r0, sp, #48	; 0x30
 8001302:	f005 fa75 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8001306:	b9d8      	cbnz	r0, 8001340 <HAL_ADC_MspInit+0x88>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001308:	4a8d      	ldr	r2, [pc, #564]	; (8001540 <HAL_ADC_MspInit+0x288>)
 800130a:	6813      	ldr	r3, [r2, #0]
 800130c:	3301      	adds	r3, #1
 800130e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001310:	2b01      	cmp	r3, #1
 8001312:	d018      	beq.n	8001346 <HAL_ADC_MspInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001314:	4b8b      	ldr	r3, [pc, #556]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001316:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001318:	f042 0201 	orr.w	r2, r2, #1
 800131c:	64da      	str	r2, [r3, #76]	; 0x4c
 800131e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001320:	f003 0301 	and.w	r3, r3, #1
 8001324:	9302      	str	r3, [sp, #8]
 8001326:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = AD0_Pin|AD1_Pin|AD2_Pin|AD3_Pin;
 8001328:	230f      	movs	r3, #15
 800132a:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800132c:	2303      	movs	r3, #3
 800132e:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001334:	a921      	add	r1, sp, #132	; 0x84
 8001336:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800133a:	f003 f847 	bl	80043cc <HAL_GPIO_Init>
 800133e:	e7d7      	b.n	80012f0 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001340:	f000 fd76 	bl	8001e30 <Error_Handler>
 8001344:	e7e0      	b.n	8001308 <HAL_ADC_MspInit+0x50>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001346:	4b7f      	ldr	r3, [pc, #508]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001348:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800134a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800134e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001350:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001352:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001356:	9301      	str	r3, [sp, #4]
 8001358:	9b01      	ldr	r3, [sp, #4]
 800135a:	e7db      	b.n	8001314 <HAL_ADC_MspInit+0x5c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800135c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001360:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001362:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001366:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001368:	a80c      	add	r0, sp, #48	; 0x30
 800136a:	f005 fa41 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 800136e:	2800      	cmp	r0, #0
 8001370:	d14e      	bne.n	8001410 <HAL_ADC_MspInit+0x158>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001372:	4a73      	ldr	r2, [pc, #460]	; (8001540 <HAL_ADC_MspInit+0x288>)
 8001374:	6813      	ldr	r3, [r2, #0]
 8001376:	3301      	adds	r3, #1
 8001378:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800137a:	2b01      	cmp	r3, #1
 800137c:	d04b      	beq.n	8001416 <HAL_ADC_MspInit+0x15e>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800137e:	4b71      	ldr	r3, [pc, #452]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001380:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001382:	f042 0220 	orr.w	r2, r2, #32
 8001386:	64da      	str	r2, [r3, #76]	; 0x4c
 8001388:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800138a:	f002 0220 	and.w	r2, r2, #32
 800138e:	9204      	str	r2, [sp, #16]
 8001390:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001392:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001394:	f042 0201 	orr.w	r2, r2, #1
 8001398:	64da      	str	r2, [r3, #76]	; 0x4c
 800139a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800139c:	f002 0201 	and.w	r2, r2, #1
 80013a0:	9205      	str	r2, [sp, #20]
 80013a2:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013a6:	f042 0204 	orr.w	r2, r2, #4
 80013aa:	64da      	str	r2, [r3, #76]	; 0x4c
 80013ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013ae:	f002 0204 	and.w	r2, r2, #4
 80013b2:	9206      	str	r2, [sp, #24]
 80013b4:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80013b8:	f042 0202 	orr.w	r2, r2, #2
 80013bc:	64da      	str	r2, [r3, #76]	; 0x4c
 80013be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013c0:	f003 0302 	and.w	r3, r3, #2
 80013c4:	9307      	str	r3, [sp, #28]
 80013c6:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = AD5_Pin;
 80013c8:	2302      	movs	r3, #2
 80013ca:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013cc:	2503      	movs	r5, #3
 80013ce:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d0:	2400      	movs	r4, #0
 80013d2:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(AD5_GPIO_Port, &GPIO_InitStruct);
 80013d4:	a921      	add	r1, sp, #132	; 0x84
 80013d6:	485c      	ldr	r0, [pc, #368]	; (8001548 <HAL_ADC_MspInit+0x290>)
 80013d8:	f002 fff8 	bl	80043cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AD8_Pin;
 80013dc:	2320      	movs	r3, #32
 80013de:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013e0:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e2:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(AD8_GPIO_Port, &GPIO_InitStruct);
 80013e4:	a921      	add	r1, sp, #132	; 0x84
 80013e6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ea:	f002 ffef 	bl	80043cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AD4_Pin|AD6_Pin;
 80013ee:	2330      	movs	r3, #48	; 0x30
 80013f0:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013f2:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013f6:	a921      	add	r1, sp, #132	; 0x84
 80013f8:	4854      	ldr	r0, [pc, #336]	; (800154c <HAL_ADC_MspInit+0x294>)
 80013fa:	f002 ffe7 	bl	80043cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = AD7_Pin;
 80013fe:	2304      	movs	r3, #4
 8001400:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001402:	9522      	str	r5, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001404:	9423      	str	r4, [sp, #140]	; 0x8c
    HAL_GPIO_Init(AD7_GPIO_Port, &GPIO_InitStruct);
 8001406:	a921      	add	r1, sp, #132	; 0x84
 8001408:	4851      	ldr	r0, [pc, #324]	; (8001550 <HAL_ADC_MspInit+0x298>)
 800140a:	f002 ffdf 	bl	80043cc <HAL_GPIO_Init>
 800140e:	e76f      	b.n	80012f0 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001410:	f000 fd0e 	bl	8001e30 <Error_Handler>
 8001414:	e7ad      	b.n	8001372 <HAL_ADC_MspInit+0xba>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001416:	4b4b      	ldr	r3, [pc, #300]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001418:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800141a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800141e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001422:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001426:	9303      	str	r3, [sp, #12]
 8001428:	9b03      	ldr	r3, [sp, #12]
 800142a:	e7a8      	b.n	800137e <HAL_ADC_MspInit+0xc6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 800142c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001430:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8001432:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001436:	931e      	str	r3, [sp, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001438:	a80c      	add	r0, sp, #48	; 0x30
 800143a:	f005 f9d9 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 800143e:	b9d8      	cbnz	r0, 8001478 <HAL_ADC_MspInit+0x1c0>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8001440:	4a44      	ldr	r2, [pc, #272]	; (8001554 <HAL_ADC_MspInit+0x29c>)
 8001442:	6813      	ldr	r3, [r2, #0]
 8001444:	3301      	adds	r3, #1
 8001446:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8001448:	2b01      	cmp	r3, #1
 800144a:	d018      	beq.n	800147e <HAL_ADC_MspInit+0x1c6>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800144c:	4b3d      	ldr	r3, [pc, #244]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 800144e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001450:	f042 0208 	orr.w	r2, r2, #8
 8001454:	64da      	str	r2, [r3, #76]	; 0x4c
 8001456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001458:	f003 0308 	and.w	r3, r3, #8
 800145c:	9309      	str	r3, [sp, #36]	; 0x24
 800145e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = AD9_Pin|AD10_Pin|AD11_Pin;
 8001460:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001464:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001466:	2303      	movs	r3, #3
 8001468:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146a:	2300      	movs	r3, #0
 800146c:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800146e:	a921      	add	r1, sp, #132	; 0x84
 8001470:	4839      	ldr	r0, [pc, #228]	; (8001558 <HAL_ADC_MspInit+0x2a0>)
 8001472:	f002 ffab 	bl	80043cc <HAL_GPIO_Init>
 8001476:	e73b      	b.n	80012f0 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001478:	f000 fcda 	bl	8001e30 <Error_Handler>
 800147c:	e7e0      	b.n	8001440 <HAL_ADC_MspInit+0x188>
      __HAL_RCC_ADC345_CLK_ENABLE();
 800147e:	4b31      	ldr	r3, [pc, #196]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 8001480:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001482:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001486:	64da      	str	r2, [r3, #76]	; 0x4c
 8001488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800148e:	9308      	str	r3, [sp, #32]
 8001490:	9b08      	ldr	r3, [sp, #32]
 8001492:	e7db      	b.n	800144c <HAL_ADC_MspInit+0x194>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8001494:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001498:	930c      	str	r3, [sp, #48]	; 0x30
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 800149a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800149e:	931e      	str	r3, [sp, #120]	; 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a0:	a80c      	add	r0, sp, #48	; 0x30
 80014a2:	f005 f9a5 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 80014a6:	2800      	cmp	r0, #0
 80014a8:	d133      	bne.n	8001512 <HAL_ADC_MspInit+0x25a>
    HAL_RCC_ADC345_CLK_ENABLED++;
 80014aa:	4a2a      	ldr	r2, [pc, #168]	; (8001554 <HAL_ADC_MspInit+0x29c>)
 80014ac:	6813      	ldr	r3, [r2, #0]
 80014ae:	3301      	adds	r3, #1
 80014b0:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d030      	beq.n	8001518 <HAL_ADC_MspInit+0x260>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014b6:	4b23      	ldr	r3, [pc, #140]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 80014b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80014ba:	f042 0202 	orr.w	r2, r2, #2
 80014be:	64da      	str	r2, [r3, #76]	; 0x4c
 80014c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80014c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80014ca:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80014ce:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014d0:	2303      	movs	r3, #3
 80014d2:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d4:	2500      	movs	r5, #0
 80014d6:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d8:	a921      	add	r1, sp, #132	; 0x84
 80014da:	481d      	ldr	r0, [pc, #116]	; (8001550 <HAL_ADC_MspInit+0x298>)
 80014dc:	f002 ff76 	bl	80043cc <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel5;
 80014e0:	481e      	ldr	r0, [pc, #120]	; (800155c <HAL_ADC_MspInit+0x2a4>)
 80014e2:	4b1f      	ldr	r3, [pc, #124]	; (8001560 <HAL_ADC_MspInit+0x2a8>)
 80014e4:	6003      	str	r3, [r0, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 80014e6:	2326      	movs	r3, #38	; 0x26
 80014e8:	6043      	str	r3, [r0, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014ea:	6085      	str	r5, [r0, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80014ec:	60c5      	str	r5, [r0, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	6103      	str	r3, [r0, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014f6:	6143      	str	r3, [r0, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80014fc:	6183      	str	r3, [r0, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80014fe:	2320      	movs	r3, #32
 8001500:	61c3      	str	r3, [r0, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 8001502:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8001504:	f002 fc7c 	bl	8003e00 <HAL_DMA_Init>
 8001508:	b988      	cbnz	r0, 800152e <HAL_ADC_MspInit+0x276>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 800150a:	4b14      	ldr	r3, [pc, #80]	; (800155c <HAL_ADC_MspInit+0x2a4>)
 800150c:	6563      	str	r3, [r4, #84]	; 0x54
 800150e:	629c      	str	r4, [r3, #40]	; 0x28
}
 8001510:	e6ee      	b.n	80012f0 <HAL_ADC_MspInit+0x38>
      Error_Handler();
 8001512:	f000 fc8d 	bl	8001e30 <Error_Handler>
 8001516:	e7c8      	b.n	80014aa <HAL_ADC_MspInit+0x1f2>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8001518:	4b0a      	ldr	r3, [pc, #40]	; (8001544 <HAL_ADC_MspInit+0x28c>)
 800151a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800151c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001520:	64da      	str	r2, [r3, #76]	; 0x4c
 8001522:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001524:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001528:	930a      	str	r3, [sp, #40]	; 0x28
 800152a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800152c:	e7c3      	b.n	80014b6 <HAL_ADC_MspInit+0x1fe>
      Error_Handler();
 800152e:	f000 fc7f 	bl	8001e30 <Error_Handler>
 8001532:	e7ea      	b.n	800150a <HAL_ADC_MspInit+0x252>
 8001534:	50000100 	.word	0x50000100
 8001538:	50000400 	.word	0x50000400
 800153c:	50000500 	.word	0x50000500
 8001540:	20000374 	.word	0x20000374
 8001544:	40021000 	.word	0x40021000
 8001548:	48001400 	.word	0x48001400
 800154c:	48000800 	.word	0x48000800
 8001550:	48000400 	.word	0x48000400
 8001554:	20000378 	.word	0x20000378
 8001558:	48000c00 	.word	0x48000c00
 800155c:	2000052c 	.word	0x2000052c
 8001560:	40020058 	.word	0x40020058

08001564 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8001564:	b508      	push	{r3, lr}
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001566:	4808      	ldr	r0, [pc, #32]	; (8001588 <MX_CRC_Init+0x24>)
 8001568:	4b08      	ldr	r3, [pc, #32]	; (800158c <MX_CRC_Init+0x28>)
 800156a:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800156c:	2300      	movs	r3, #0
 800156e:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001570:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001572:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001574:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001576:	2301      	movs	r3, #1
 8001578:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800157a:	f002 fa5f 	bl	8003a3c <HAL_CRC_Init>
 800157e:	b900      	cbnz	r0, 8001582 <MX_CRC_Init+0x1e>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001580:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001582:	f000 fc55 	bl	8001e30 <Error_Handler>
}
 8001586:	e7fb      	b.n	8001580 <MX_CRC_Init+0x1c>
 8001588:	2000058c 	.word	0x2000058c
 800158c:	40023000 	.word	0x40023000

08001590 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8001590:	6802      	ldr	r2, [r0, #0]
 8001592:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <HAL_CRC_MspInit+0x28>)
 8001594:	429a      	cmp	r2, r3
 8001596:	d000      	beq.n	800159a <HAL_CRC_MspInit+0xa>
 8001598:	4770      	bx	lr
{
 800159a:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800159c:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 80015a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80015a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80015a6:	649a      	str	r2, [r3, #72]	; 0x48
 80015a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80015b2:	b002      	add	sp, #8
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	40023000 	.word	0x40023000

080015bc <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DAC_HandleTypeDef hdac2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 80015bc:	b500      	push	{lr}
 80015be:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80015c0:	2230      	movs	r2, #48	; 0x30
 80015c2:	2100      	movs	r1, #0
 80015c4:	4668      	mov	r0, sp
 80015c6:	f009 fa2f 	bl	800aa28 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80015ca:	4811      	ldr	r0, [pc, #68]	; (8001610 <MX_DAC1_Init+0x54>)
 80015cc:	4b11      	ldr	r3, [pc, #68]	; (8001614 <MX_DAC1_Init+0x58>)
 80015ce:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80015d0:	f002 faab 	bl	8003b2a <HAL_DAC_Init>
 80015d4:	b9a8      	cbnz	r0, 8001602 <MX_DAC1_Init+0x46>
    Error_Handler();
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80015d6:	2302      	movs	r3, #2
 80015d8:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80015da:	2200      	movs	r2, #0
 80015dc:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80015e0:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80015e4:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80015e6:	9203      	str	r2, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80015e8:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80015ea:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 80015ec:	2301      	movs	r3, #1
 80015ee:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80015f0:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80015f2:	4669      	mov	r1, sp
 80015f4:	4806      	ldr	r0, [pc, #24]	; (8001610 <MX_DAC1_Init+0x54>)
 80015f6:	f002 faab 	bl	8003b50 <HAL_DAC_ConfigChannel>
 80015fa:	b928      	cbnz	r0, 8001608 <MX_DAC1_Init+0x4c>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80015fc:	b00d      	add	sp, #52	; 0x34
 80015fe:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001602:	f000 fc15 	bl	8001e30 <Error_Handler>
 8001606:	e7e6      	b.n	80015d6 <MX_DAC1_Init+0x1a>
    Error_Handler();
 8001608:	f000 fc12 	bl	8001e30 <Error_Handler>
}
 800160c:	e7f6      	b.n	80015fc <MX_DAC1_Init+0x40>
 800160e:	bf00      	nop
 8001610:	200005b0 	.word	0x200005b0
 8001614:	50000800 	.word	0x50000800

08001618 <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 8001618:	b500      	push	{lr}
 800161a:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800161c:	2230      	movs	r2, #48	; 0x30
 800161e:	2100      	movs	r1, #0
 8001620:	4668      	mov	r0, sp
 8001622:	f009 fa01 	bl	800aa28 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8001626:	4811      	ldr	r0, [pc, #68]	; (800166c <MX_DAC2_Init+0x54>)
 8001628:	4b11      	ldr	r3, [pc, #68]	; (8001670 <MX_DAC2_Init+0x58>)
 800162a:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 800162c:	f002 fa7d 	bl	8003b2a <HAL_DAC_Init>
 8001630:	b9a8      	cbnz	r0, 800165e <MX_DAC2_Init+0x46>
    Error_Handler();
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001632:	2302      	movs	r3, #2
 8001634:	9300      	str	r3, [sp, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001636:	2200      	movs	r2, #0
 8001638:	f88d 2004 	strb.w	r2, [sp, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800163c:	f88d 2005 	strb.w	r2, [sp, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001640:	9202      	str	r2, [sp, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001642:	9203      	str	r2, [sp, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001644:	9204      	str	r2, [sp, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001646:	9205      	str	r2, [sp, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001648:	2301      	movs	r3, #1
 800164a:	9306      	str	r3, [sp, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800164c:	9207      	str	r2, [sp, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800164e:	4669      	mov	r1, sp
 8001650:	4806      	ldr	r0, [pc, #24]	; (800166c <MX_DAC2_Init+0x54>)
 8001652:	f002 fa7d 	bl	8003b50 <HAL_DAC_ConfigChannel>
 8001656:	b928      	cbnz	r0, 8001664 <MX_DAC2_Init+0x4c>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 8001658:	b00d      	add	sp, #52	; 0x34
 800165a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800165e:	f000 fbe7 	bl	8001e30 <Error_Handler>
 8001662:	e7e6      	b.n	8001632 <MX_DAC2_Init+0x1a>
    Error_Handler();
 8001664:	f000 fbe4 	bl	8001e30 <Error_Handler>
}
 8001668:	e7f6      	b.n	8001658 <MX_DAC2_Init+0x40>
 800166a:	bf00      	nop
 800166c:	200005c4 	.word	0x200005c4
 8001670:	50000c00 	.word	0x50000c00

08001674 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001674:	b500      	push	{lr}
 8001676:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	2300      	movs	r3, #0
 800167a:	9305      	str	r3, [sp, #20]
 800167c:	9306      	str	r3, [sp, #24]
 800167e:	9307      	str	r3, [sp, #28]
 8001680:	9308      	str	r3, [sp, #32]
 8001682:	9309      	str	r3, [sp, #36]	; 0x24
  if(dacHandle->Instance==DAC1)
 8001684:	6803      	ldr	r3, [r0, #0]
 8001686:	4a21      	ldr	r2, [pc, #132]	; (800170c <HAL_DAC_MspInit+0x98>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d005      	beq.n	8001698 <HAL_DAC_MspInit+0x24>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
  else if(dacHandle->Instance==DAC2)
 800168c:	4a20      	ldr	r2, [pc, #128]	; (8001710 <HAL_DAC_MspInit+0x9c>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d01f      	beq.n	80016d2 <HAL_DAC_MspInit+0x5e>

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 8001692:	b00b      	add	sp, #44	; 0x2c
 8001694:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001698:	4b1e      	ldr	r3, [pc, #120]	; (8001714 <HAL_DAC_MspInit+0xa0>)
 800169a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800169c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80016a0:	64da      	str	r2, [r3, #76]	; 0x4c
 80016a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016a4:	f402 3280 	and.w	r2, r2, #65536	; 0x10000
 80016a8:	9201      	str	r2, [sp, #4]
 80016aa:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016ae:	f042 0201 	orr.w	r2, r2, #1
 80016b2:	64da      	str	r2, [r3, #76]	; 0x4c
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	9302      	str	r3, [sp, #8]
 80016bc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = DAC1_Pin;
 80016be:	2310      	movs	r3, #16
 80016c0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016c2:	2303      	movs	r3, #3
 80016c4:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(DAC1_GPIO_Port, &GPIO_InitStruct);
 80016c6:	a905      	add	r1, sp, #20
 80016c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016cc:	f002 fe7e 	bl	80043cc <HAL_GPIO_Init>
 80016d0:	e7df      	b.n	8001692 <HAL_DAC_MspInit+0x1e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <HAL_DAC_MspInit+0xa0>)
 80016d4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016d6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80016da:	64da      	str	r2, [r3, #76]	; 0x4c
 80016dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016de:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80016e2:	9203      	str	r2, [sp, #12]
 80016e4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016e8:	f042 0201 	orr.w	r2, r2, #1
 80016ec:	64da      	str	r2, [r3, #76]	; 0x4c
 80016ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016f0:	f003 0301 	and.w	r3, r3, #1
 80016f4:	9304      	str	r3, [sp, #16]
 80016f6:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = DAC2_Pin;
 80016f8:	2340      	movs	r3, #64	; 0x40
 80016fa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016fc:	2303      	movs	r3, #3
 80016fe:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(DAC2_GPIO_Port, &GPIO_InitStruct);
 8001700:	a905      	add	r1, sp, #20
 8001702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001706:	f002 fe61 	bl	80043cc <HAL_GPIO_Init>
}
 800170a:	e7c2      	b.n	8001692 <HAL_DAC_MspInit+0x1e>
 800170c:	50000800 	.word	0x50000800
 8001710:	50000c00 	.word	0x50000c00
 8001714:	40021000 	.word	0x40021000

08001718 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel1
  */
void MX_DMA_Init(void)
{
 8001718:	b500      	push	{lr}
 800171a:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800171c:	4b2f      	ldr	r3, [pc, #188]	; (80017dc <MX_DMA_Init+0xc4>)
 800171e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001720:	f042 0204 	orr.w	r2, r2, #4
 8001724:	649a      	str	r2, [r3, #72]	; 0x48
 8001726:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001728:	f002 0204 	and.w	r2, r2, #4
 800172c:	9200      	str	r2, [sp, #0]
 800172e:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001730:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	649a      	str	r2, [r3, #72]	; 0x48
 8001738:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	9301      	str	r3, [sp, #4]
 8001740:	9b01      	ldr	r3, [sp, #4]

  /* Configure DMA request hdma_memtomem_dma1_channel1 on DMA1_Channel1 */
  hdma_memtomem_dma1_channel1.Instance = DMA1_Channel1;
 8001742:	4827      	ldr	r0, [pc, #156]	; (80017e0 <MX_DMA_Init+0xc8>)
 8001744:	4b27      	ldr	r3, [pc, #156]	; (80017e4 <MX_DMA_Init+0xcc>)
 8001746:	6003      	str	r3, [r0, #0]
  hdma_memtomem_dma1_channel1.Init.Request = DMA_REQUEST_MEM2MEM;
 8001748:	2300      	movs	r3, #0
 800174a:	6043      	str	r3, [r0, #4]
  hdma_memtomem_dma1_channel1.Init.Direction = DMA_MEMORY_TO_MEMORY;
 800174c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001750:	6082      	str	r2, [r0, #8]
  hdma_memtomem_dma1_channel1.Init.PeriphInc = DMA_PINC_ENABLE;
 8001752:	2240      	movs	r2, #64	; 0x40
 8001754:	60c2      	str	r2, [r0, #12]
  hdma_memtomem_dma1_channel1.Init.MemInc = DMA_MINC_DISABLE;
 8001756:	6103      	str	r3, [r0, #16]
  hdma_memtomem_dma1_channel1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001758:	f44f 7280 	mov.w	r2, #256	; 0x100
 800175c:	6142      	str	r2, [r0, #20]
  hdma_memtomem_dma1_channel1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800175e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001762:	6182      	str	r2, [r0, #24]
  hdma_memtomem_dma1_channel1.Init.Mode = DMA_NORMAL;
 8001764:	61c3      	str	r3, [r0, #28]
  hdma_memtomem_dma1_channel1.Init.Priority = DMA_PRIORITY_HIGH;
 8001766:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800176a:	6203      	str	r3, [r0, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel1) != HAL_OK)
 800176c:	f002 fb48 	bl	8003e00 <HAL_DMA_Init>
 8001770:	bb88      	cbnz	r0, 80017d6 <MX_DMA_Init+0xbe>
    Error_Handler();
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001772:	2200      	movs	r2, #0
 8001774:	4611      	mov	r1, r2
 8001776:	200b      	movs	r0, #11
 8001778:	f002 f906 	bl	8003988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800177c:	200b      	movs	r0, #11
 800177e:	f002 f93b 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001782:	2200      	movs	r2, #0
 8001784:	4611      	mov	r1, r2
 8001786:	200d      	movs	r0, #13
 8001788:	f002 f8fe 	bl	8003988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800178c:	200d      	movs	r0, #13
 800178e:	f002 f933 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001792:	2200      	movs	r2, #0
 8001794:	4611      	mov	r1, r2
 8001796:	200e      	movs	r0, #14
 8001798:	f002 f8f6 	bl	8003988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800179c:	200e      	movs	r0, #14
 800179e:	f002 f92b 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80017a2:	2200      	movs	r2, #0
 80017a4:	4611      	mov	r1, r2
 80017a6:	200f      	movs	r0, #15
 80017a8:	f002 f8ee 	bl	8003988 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80017ac:	200f      	movs	r0, #15
 80017ae:	f002 f923 	bl	80039f8 <HAL_NVIC_EnableIRQ>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b2:	490d      	ldr	r1, [pc, #52]	; (80017e8 <MX_DMA_Init+0xd0>)
 80017b4:	68cb      	ldr	r3, [r1, #12]
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017b6:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <MX_DMA_Init+0xd4>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017be:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80017c2:	6018      	str	r0, [r3, #0]
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c4:	68c9      	ldr	r1, [r1, #12]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017c6:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ca:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017ce:	601a      	str	r2, [r3, #0]
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);

}
 80017d0:	b003      	add	sp, #12
 80017d2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80017d6:	f000 fb2b 	bl	8001e30 <Error_Handler>
 80017da:	e7ca      	b.n	8001772 <MX_DMA_Init+0x5a>
 80017dc:	40021000 	.word	0x40021000
 80017e0:	200005d8 	.word	0x200005d8
 80017e4:	40020008 	.word	0x40020008
 80017e8:	e000ed00 	.word	0xe000ed00
 80017ec:	e000e100 	.word	0xe000e100

080017f0 <MX_FDCAN2_Init>:

FDCAN_HandleTypeDef hfdcan2;

/* FDCAN2 init function */
void MX_FDCAN2_Init(void)
{
 80017f0:	b508      	push	{r3, lr}
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80017f2:	480f      	ldr	r0, [pc, #60]	; (8001830 <MX_FDCAN2_Init+0x40>)
 80017f4:	4b0f      	ldr	r3, [pc, #60]	; (8001834 <MX_FDCAN2_Init+0x44>)
 80017f6:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80017f8:	2300      	movs	r3, #0
 80017fa:	6043      	str	r3, [r0, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80017fc:	6083      	str	r3, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80017fe:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8001800:	7403      	strb	r3, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8001802:	7443      	strb	r3, [r0, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8001804:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8001806:	2210      	movs	r2, #16
 8001808:	6142      	str	r2, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800180a:	2201      	movs	r2, #1
 800180c:	6182      	str	r2, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 800180e:	2102      	movs	r1, #2
 8001810:	61c1      	str	r1, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 8001812:	6201      	str	r1, [r0, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001814:	6242      	str	r2, [r0, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8001816:	6282      	str	r2, [r0, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001818:	62c2      	str	r2, [r0, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800181a:	6302      	str	r2, [r0, #48]	; 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 800181c:	6343      	str	r3, [r0, #52]	; 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 800181e:	6383      	str	r3, [r0, #56]	; 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001820:	63c3      	str	r3, [r0, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001822:	f002 fce9 	bl	80041f8 <HAL_FDCAN_Init>
 8001826:	b900      	cbnz	r0, 800182a <MX_FDCAN2_Init+0x3a>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001828:	bd08      	pop	{r3, pc}
    Error_Handler();
 800182a:	f000 fb01 	bl	8001e30 <Error_Handler>
}
 800182e:	e7fb      	b.n	8001828 <MX_FDCAN2_Init+0x38>
 8001830:	20000638 	.word	0x20000638
 8001834:	40006800 	.word	0x40006800

08001838 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8001838:	b510      	push	{r4, lr}
 800183a:	b09c      	sub	sp, #112	; 0x70
 800183c:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183e:	2100      	movs	r1, #0
 8001840:	9117      	str	r1, [sp, #92]	; 0x5c
 8001842:	9118      	str	r1, [sp, #96]	; 0x60
 8001844:	9119      	str	r1, [sp, #100]	; 0x64
 8001846:	911a      	str	r1, [sp, #104]	; 0x68
 8001848:	911b      	str	r1, [sp, #108]	; 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800184a:	2254      	movs	r2, #84	; 0x54
 800184c:	a802      	add	r0, sp, #8
 800184e:	f009 f8eb 	bl	800aa28 <memset>
  if(fdcanHandle->Instance==FDCAN2)
 8001852:	6822      	ldr	r2, [r4, #0]
 8001854:	4b19      	ldr	r3, [pc, #100]	; (80018bc <HAL_FDCAN_MspInit+0x84>)
 8001856:	429a      	cmp	r2, r3
 8001858:	d001      	beq.n	800185e <HAL_FDCAN_MspInit+0x26>

  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }
}
 800185a:	b01c      	add	sp, #112	; 0x70
 800185c:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 800185e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001862:	9302      	str	r3, [sp, #8]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001864:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001868:	9310      	str	r3, [sp, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800186a:	a802      	add	r0, sp, #8
 800186c:	f004 ffc0 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8001870:	bb08      	cbnz	r0, 80018b6 <HAL_FDCAN_MspInit+0x7e>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001872:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <HAL_FDCAN_MspInit+0x88>)
 8001874:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001876:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800187a:	659a      	str	r2, [r3, #88]	; 0x58
 800187c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800187e:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8001882:	9200      	str	r2, [sp, #0]
 8001884:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001886:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001888:	f042 0202 	orr.w	r2, r2, #2
 800188c:	64da      	str	r2, [r3, #76]	; 0x4c
 800188e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001890:	f003 0302 	and.w	r3, r3, #2
 8001894:	9301      	str	r3, [sp, #4]
 8001896:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = CAN2_RX_Pin|CAN2_TX_Pin;
 8001898:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800189c:	9317      	str	r3, [sp, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189e:	2302      	movs	r3, #2
 80018a0:	9318      	str	r3, [sp, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a2:	2300      	movs	r3, #0
 80018a4:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a6:	931a      	str	r3, [sp, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 80018a8:	2309      	movs	r3, #9
 80018aa:	931b      	str	r3, [sp, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	a917      	add	r1, sp, #92	; 0x5c
 80018ae:	4805      	ldr	r0, [pc, #20]	; (80018c4 <HAL_FDCAN_MspInit+0x8c>)
 80018b0:	f002 fd8c 	bl	80043cc <HAL_GPIO_Init>
}
 80018b4:	e7d1      	b.n	800185a <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 80018b6:	f000 fabb 	bl	8001e30 <Error_Handler>
 80018ba:	e7da      	b.n	8001872 <HAL_FDCAN_MspInit+0x3a>
 80018bc:	40006800 	.word	0x40006800
 80018c0:	40021000 	.word	0x40021000
 80018c4:	48000400 	.word	0x48000400

080018c8 <HAL_FMC_MspInit>:
  /* USER CODE END FMC_Init 2 */
}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80018c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ca:	b087      	sub	sp, #28
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018cc:	2300      	movs	r3, #0
 80018ce:	9301      	str	r3, [sp, #4]
 80018d0:	9302      	str	r3, [sp, #8]
 80018d2:	9303      	str	r3, [sp, #12]
 80018d4:	9304      	str	r3, [sp, #16]
 80018d6:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 80018d8:	4b1a      	ldr	r3, [pc, #104]	; (8001944 <HAL_FMC_MspInit+0x7c>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	b10b      	cbz	r3, 80018e2 <HAL_FMC_MspInit+0x1a>
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80018de:	b007      	add	sp, #28
 80018e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  FMC_Initialized = 1;
 80018e2:	4b18      	ldr	r3, [pc, #96]	; (8001944 <HAL_FMC_MspInit+0x7c>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	601a      	str	r2, [r3, #0]
  __HAL_RCC_FMC_CLK_ENABLE();
 80018e8:	4b17      	ldr	r3, [pc, #92]	; (8001948 <HAL_FMC_MspInit+0x80>)
 80018ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018ec:	f042 0201 	orr.w	r2, r2, #1
 80018f0:	651a      	str	r2, [r3, #80]	; 0x50
 80018f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018f4:	f003 0301 	and.w	r3, r3, #1
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80018fc:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001900:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001902:	2602      	movs	r6, #2
 8001904:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001906:	2503      	movs	r5, #3
 8001908:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800190a:	240c      	movs	r4, #12
 800190c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800190e:	a901      	add	r1, sp, #4
 8001910:	480e      	ldr	r0, [pc, #56]	; (800194c <HAL_FMC_MspInit+0x84>)
 8001912:	f002 fd5b 	bl	80043cc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001916:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800191a:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191e:	2700      	movs	r7, #0
 8001920:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001922:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001924:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001926:	a901      	add	r1, sp, #4
 8001928:	4809      	ldr	r0, [pc, #36]	; (8001950 <HAL_FMC_MspInit+0x88>)
 800192a:	f002 fd4f 	bl	80043cc <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LCD_RS_Pin;
 800192e:	2320      	movs	r3, #32
 8001930:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001932:	9602      	str	r6, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	9703      	str	r7, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001936:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001938:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(LCD_RS_GPIO_Port, &GPIO_InitStruct);
 800193a:	a901      	add	r1, sp, #4
 800193c:	4805      	ldr	r0, [pc, #20]	; (8001954 <HAL_FMC_MspInit+0x8c>)
 800193e:	f002 fd45 	bl	80043cc <HAL_GPIO_Init>
 8001942:	e7cc      	b.n	80018de <HAL_FMC_MspInit+0x16>
 8001944:	2000069c 	.word	0x2000069c
 8001948:	40021000 	.word	0x40021000
 800194c:	48001000 	.word	0x48001000
 8001950:	48000c00 	.word	0x48000c00
 8001954:	48001800 	.word	0x48001800

08001958 <MX_FMC_Init>:
{
 8001958:	b510      	push	{r4, lr}
 800195a:	b088      	sub	sp, #32
  FMC_NORSRAM_TimingTypeDef Timing = {0};
 800195c:	2220      	movs	r2, #32
 800195e:	2100      	movs	r1, #0
 8001960:	4668      	mov	r0, sp
 8001962:	f009 f861 	bl	800aa28 <memset>
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 8001966:	4818      	ldr	r0, [pc, #96]	; (80019c8 <MX_FMC_Init+0x70>)
 8001968:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
 800196c:	6003      	str	r3, [r0, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 800196e:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8001972:	6043      	str	r3, [r0, #4]
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8001974:	2200      	movs	r2, #0
 8001976:	6082      	str	r2, [r0, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8001978:	60c2      	str	r2, [r0, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 800197a:	6102      	str	r2, [r0, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 800197c:	2110      	movs	r1, #16
 800197e:	6141      	str	r1, [r0, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8001980:	6182      	str	r2, [r0, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8001982:	61c2      	str	r2, [r0, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8001984:	6202      	str	r2, [r0, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 8001986:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800198a:	6243      	str	r3, [r0, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 800198c:	6282      	str	r2, [r0, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 800198e:	62c2      	str	r2, [r0, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8001990:	6302      	str	r2, [r0, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8001992:	6342      	str	r2, [r0, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001994:	6382      	str	r2, [r0, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 8001996:	63c2      	str	r2, [r0, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 8001998:	6442      	str	r2, [r0, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 800199a:	6402      	str	r2, [r0, #64]	; 0x40
  hsram1.Init.MaxChipSelectPulse = DISABLE;
 800199c:	f880 2048 	strb.w	r2, [r0, #72]	; 0x48
  Timing.AddressSetupTime = 1;
 80019a0:	2301      	movs	r3, #1
 80019a2:	9300      	str	r3, [sp, #0]
  Timing.AddressHoldTime = 15;
 80019a4:	240f      	movs	r4, #15
 80019a6:	9401      	str	r4, [sp, #4]
  Timing.DataSetupTime = 1;
 80019a8:	9302      	str	r3, [sp, #8]
  Timing.DataHoldTime = 1;
 80019aa:	9303      	str	r3, [sp, #12]
  Timing.BusTurnAroundDuration = 1;
 80019ac:	9304      	str	r3, [sp, #16]
  Timing.CLKDivision = 16;
 80019ae:	9105      	str	r1, [sp, #20]
  Timing.DataLatency = 17;
 80019b0:	2311      	movs	r3, #17
 80019b2:	9306      	str	r3, [sp, #24]
  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80019b4:	4669      	mov	r1, sp
 80019b6:	f005 f94b 	bl	8006c50 <HAL_SRAM_Init>
 80019ba:	b908      	cbnz	r0, 80019c0 <MX_FMC_Init+0x68>
}
 80019bc:	b008      	add	sp, #32
 80019be:	bd10      	pop	{r4, pc}
    Error_Handler( );
 80019c0:	f000 fa36 	bl	8001e30 <Error_Handler>
}
 80019c4:	e7fa      	b.n	80019bc <MX_FMC_Init+0x64>
 80019c6:	bf00      	nop
 80019c8:	200006a0 	.word	0x200006a0

080019cc <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80019cc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 80019ce:	f7ff ff7b 	bl	80018c8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80019d2:	bd08      	pop	{r3, pc}

080019d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80019d8:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019da:	2400      	movs	r4, #0
 80019dc:	9407      	str	r4, [sp, #28]
 80019de:	9408      	str	r4, [sp, #32]
 80019e0:	9409      	str	r4, [sp, #36]	; 0x24
 80019e2:	940a      	str	r4, [sp, #40]	; 0x28
 80019e4:	940b      	str	r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80019e6:	4b70      	ldr	r3, [pc, #448]	; (8001ba8 <MX_GPIO_Init+0x1d4>)
 80019e8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019ea:	f042 0210 	orr.w	r2, r2, #16
 80019ee:	64da      	str	r2, [r3, #76]	; 0x4c
 80019f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019f2:	f002 0210 	and.w	r2, r2, #16
 80019f6:	9200      	str	r2, [sp, #0]
 80019f8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80019fc:	f042 0204 	orr.w	r2, r2, #4
 8001a00:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a04:	f002 0204 	and.w	r2, r2, #4
 8001a08:	9201      	str	r2, [sp, #4]
 8001a0a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001a0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a0e:	f042 0220 	orr.w	r2, r2, #32
 8001a12:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a16:	f002 0220 	and.w	r2, r2, #32
 8001a1a:	9202      	str	r2, [sp, #8]
 8001a1c:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a20:	f042 0201 	orr.w	r2, r2, #1
 8001a24:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a28:	f002 0201 	and.w	r2, r2, #1
 8001a2c:	9203      	str	r2, [sp, #12]
 8001a2e:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a30:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a32:	f042 0202 	orr.w	r2, r2, #2
 8001a36:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a38:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a3a:	f002 0202 	and.w	r2, r2, #2
 8001a3e:	9204      	str	r2, [sp, #16]
 8001a40:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a42:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a44:	f042 0208 	orr.w	r2, r2, #8
 8001a48:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a4c:	f002 0208 	and.w	r2, r2, #8
 8001a50:	9205      	str	r2, [sp, #20]
 8001a52:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a5a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a62:	9306      	str	r3, [sp, #24]
 8001a64:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LED1_Pin|LED2_Pin|LED3_Pin|LED0_Pin
 8001a66:	f8df a14c 	ldr.w	sl, [pc, #332]	; 8001bb4 <MX_GPIO_Init+0x1e0>
 8001a6a:	4622      	mov	r2, r4
 8001a6c:	f640 013c 	movw	r1, #2108	; 0x83c
 8001a70:	4650      	mov	r0, sl
 8001a72:	f002 fd95 	bl	80045a0 <HAL_GPIO_WritePin>
                          |ARDUINO_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin, GPIO_PIN_RESET);
 8001a76:	4f4d      	ldr	r7, [pc, #308]	; (8001bac <MX_GPIO_Init+0x1d8>)
 8001a78:	4622      	mov	r2, r4
 8001a7a:	210f      	movs	r1, #15
 8001a7c:	4638      	mov	r0, r7
 8001a7e:	f002 fd8f 	bl	80045a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN_STBY_GPIO_Port, CAN_STBY_Pin, GPIO_PIN_RESET);
 8001a82:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8001bb8 <MX_GPIO_Init+0x1e4>
 8001a86:	4622      	mov	r2, r4
 8001a88:	2180      	movs	r1, #128	; 0x80
 8001a8a:	4648      	mov	r0, r9
 8001a8c:	f002 fd88 	bl	80045a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001a90:	f8df 8128 	ldr.w	r8, [pc, #296]	; 8001bbc <MX_GPIO_Init+0x1e8>
 8001a94:	4622      	mov	r2, r4
 8001a96:	2108      	movs	r1, #8
 8001a98:	4640      	mov	r0, r8
 8001a9a:	f002 fd81 	bl	80045a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LIN_SLP_Pin|LCD_BKLT_Pin, GPIO_PIN_RESET);
 8001a9e:	f8df b120 	ldr.w	fp, [pc, #288]	; 8001bc0 <MX_GPIO_Init+0x1ec>
 8001aa2:	4622      	mov	r2, r4
 8001aa4:	2160      	movs	r1, #96	; 0x60
 8001aa6:	4658      	mov	r0, fp
 8001aa8:	f002 fd7a 	bl	80045a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
 8001aac:	4e40      	ldr	r6, [pc, #256]	; (8001bb0 <MX_GPIO_Init+0x1dc>)
 8001aae:	4622      	mov	r2, r4
 8001ab0:	2101      	movs	r1, #1
 8001ab2:	4630      	mov	r0, r6
 8001ab4:	f002 fd74 	bl	80045a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	2102      	movs	r1, #2
 8001abc:	4630      	mov	r0, r6
 8001abe:	f002 fd6f 	bl	80045a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = JOY_BTN_Pin|BTN_OK_Pin;
 8001ac2:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001ac6:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac8:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aca:	2501      	movs	r5, #1
 8001acc:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ace:	a907      	add	r1, sp, #28
 8001ad0:	4638      	mov	r0, r7
 8001ad2:	f002 fc7b 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_ESC_Pin;
 8001ad6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001ada:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001adc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001ae0:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ae2:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(BTN_ESC_GPIO_Port, &GPIO_InitStruct);
 8001ae4:	a907      	add	r1, sp, #28
 8001ae6:	4638      	mov	r0, r7
 8001ae8:	f002 fc70 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|ARDUINO_CS_Pin;
 8001aec:	f640 0338 	movw	r3, #2104	; 0x838
 8001af0:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001af2:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af6:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001af8:	a907      	add	r1, sp, #28
 8001afa:	4650      	mov	r0, sl
 8001afc:	f002 fc66 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin;
 8001b00:	230f      	movs	r3, #15
 8001b02:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b04:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b08:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b0a:	a907      	add	r1, sp, #28
 8001b0c:	4638      	mov	r0, r7
 8001b0e:	f002 fc5d 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8001b12:	2304      	movs	r3, #4
 8001b14:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b16:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b18:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001b1e:	a907      	add	r1, sp, #28
 8001b20:	4650      	mov	r0, sl
 8001b22:	f002 fc53 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = BTN_UP_Pin|BTN_DOWN_Pin|BTN_LEFT_Pin|BTN_RIGHT_Pin;
 8001b26:	f240 1343 	movw	r3, #323	; 0x143
 8001b2a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b2c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b2e:	9509      	str	r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b30:	a907      	add	r1, sp, #28
 8001b32:	4648      	mov	r0, r9
 8001b34:	f002 fc4a 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CAN_STBY_Pin;
 8001b38:	2380      	movs	r3, #128	; 0x80
 8001b3a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b3c:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3e:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b40:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(CAN_STBY_GPIO_Port, &GPIO_InitStruct);
 8001b42:	a907      	add	r1, sp, #28
 8001b44:	4648      	mov	r0, r9
 8001b46:	f002 fc41 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001b4a:	2308      	movs	r3, #8
 8001b4c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b4e:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b50:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b52:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001b54:	a907      	add	r1, sp, #28
 8001b56:	4640      	mov	r0, r8
 8001b58:	f002 fc38 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_PENIRQ_Pin;
 8001b5c:	2340      	movs	r3, #64	; 0x40
 8001b5e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b60:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b62:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_PENIRQ_GPIO_Port, &GPIO_InitStruct);
 8001b64:	a907      	add	r1, sp, #28
 8001b66:	4640      	mov	r0, r8
 8001b68:	f002 fc30 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LIN_SLP_Pin|LCD_BKLT_Pin;
 8001b6c:	2360      	movs	r3, #96	; 0x60
 8001b6e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b70:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b72:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b74:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b76:	a907      	add	r1, sp, #28
 8001b78:	4658      	mov	r0, fp
 8001b7a:	f002 fc27 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 8001b7e:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b80:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b82:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b84:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 8001b86:	a907      	add	r1, sp, #28
 8001b88:	4630      	mov	r0, r6
 8001b8a:	f002 fc1f 	bl	80043cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOUCH_CS_Pin;
 8001b8e:	2302      	movs	r3, #2
 8001b90:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b92:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b94:	9509      	str	r5, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b96:	930a      	str	r3, [sp, #40]	; 0x28
  HAL_GPIO_Init(TOUCH_CS_GPIO_Port, &GPIO_InitStruct);
 8001b98:	a907      	add	r1, sp, #28
 8001b9a:	4630      	mov	r0, r6
 8001b9c:	f002 fc16 	bl	80043cc <HAL_GPIO_Init>

}
 8001ba0:	b00d      	add	sp, #52	; 0x34
 8001ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	48000800 	.word	0x48000800
 8001bb0:	48001000 	.word	0x48001000
 8001bb4:	48001400 	.word	0x48001400
 8001bb8:	48001800 	.word	0x48001800
 8001bbc:	48000c00 	.word	0x48000c00
 8001bc0:	48000400 	.word	0x48000400

08001bc4 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001bc4:	b508      	push	{r3, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001bc6:	4812      	ldr	r0, [pc, #72]	; (8001c10 <MX_I2C1_Init+0x4c>)
 8001bc8:	4b12      	ldr	r3, [pc, #72]	; (8001c14 <MX_I2C1_Init+0x50>)
 8001bca:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x10902A95;
 8001bcc:	4b12      	ldr	r3, [pc, #72]	; (8001c18 <MX_I2C1_Init+0x54>)
 8001bce:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001bd8:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001bda:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001bdc:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bde:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001be0:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001be2:	f002 fd2b 	bl	800463c <HAL_I2C_Init>
 8001be6:	b950      	cbnz	r0, 8001bfe <MX_I2C1_Init+0x3a>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001be8:	2100      	movs	r1, #0
 8001bea:	4809      	ldr	r0, [pc, #36]	; (8001c10 <MX_I2C1_Init+0x4c>)
 8001bec:	f003 f891 	bl	8004d12 <HAL_I2CEx_ConfigAnalogFilter>
 8001bf0:	b940      	cbnz	r0, 8001c04 <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 5) != HAL_OK)
 8001bf2:	2105      	movs	r1, #5
 8001bf4:	4806      	ldr	r0, [pc, #24]	; (8001c10 <MX_I2C1_Init+0x4c>)
 8001bf6:	f003 f8ba 	bl	8004d6e <HAL_I2CEx_ConfigDigitalFilter>
 8001bfa:	b930      	cbnz	r0, 8001c0a <MX_I2C1_Init+0x46>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bfc:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001bfe:	f000 f917 	bl	8001e30 <Error_Handler>
 8001c02:	e7f1      	b.n	8001be8 <MX_I2C1_Init+0x24>
    Error_Handler();
 8001c04:	f000 f914 	bl	8001e30 <Error_Handler>
 8001c08:	e7f3      	b.n	8001bf2 <MX_I2C1_Init+0x2e>
    Error_Handler();
 8001c0a:	f000 f911 	bl	8001e30 <Error_Handler>
}
 8001c0e:	e7f5      	b.n	8001bfc <MX_I2C1_Init+0x38>
 8001c10:	200007b8 	.word	0x200007b8
 8001c14:	40005400 	.word	0x40005400
 8001c18:	10902a95 	.word	0x10902a95

08001c1c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001c1c:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c1e:	4815      	ldr	r0, [pc, #84]	; (8001c74 <MX_I2C2_Init+0x58>)
 8001c20:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <MX_I2C2_Init+0x5c>)
 8001c22:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x60505F8C;
 8001c24:	f103 5301 	add.w	r3, r3, #541065216	; 0x20400000
 8001c28:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8001c2c:	f203 738c 	addw	r3, r3, #1932	; 0x78c
 8001c30:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001c32:	2300      	movs	r3, #0
 8001c34:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c36:	2201      	movs	r2, #1
 8001c38:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c3a:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001c3c:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001c3e:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c40:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c42:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c44:	f002 fcfa 	bl	800463c <HAL_I2C_Init>
 8001c48:	b950      	cbnz	r0, 8001c60 <MX_I2C2_Init+0x44>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	4809      	ldr	r0, [pc, #36]	; (8001c74 <MX_I2C2_Init+0x58>)
 8001c4e:	f003 f860 	bl	8004d12 <HAL_I2CEx_ConfigAnalogFilter>
 8001c52:	b940      	cbnz	r0, 8001c66 <MX_I2C2_Init+0x4a>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c54:	2100      	movs	r1, #0
 8001c56:	4807      	ldr	r0, [pc, #28]	; (8001c74 <MX_I2C2_Init+0x58>)
 8001c58:	f003 f889 	bl	8004d6e <HAL_I2CEx_ConfigDigitalFilter>
 8001c5c:	b930      	cbnz	r0, 8001c6c <MX_I2C2_Init+0x50>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c5e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001c60:	f000 f8e6 	bl	8001e30 <Error_Handler>
 8001c64:	e7f1      	b.n	8001c4a <MX_I2C2_Init+0x2e>
    Error_Handler();
 8001c66:	f000 f8e3 	bl	8001e30 <Error_Handler>
 8001c6a:	e7f3      	b.n	8001c54 <MX_I2C2_Init+0x38>
    Error_Handler();
 8001c6c:	f000 f8e0 	bl	8001e30 <Error_Handler>
}
 8001c70:	e7f5      	b.n	8001c5e <MX_I2C2_Init+0x42>
 8001c72:	bf00      	nop
 8001c74:	20000804 	.word	0x20000804
 8001c78:	40005800 	.word	0x40005800

08001c7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001c7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c80:	b0a1      	sub	sp, #132	; 0x84
 8001c82:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c84:	2100      	movs	r1, #0
 8001c86:	911b      	str	r1, [sp, #108]	; 0x6c
 8001c88:	911c      	str	r1, [sp, #112]	; 0x70
 8001c8a:	911d      	str	r1, [sp, #116]	; 0x74
 8001c8c:	911e      	str	r1, [sp, #120]	; 0x78
 8001c8e:	911f      	str	r1, [sp, #124]	; 0x7c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c90:	2254      	movs	r2, #84	; 0x54
 8001c92:	a806      	add	r0, sp, #24
 8001c94:	f008 fec8 	bl	800aa28 <memset>
  if(i2cHandle->Instance==I2C1)
 8001c98:	6823      	ldr	r3, [r4, #0]
 8001c9a:	4a5d      	ldr	r2, [pc, #372]	; (8001e10 <HAL_I2C_MspInit+0x194>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d006      	beq.n	8001cae <HAL_I2C_MspInit+0x32>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(i2cHandle->Instance==I2C2)
 8001ca0:	4a5c      	ldr	r2, [pc, #368]	; (8001e14 <HAL_I2C_MspInit+0x198>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	f000 8086 	beq.w	8001db4 <HAL_I2C_MspInit+0x138>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001ca8:	b021      	add	sp, #132	; 0x84
 8001caa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001cae:	2340      	movs	r3, #64	; 0x40
 8001cb0:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cb2:	a806      	add	r0, sp, #24
 8001cb4:	f004 fd9c 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8001cb8:	2800      	cmp	r0, #0
 8001cba:	d172      	bne.n	8001da2 <HAL_I2C_MspInit+0x126>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cbc:	4e56      	ldr	r6, [pc, #344]	; (8001e18 <HAL_I2C_MspInit+0x19c>)
 8001cbe:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001cc0:	f043 0301 	orr.w	r3, r3, #1
 8001cc4:	64f3      	str	r3, [r6, #76]	; 0x4c
 8001cc6:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001cc8:	f003 0301 	and.w	r3, r3, #1
 8001ccc:	9301      	str	r3, [sp, #4]
 8001cce:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd0:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001cd2:	f043 0302 	orr.w	r3, r3, #2
 8001cd6:	64f3      	str	r3, [r6, #76]	; 0x4c
 8001cd8:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	9302      	str	r3, [sp, #8]
 8001ce0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001ce2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001ce6:	931b      	str	r3, [sp, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ce8:	f04f 0912 	mov.w	r9, #18
 8001cec:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cf0:	2500      	movs	r5, #0
 8001cf2:	951d      	str	r5, [sp, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cf4:	951e      	str	r5, [sp, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001cf6:	f04f 0804 	mov.w	r8, #4
 8001cfa:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cfe:	a91b      	add	r1, sp, #108	; 0x6c
 8001d00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d04:	f002 fb62 	bl	80043cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d08:	2780      	movs	r7, #128	; 0x80
 8001d0a:	971b      	str	r7, [sp, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d0c:	f8cd 9070 	str.w	r9, [sp, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	951d      	str	r5, [sp, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d12:	951e      	str	r5, [sp, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d14:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d18:	a91b      	add	r1, sp, #108	; 0x6c
 8001d1a:	4840      	ldr	r0, [pc, #256]	; (8001e1c <HAL_I2C_MspInit+0x1a0>)
 8001d1c:	f002 fb56 	bl	80043cc <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d20:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001d22:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d26:	65b3      	str	r3, [r6, #88]	; 0x58
 8001d28:	6db3      	ldr	r3, [r6, #88]	; 0x58
 8001d2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d2e:	9303      	str	r3, [sp, #12]
 8001d30:	9b03      	ldr	r3, [sp, #12]
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8001d32:	483b      	ldr	r0, [pc, #236]	; (8001e20 <HAL_I2C_MspInit+0x1a4>)
 8001d34:	4b3b      	ldr	r3, [pc, #236]	; (8001e24 <HAL_I2C_MspInit+0x1a8>)
 8001d36:	6003      	str	r3, [r0, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8001d38:	2310      	movs	r3, #16
 8001d3a:	6043      	str	r3, [r0, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001d3c:	6085      	str	r5, [r0, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d3e:	60c5      	str	r5, [r0, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001d40:	6107      	str	r7, [r0, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d42:	6145      	str	r5, [r0, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d44:	6185      	str	r5, [r0, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001d46:	61c5      	str	r5, [r0, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001d48:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001d4a:	f002 f859 	bl	8003e00 <HAL_DMA_Init>
 8001d4e:	bb58      	cbnz	r0, 8001da8 <HAL_I2C_MspInit+0x12c>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8001d50:	4b33      	ldr	r3, [pc, #204]	; (8001e20 <HAL_I2C_MspInit+0x1a4>)
 8001d52:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001d54:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_i2c1_tx.Instance = DMA1_Channel4;
 8001d56:	4834      	ldr	r0, [pc, #208]	; (8001e28 <HAL_I2C_MspInit+0x1ac>)
 8001d58:	4b34      	ldr	r3, [pc, #208]	; (8001e2c <HAL_I2C_MspInit+0x1b0>)
 8001d5a:	6003      	str	r3, [r0, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 8001d5c:	2311      	movs	r3, #17
 8001d5e:	6043      	str	r3, [r0, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001d60:	2310      	movs	r3, #16
 8001d62:	6083      	str	r3, [r0, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001d64:	2300      	movs	r3, #0
 8001d66:	60c3      	str	r3, [r0, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001d68:	2280      	movs	r2, #128	; 0x80
 8001d6a:	6102      	str	r2, [r0, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d6c:	6143      	str	r3, [r0, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d6e:	6183      	str	r3, [r0, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001d70:	61c3      	str	r3, [r0, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001d72:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001d74:	f002 f844 	bl	8003e00 <HAL_DMA_Init>
 8001d78:	b9c8      	cbnz	r0, 8001dae <HAL_I2C_MspInit+0x132>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8001d7a:	4b2b      	ldr	r3, [pc, #172]	; (8001e28 <HAL_I2C_MspInit+0x1ac>)
 8001d7c:	63a3      	str	r3, [r4, #56]	; 0x38
 8001d7e:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001d80:	2200      	movs	r2, #0
 8001d82:	4611      	mov	r1, r2
 8001d84:	201f      	movs	r0, #31
 8001d86:	f001 fdff 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001d8a:	201f      	movs	r0, #31
 8001d8c:	f001 fe34 	bl	80039f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8001d90:	2200      	movs	r2, #0
 8001d92:	4611      	mov	r1, r2
 8001d94:	2020      	movs	r0, #32
 8001d96:	f001 fdf7 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001d9a:	2020      	movs	r0, #32
 8001d9c:	f001 fe2c 	bl	80039f8 <HAL_NVIC_EnableIRQ>
 8001da0:	e782      	b.n	8001ca8 <HAL_I2C_MspInit+0x2c>
      Error_Handler();
 8001da2:	f000 f845 	bl	8001e30 <Error_Handler>
 8001da6:	e789      	b.n	8001cbc <HAL_I2C_MspInit+0x40>
      Error_Handler();
 8001da8:	f000 f842 	bl	8001e30 <Error_Handler>
 8001dac:	e7d0      	b.n	8001d50 <HAL_I2C_MspInit+0xd4>
      Error_Handler();
 8001dae:	f000 f83f 	bl	8001e30 <Error_Handler>
 8001db2:	e7e2      	b.n	8001d7a <HAL_I2C_MspInit+0xfe>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001db4:	2380      	movs	r3, #128	; 0x80
 8001db6:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001db8:	a806      	add	r0, sp, #24
 8001dba:	f004 fd19 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8001dbe:	bb18      	cbnz	r0, 8001e08 <HAL_I2C_MspInit+0x18c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dc0:	4c15      	ldr	r4, [pc, #84]	; (8001e18 <HAL_I2C_MspInit+0x19c>)
 8001dc2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001dc4:	f043 0301 	orr.w	r3, r3, #1
 8001dc8:	64e3      	str	r3, [r4, #76]	; 0x4c
 8001dca:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	9304      	str	r3, [sp, #16]
 8001dd2:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001dd4:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dd8:	931b      	str	r3, [sp, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dda:	2312      	movs	r3, #18
 8001ddc:	931c      	str	r3, [sp, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dde:	2301      	movs	r3, #1
 8001de0:	931d      	str	r3, [sp, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de2:	2300      	movs	r3, #0
 8001de4:	931e      	str	r3, [sp, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001de6:	2304      	movs	r3, #4
 8001de8:	931f      	str	r3, [sp, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dea:	a91b      	add	r1, sp, #108	; 0x6c
 8001dec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001df0:	f002 faec 	bl	80043cc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001df4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001df6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001dfa:	65a3      	str	r3, [r4, #88]	; 0x58
 8001dfc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e02:	9305      	str	r3, [sp, #20]
 8001e04:	9b05      	ldr	r3, [sp, #20]
}
 8001e06:	e74f      	b.n	8001ca8 <HAL_I2C_MspInit+0x2c>
      Error_Handler();
 8001e08:	f000 f812 	bl	8001e30 <Error_Handler>
 8001e0c:	e7d8      	b.n	8001dc0 <HAL_I2C_MspInit+0x144>
 8001e0e:	bf00      	nop
 8001e10:	40005400 	.word	0x40005400
 8001e14:	40005800 	.word	0x40005800
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	48000400 	.word	0x48000400
 8001e20:	200006f8 	.word	0x200006f8
 8001e24:	40020030 	.word	0x40020030
 8001e28:	20000758 	.word	0x20000758
 8001e2c:	40020044 	.word	0x40020044

08001e30 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e30:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e32:	e7fe      	b.n	8001e32 <Error_Handler+0x2>

08001e34 <SystemClock_Config>:
{
 8001e34:	b500      	push	{lr}
 8001e36:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e38:	2238      	movs	r2, #56	; 0x38
 8001e3a:	2100      	movs	r1, #0
 8001e3c:	a806      	add	r0, sp, #24
 8001e3e:	f008 fdf3 	bl	800aa28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e42:	2000      	movs	r0, #0
 8001e44:	9001      	str	r0, [sp, #4]
 8001e46:	9002      	str	r0, [sp, #8]
 8001e48:	9003      	str	r0, [sp, #12]
 8001e4a:	9004      	str	r0, [sp, #16]
 8001e4c:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e4e:	f003 ffb3 	bl	8005db8 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001e52:	2321      	movs	r3, #33	; 0x21
 8001e54:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001e56:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001e5a:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e60:	2302      	movs	r3, #2
 8001e62:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e64:	2103      	movs	r1, #3
 8001e66:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001e68:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 42;
 8001e6a:	222a      	movs	r2, #42	; 0x2a
 8001e6c:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e6e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 8001e70:	2206      	movs	r2, #6
 8001e72:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e74:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e76:	a806      	add	r0, sp, #24
 8001e78:	f004 f8dc 	bl	8006034 <HAL_RCC_OscConfig>
 8001e7c:	b980      	cbnz	r0, 8001ea0 <SystemClock_Config+0x6c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e7e:	230f      	movs	r3, #15
 8001e80:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e82:	2303      	movs	r3, #3
 8001e84:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e86:	2300      	movs	r3, #0
 8001e88:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e8a:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e8c:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e8e:	2104      	movs	r1, #4
 8001e90:	eb0d 0001 	add.w	r0, sp, r1
 8001e94:	f004 fb86 	bl	80065a4 <HAL_RCC_ClockConfig>
 8001e98:	b920      	cbnz	r0, 8001ea4 <SystemClock_Config+0x70>
}
 8001e9a:	b015      	add	sp, #84	; 0x54
 8001e9c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001ea0:	f7ff ffc6 	bl	8001e30 <Error_Handler>
    Error_Handler();
 8001ea4:	f7ff ffc4 	bl	8001e30 <Error_Handler>

08001ea8 <main>:
{
 8001ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ground* floor = define_floor(160, 80);
 8001eaa:	2150      	movs	r1, #80	; 0x50
 8001eac:	20a0      	movs	r0, #160	; 0xa0
 8001eae:	f000 f873 	bl	8001f98 <define_floor>
 8001eb2:	4604      	mov	r4, r0
	printf("%d", floor->center->x);
 8001eb4:	6803      	ldr	r3, [r0, #0]
 8001eb6:	7819      	ldrb	r1, [r3, #0]
 8001eb8:	4834      	ldr	r0, [pc, #208]	; (8001f8c <main+0xe4>)
 8001eba:	f009 fd17 	bl	800b8ec <iprintf>
  HAL_Init();
 8001ebe:	f001 f841 	bl	8002f44 <HAL_Init>
  SystemClock_Config();
 8001ec2:	f7ff ffb7 	bl	8001e34 <SystemClock_Config>
  MX_GPIO_Init();
 8001ec6:	f7ff fd85 	bl	80019d4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001eca:	f7ff f8bd 	bl	8001048 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001ece:	f7ff f90b 	bl	80010e8 <MX_ADC2_Init>
  MX_FMC_Init();
 8001ed2:	f7ff fd41 	bl	8001958 <MX_FMC_Init>
  MX_I2C2_Init();
 8001ed6:	f7ff fea1 	bl	8001c1c <MX_I2C2_Init>
  MX_UART4_Init();
 8001eda:	f000 fd2b 	bl	8002934 <MX_UART4_Init>
  MX_UART5_Init();
 8001ede:	f000 fd5d 	bl	800299c <MX_UART5_Init>
  MX_USART1_UART_Init();
 8001ee2:	f000 fd8f 	bl	8002a04 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001ee6:	f000 fe87 	bl	8002bf8 <MX_USART2_UART_Init>
  MX_QUADSPI1_Init();
 8001eea:	f000 f875 	bl	8001fd8 <MX_QUADSPI1_Init>
  MX_SPI1_Init();
 8001eee:	f000 f8fd 	bl	80020ec <MX_SPI1_Init>
  MX_TIM5_Init();
 8001ef2:	f000 fae1 	bl	80024b8 <MX_TIM5_Init>
  MX_TIM8_Init();
 8001ef6:	f000 fb55 	bl	80025a4 <MX_TIM8_Init>
  MX_TIM20_Init();
 8001efa:	f000 fc73 	bl	80027e4 <MX_TIM20_Init>
  MX_ADC3_Init();
 8001efe:	f7ff f937 	bl	8001170 <MX_ADC3_Init>
  MX_DAC1_Init();
 8001f02:	f7ff fb5b 	bl	80015bc <MX_DAC1_Init>
  MX_DAC2_Init();
 8001f06:	f7ff fb87 	bl	8001618 <MX_DAC2_Init>
  MX_FDCAN2_Init();
 8001f0a:	f7ff fc71 	bl	80017f0 <MX_FDCAN2_Init>
  MX_I2C1_Init();
 8001f0e:	f7ff fe59 	bl	8001bc4 <MX_I2C1_Init>
  MX_TIM15_Init();
 8001f12:	f000 fbef 	bl	80026f4 <MX_TIM15_Init>
  MX_USART3_UART_Init();
 8001f16:	f000 fea3 	bl	8002c60 <MX_USART3_UART_Init>
  MX_USB_Device_Init();
 8001f1a:	f008 faff 	bl	800a51c <MX_USB_Device_Init>
  MX_DMA_Init();
 8001f1e:	f7ff fbfb 	bl	8001718 <MX_DMA_Init>
  MX_CRC_Init();
 8001f22:	f7ff fb1f 	bl	8001564 <MX_CRC_Init>
  MX_ADC4_Init();	//bug workaround: https://community.st.com/s/question/0D50X0000BVnBhASQV/bug-report-dma-and-adc-initialization-order-changed-in-stm32f4-hal-v1241-causing-incorrect-adc-operation
 8001f26:	f7ff f973 	bl	8001210 <MX_ADC4_Init>
  for (uint8_t i=0;i<3;i++)
 8001f2a:	2500      	movs	r5, #0
 8001f2c:	e01d      	b.n	8001f6a <main+0xc2>
	  HAL_Delay(100);
 8001f2e:	2064      	movs	r0, #100	; 0x64
 8001f30:	f001 f82a 	bl	8002f88 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_SET);
 8001f34:	4f16      	ldr	r7, [pc, #88]	; (8001f90 <main+0xe8>)
 8001f36:	2201      	movs	r2, #1
 8001f38:	213c      	movs	r1, #60	; 0x3c
 8001f3a:	4638      	mov	r0, r7
 8001f3c:	f002 fb30 	bl	80045a0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin, GPIO_PIN_SET);
 8001f40:	4e14      	ldr	r6, [pc, #80]	; (8001f94 <main+0xec>)
 8001f42:	2201      	movs	r2, #1
 8001f44:	210f      	movs	r1, #15
 8001f46:	4630      	mov	r0, r6
 8001f48:	f002 fb2a 	bl	80045a0 <HAL_GPIO_WritePin>
	  HAL_Delay(100);
 8001f4c:	2064      	movs	r0, #100	; 0x64
 8001f4e:	f001 f81b 	bl	8002f88 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOF, LED0_Pin|LED1_Pin|LED2_Pin|LED3_Pin, GPIO_PIN_RESET);
 8001f52:	2200      	movs	r2, #0
 8001f54:	213c      	movs	r1, #60	; 0x3c
 8001f56:	4638      	mov	r0, r7
 8001f58:	f002 fb22 	bl	80045a0 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin, GPIO_PIN_RESET);
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	210f      	movs	r1, #15
 8001f60:	4630      	mov	r0, r6
 8001f62:	f002 fb1d 	bl	80045a0 <HAL_GPIO_WritePin>
  for (uint8_t i=0;i<3;i++)
 8001f66:	3501      	adds	r5, #1
 8001f68:	b2ed      	uxtb	r5, r5
 8001f6a:	2d02      	cmp	r5, #2
 8001f6c:	d9df      	bls.n	8001f2e <main+0x86>
  LCD_Init();
 8001f6e:	f007 f9ef 	bl	8009350 <LCD_Init>
  LCD_UG_init();
 8001f72:	f007 fb61 	bl	8009638 <LCD_UG_init>
	 UG_DrawPixel(floor->center->x, floor->center->y, C_RED);
 8001f76:	6823      	ldr	r3, [r4, #0]
 8001f78:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001f7c:	7859      	ldrb	r1, [r3, #1]
 8001f7e:	7818      	ldrb	r0, [r3, #0]
 8001f80:	f007 fbd6 	bl	8009730 <UG_DrawPixel>
	 HAL_Delay(20);
 8001f84:	2014      	movs	r0, #20
 8001f86:	f000 ffff 	bl	8002f88 <HAL_Delay>
  while (1)
 8001f8a:	e7f4      	b.n	8001f76 <main+0xce>
 8001f8c:	0800f350 	.word	0x0800f350
 8001f90:	48001400 	.word	0x48001400
 8001f94:	48000800 	.word	0x48000800

08001f98 <define_floor>:
	coord* center;
    coord* adjacent_pixels[240];
} ground;


ground* define_floor(int center_x, int center_y) {
 8001f98:	b570      	push	{r4, r5, r6, lr}
 8001f9a:	4604      	mov	r4, r0
 8001f9c:	460d      	mov	r5, r1
	ground* floor = (ground*) malloc(sizeof(ground));
 8001f9e:	f44f 7071 	mov.w	r0, #964	; 0x3c4
 8001fa2:	f008 fd39 	bl	800aa18 <malloc>
 8001fa6:	4606      	mov	r6, r0
	floor->center = (coord*) malloc(sizeof(coord));
 8001fa8:	2002      	movs	r0, #2
 8001faa:	f008 fd35 	bl	800aa18 <malloc>
 8001fae:	6030      	str	r0, [r6, #0]
	floor->center->x = center_x;
 8001fb0:	7004      	strb	r4, [r0, #0]
	floor->center->y = center_y;
 8001fb2:	b2ed      	uxtb	r5, r5
 8001fb4:	7045      	strb	r5, [r0, #1]

	for (uint8_t i = 0; i < 240; i++) {
 8001fb6:	2400      	movs	r4, #0
 8001fb8:	e009      	b.n	8001fce <define_floor+0x36>
		// Each element is a pointer to a struct
		floor->adjacent_pixels[i] = (coord*) malloc(sizeof(coord));
 8001fba:	2002      	movs	r0, #2
 8001fbc:	f008 fd2c 	bl	800aa18 <malloc>
 8001fc0:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8001fc4:	6058      	str	r0, [r3, #4]
		floor->adjacent_pixels[i]->x = i;
 8001fc6:	7004      	strb	r4, [r0, #0]
		floor->adjacent_pixels[i]->y = center_y;
 8001fc8:	7045      	strb	r5, [r0, #1]
	for (uint8_t i = 0; i < 240; i++) {
 8001fca:	3401      	adds	r4, #1
 8001fcc:	b2e4      	uxtb	r4, r4
 8001fce:	2cef      	cmp	r4, #239	; 0xef
 8001fd0:	d9f3      	bls.n	8001fba <define_floor+0x22>
	}

	return floor;
}
 8001fd2:	4630      	mov	r0, r6
 8001fd4:	bd70      	pop	{r4, r5, r6, pc}
	...

08001fd8 <MX_QUADSPI1_Init>:

QSPI_HandleTypeDef hqspi1;

/* QUADSPI1 init function */
void MX_QUADSPI1_Init(void)
{
 8001fd8:	b508      	push	{r3, lr}
  /* USER CODE END QUADSPI1_Init 0 */

  /* USER CODE BEGIN QUADSPI1_Init 1 */

  /* USER CODE END QUADSPI1_Init 1 */
  hqspi1.Instance = QUADSPI;
 8001fda:	480a      	ldr	r0, [pc, #40]	; (8002004 <MX_QUADSPI1_Init+0x2c>)
 8001fdc:	4b0a      	ldr	r3, [pc, #40]	; (8002008 <MX_QUADSPI1_Init+0x30>)
 8001fde:	6003      	str	r3, [r0, #0]
  hqspi1.Init.ClockPrescaler = 255;
 8001fe0:	23ff      	movs	r3, #255	; 0xff
 8001fe2:	6043      	str	r3, [r0, #4]
  hqspi1.Init.FifoThreshold = 1;
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	6082      	str	r2, [r0, #8]
  hqspi1.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60c3      	str	r3, [r0, #12]
  hqspi1.Init.FlashSize = 1;
 8001fec:	6102      	str	r2, [r0, #16]
  hqspi1.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001fee:	6143      	str	r3, [r0, #20]
  hqspi1.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001ff0:	6183      	str	r3, [r0, #24]
  hqspi1.Init.FlashID = QSPI_FLASH_ID_1;
 8001ff2:	61c3      	str	r3, [r0, #28]
  hqspi1.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8001ff4:	6203      	str	r3, [r0, #32]
  if (HAL_QSPI_Init(&hqspi1) != HAL_OK)
 8001ff6:	f003 ff99 	bl	8005f2c <HAL_QSPI_Init>
 8001ffa:	b900      	cbnz	r0, 8001ffe <MX_QUADSPI1_Init+0x26>
  }
  /* USER CODE BEGIN QUADSPI1_Init 2 */

  /* USER CODE END QUADSPI1_Init 2 */

}
 8001ffc:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001ffe:	f7ff ff17 	bl	8001e30 <Error_Handler>
}
 8002002:	e7fb      	b.n	8001ffc <MX_QUADSPI1_Init+0x24>
 8002004:	20000850 	.word	0x20000850
 8002008:	a0001000 	.word	0xa0001000

0800200c <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 800200c:	b570      	push	{r4, r5, r6, lr}
 800200e:	b09e      	sub	sp, #120	; 0x78
 8002010:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002012:	2100      	movs	r1, #0
 8002014:	9119      	str	r1, [sp, #100]	; 0x64
 8002016:	911a      	str	r1, [sp, #104]	; 0x68
 8002018:	911b      	str	r1, [sp, #108]	; 0x6c
 800201a:	911c      	str	r1, [sp, #112]	; 0x70
 800201c:	911d      	str	r1, [sp, #116]	; 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800201e:	2254      	movs	r2, #84	; 0x54
 8002020:	a804      	add	r0, sp, #16
 8002022:	f008 fd01 	bl	800aa28 <memset>
  if(qspiHandle->Instance==QUADSPI)
 8002026:	6822      	ldr	r2, [r4, #0]
 8002028:	4b2c      	ldr	r3, [pc, #176]	; (80020dc <HAL_QSPI_MspInit+0xd0>)
 800202a:	429a      	cmp	r2, r3
 800202c:	d001      	beq.n	8002032 <HAL_QSPI_MspInit+0x26>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 800202e:	b01e      	add	sp, #120	; 0x78
 8002030:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8002032:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002036:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002038:	a804      	add	r0, sp, #16
 800203a:	f004 fbd9 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 800203e:	2800      	cmp	r0, #0
 8002040:	d148      	bne.n	80020d4 <HAL_QSPI_MspInit+0xc8>
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002042:	4b27      	ldr	r3, [pc, #156]	; (80020e0 <HAL_QSPI_MspInit+0xd4>)
 8002044:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002046:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800204a:	651a      	str	r2, [r3, #80]	; 0x50
 800204c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800204e:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8002052:	9200      	str	r2, [sp, #0]
 8002054:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002056:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002058:	f042 0201 	orr.w	r2, r2, #1
 800205c:	64da      	str	r2, [r3, #76]	; 0x4c
 800205e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002060:	f002 0201 	and.w	r2, r2, #1
 8002064:	9201      	str	r2, [sp, #4]
 8002066:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002068:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800206a:	f042 0202 	orr.w	r2, r2, #2
 800206e:	64da      	str	r2, [r3, #76]	; 0x4c
 8002070:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002072:	f002 0202 	and.w	r2, r2, #2
 8002076:	9202      	str	r2, [sp, #8]
 8002078:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800207a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800207c:	f042 0220 	orr.w	r2, r2, #32
 8002080:	64da      	str	r2, [r3, #76]	; 0x4c
 8002082:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002084:	f003 0320 	and.w	r3, r3, #32
 8002088:	9303      	str	r3, [sp, #12]
 800208a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = QSPI_IO2_Pin;
 800208c:	2380      	movs	r3, #128	; 0x80
 800208e:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002090:	2602      	movs	r6, #2
 8002092:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	2400      	movs	r4, #0
 8002096:	941b      	str	r4, [sp, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002098:	941c      	str	r4, [sp, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800209a:	250a      	movs	r5, #10
 800209c:	951d      	str	r5, [sp, #116]	; 0x74
    HAL_GPIO_Init(QSPI_IO2_GPIO_Port, &GPIO_InitStruct);
 800209e:	a919      	add	r1, sp, #100	; 0x64
 80020a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020a4:	f002 f992 	bl	80043cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = QSPI_IO1_Pin|QSPI_IO0_Pin|QSPI_CLK_Pin|QSPI_NCS_Pin;
 80020a8:	f640 4303 	movw	r3, #3075	; 0xc03
 80020ac:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ae:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	941b      	str	r4, [sp, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b2:	941c      	str	r4, [sp, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80020b4:	951d      	str	r5, [sp, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020b6:	a919      	add	r1, sp, #100	; 0x64
 80020b8:	480a      	ldr	r0, [pc, #40]	; (80020e4 <HAL_QSPI_MspInit+0xd8>)
 80020ba:	f002 f987 	bl	80043cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = QSPI_IO3_Pin;
 80020be:	2340      	movs	r3, #64	; 0x40
 80020c0:	9319      	str	r3, [sp, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020c2:	961a      	str	r6, [sp, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c4:	941b      	str	r4, [sp, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c6:	941c      	str	r4, [sp, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80020c8:	951d      	str	r5, [sp, #116]	; 0x74
    HAL_GPIO_Init(QSPI_IO3_GPIO_Port, &GPIO_InitStruct);
 80020ca:	a919      	add	r1, sp, #100	; 0x64
 80020cc:	4806      	ldr	r0, [pc, #24]	; (80020e8 <HAL_QSPI_MspInit+0xdc>)
 80020ce:	f002 f97d 	bl	80043cc <HAL_GPIO_Init>
}
 80020d2:	e7ac      	b.n	800202e <HAL_QSPI_MspInit+0x22>
      Error_Handler();
 80020d4:	f7ff feac 	bl	8001e30 <Error_Handler>
 80020d8:	e7b3      	b.n	8002042 <HAL_QSPI_MspInit+0x36>
 80020da:	bf00      	nop
 80020dc:	a0001000 	.word	0xa0001000
 80020e0:	40021000 	.word	0x40021000
 80020e4:	48000400 	.word	0x48000400
 80020e8:	48001400 	.word	0x48001400

080020ec <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80020ec:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80020ee:	4810      	ldr	r0, [pc, #64]	; (8002130 <MX_SPI1_Init+0x44>)
 80020f0:	4b10      	ldr	r3, [pc, #64]	; (8002134 <MX_SPI1_Init+0x48>)
 80020f2:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020f4:	f44f 7382 	mov.w	r3, #260	; 0x104
 80020f8:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020fa:	2300      	movs	r3, #0
 80020fc:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80020fe:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002102:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002104:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002106:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002108:	f44f 7200 	mov.w	r2, #512	; 0x200
 800210c:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800210e:	2228      	movs	r2, #40	; 0x28
 8002110:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002112:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002114:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002116:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002118:	2207      	movs	r2, #7
 800211a:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800211c:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800211e:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002120:	f004 fd22 	bl	8006b68 <HAL_SPI_Init>
 8002124:	b900      	cbnz	r0, 8002128 <MX_SPI1_Init+0x3c>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002126:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002128:	f7ff fe82 	bl	8001e30 <Error_Handler>
}
 800212c:	e7fb      	b.n	8002126 <MX_SPI1_Init+0x3a>
 800212e:	bf00      	nop
 8002130:	2000089c 	.word	0x2000089c
 8002134:	40013000 	.word	0x40013000

08002138 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002138:	b500      	push	{lr}
 800213a:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800213c:	2300      	movs	r3, #0
 800213e:	9303      	str	r3, [sp, #12]
 8002140:	9304      	str	r3, [sp, #16]
 8002142:	9305      	str	r3, [sp, #20]
 8002144:	9306      	str	r3, [sp, #24]
 8002146:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI1)
 8002148:	6802      	ldr	r2, [r0, #0]
 800214a:	4b12      	ldr	r3, [pc, #72]	; (8002194 <HAL_SPI_MspInit+0x5c>)
 800214c:	429a      	cmp	r2, r3
 800214e:	d002      	beq.n	8002156 <HAL_SPI_MspInit+0x1e>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002150:	b009      	add	sp, #36	; 0x24
 8002152:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002156:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 800215a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800215c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002160:	661a      	str	r2, [r3, #96]	; 0x60
 8002162:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002164:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002168:	9201      	str	r2, [sp, #4]
 800216a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800216c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800216e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002172:	64da      	str	r2, [r3, #76]	; 0x4c
 8002174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800217a:	9302      	str	r3, [sp, #8]
 800217c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 800217e:	231c      	movs	r3, #28
 8002180:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002182:	2302      	movs	r3, #2
 8002184:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002186:	2305      	movs	r3, #5
 8002188:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800218a:	a903      	add	r1, sp, #12
 800218c:	4802      	ldr	r0, [pc, #8]	; (8002198 <HAL_SPI_MspInit+0x60>)
 800218e:	f002 f91d 	bl	80043cc <HAL_GPIO_Init>
}
 8002192:	e7dd      	b.n	8002150 <HAL_SPI_MspInit+0x18>
 8002194:	40013000 	.word	0x40013000
 8002198:	48001800 	.word	0x48001800

0800219c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800219c:	b500      	push	{lr}
 800219e:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021a0:	4b0b      	ldr	r3, [pc, #44]	; (80021d0 <HAL_MspInit+0x34>)
 80021a2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80021a4:	f042 0201 	orr.w	r2, r2, #1
 80021a8:	661a      	str	r2, [r3, #96]	; 0x60
 80021aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80021ac:	f002 0201 	and.w	r2, r2, #1
 80021b0:	9200      	str	r2, [sp, #0]
 80021b2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021b4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80021b6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80021ba:	659a      	str	r2, [r3, #88]	; 0x58
 80021bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c2:	9301      	str	r3, [sp, #4]
 80021c4:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80021c6:	f003 fe7d 	bl	8005ec4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ca:	b003      	add	sp, #12
 80021cc:	f85d fb04 	ldr.w	pc, [sp], #4
 80021d0:	40021000 	.word	0x40021000

080021d4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021d4:	e7fe      	b.n	80021d4 <NMI_Handler>

080021d6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021d6:	e7fe      	b.n	80021d6 <HardFault_Handler>

080021d8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021d8:	e7fe      	b.n	80021d8 <MemManage_Handler>

080021da <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021da:	e7fe      	b.n	80021da <BusFault_Handler>

080021dc <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021dc:	e7fe      	b.n	80021dc <UsageFault_Handler>

080021de <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021de:	4770      	bx	lr

080021e0 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021e0:	4770      	bx	lr

080021e2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021e2:	4770      	bx	lr

080021e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021e4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021e6:	f000 febd 	bl	8002f64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021ea:	bd08      	pop	{r3, pc}

080021ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80021ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel1);
 80021ee:	4802      	ldr	r0, [pc, #8]	; (80021f8 <DMA1_Channel1_IRQHandler+0xc>)
 80021f0:	f001 ff57 	bl	80040a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80021f4:	bd08      	pop	{r3, pc}
 80021f6:	bf00      	nop
 80021f8:	200005d8 	.word	0x200005d8

080021fc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80021fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80021fe:	4802      	ldr	r0, [pc, #8]	; (8002208 <DMA1_Channel3_IRQHandler+0xc>)
 8002200:	f001 ff4f 	bl	80040a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002204:	bd08      	pop	{r3, pc}
 8002206:	bf00      	nop
 8002208:	200006f8 	.word	0x200006f8

0800220c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 800220c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800220e:	4802      	ldr	r0, [pc, #8]	; (8002218 <DMA1_Channel4_IRQHandler+0xc>)
 8002210:	f001 ff47 	bl	80040a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8002214:	bd08      	pop	{r3, pc}
 8002216:	bf00      	nop
 8002218:	20000758 	.word	0x20000758

0800221c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800221c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 800221e:	4802      	ldr	r0, [pc, #8]	; (8002228 <DMA1_Channel5_IRQHandler+0xc>)
 8002220:	f001 ff3f 	bl	80040a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002224:	bd08      	pop	{r3, pc}
 8002226:	bf00      	nop
 8002228:	2000052c 	.word	0x2000052c

0800222c <DMA1_Channel6_IRQHandler>:
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800222c:	4770      	bx	lr

0800222e <DMA1_Channel7_IRQHandler>:
  /* USER CODE END DMA1_Channel7_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800222e:	4770      	bx	lr

08002230 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8002230:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002232:	4802      	ldr	r0, [pc, #8]	; (800223c <USB_LP_IRQHandler+0xc>)
 8002234:	f003 fb7d 	bl	8005932 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8002238:	bd08      	pop	{r3, pc}
 800223a:	bf00      	nop
 800223c:	200021c0 	.word	0x200021c0

08002240 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8002240:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002242:	4802      	ldr	r0, [pc, #8]	; (800224c <I2C1_EV_IRQHandler+0xc>)
 8002244:	f002 fa58 	bl	80046f8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002248:	bd08      	pop	{r3, pc}
 800224a:	bf00      	nop
 800224c:	200007b8 	.word	0x200007b8

08002250 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002250:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002252:	4802      	ldr	r0, [pc, #8]	; (800225c <I2C1_ER_IRQHandler+0xc>)
 8002254:	f002 fd1b 	bl	8004c8e <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002258:	bd08      	pop	{r3, pc}
 800225a:	bf00      	nop
 800225c:	200007b8 	.word	0x200007b8

08002260 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8002260:	2001      	movs	r0, #1
 8002262:	4770      	bx	lr

08002264 <_kill>:

int _kill(int pid, int sig)
{
 8002264:	b508      	push	{r3, lr}
	errno = EINVAL;
 8002266:	f008 fbad 	bl	800a9c4 <__errno>
 800226a:	2316      	movs	r3, #22
 800226c:	6003      	str	r3, [r0, #0]
	return -1;
}
 800226e:	f04f 30ff 	mov.w	r0, #4294967295
 8002272:	bd08      	pop	{r3, pc}

08002274 <_exit>:

void _exit (int status)
{
 8002274:	b508      	push	{r3, lr}
	_kill(status, -1);
 8002276:	f04f 31ff 	mov.w	r1, #4294967295
 800227a:	f7ff fff3 	bl	8002264 <_kill>
	while (1) {}		/* Make sure we hang here */
 800227e:	e7fe      	b.n	800227e <_exit+0xa>

08002280 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002280:	b570      	push	{r4, r5, r6, lr}
 8002282:	460c      	mov	r4, r1
 8002284:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002286:	2500      	movs	r5, #0
 8002288:	e006      	b.n	8002298 <_read+0x18>
	{
		*ptr++ = __io_getchar();
 800228a:	f3af 8000 	nop.w
 800228e:	4621      	mov	r1, r4
 8002290:	f801 0b01 	strb.w	r0, [r1], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002294:	3501      	adds	r5, #1
		*ptr++ = __io_getchar();
 8002296:	460c      	mov	r4, r1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002298:	42b5      	cmp	r5, r6
 800229a:	dbf6      	blt.n	800228a <_read+0xa>
	}

return len;
}
 800229c:	4630      	mov	r0, r6
 800229e:	bd70      	pop	{r4, r5, r6, pc}

080022a0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80022a0:	b570      	push	{r4, r5, r6, lr}
 80022a2:	460c      	mov	r4, r1
 80022a4:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a6:	2500      	movs	r5, #0
 80022a8:	e004      	b.n	80022b4 <_write+0x14>
	{
		__io_putchar(*ptr++);
 80022aa:	f814 0b01 	ldrb.w	r0, [r4], #1
 80022ae:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022b2:	3501      	adds	r5, #1
 80022b4:	42b5      	cmp	r5, r6
 80022b6:	dbf8      	blt.n	80022aa <_write+0xa>
	}
	return len;
}
 80022b8:	4630      	mov	r0, r6
 80022ba:	bd70      	pop	{r4, r5, r6, pc}

080022bc <_close>:

int _close(int file)
{
	return -1;
}
 80022bc:	f04f 30ff 	mov.w	r0, #4294967295
 80022c0:	4770      	bx	lr

080022c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80022c2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80022c6:	604b      	str	r3, [r1, #4]
	return 0;
}
 80022c8:	2000      	movs	r0, #0
 80022ca:	4770      	bx	lr

080022cc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80022cc:	2001      	movs	r0, #1
 80022ce:	4770      	bx	lr

080022d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80022d0:	2000      	movs	r0, #0
 80022d2:	4770      	bx	lr

080022d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022d4:	b510      	push	{r4, lr}
 80022d6:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022d8:	4a0c      	ldr	r2, [pc, #48]	; (800230c <_sbrk+0x38>)
 80022da:	490d      	ldr	r1, [pc, #52]	; (8002310 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022dc:	480d      	ldr	r0, [pc, #52]	; (8002314 <_sbrk+0x40>)
 80022de:	6800      	ldr	r0, [r0, #0]
 80022e0:	b140      	cbz	r0, 80022f4 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022e2:	480c      	ldr	r0, [pc, #48]	; (8002314 <_sbrk+0x40>)
 80022e4:	6800      	ldr	r0, [r0, #0]
 80022e6:	4403      	add	r3, r0
 80022e8:	1a52      	subs	r2, r2, r1
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d806      	bhi.n	80022fc <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80022ee:	4a09      	ldr	r2, [pc, #36]	; (8002314 <_sbrk+0x40>)
 80022f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80022f2:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80022f4:	4807      	ldr	r0, [pc, #28]	; (8002314 <_sbrk+0x40>)
 80022f6:	4c08      	ldr	r4, [pc, #32]	; (8002318 <_sbrk+0x44>)
 80022f8:	6004      	str	r4, [r0, #0]
 80022fa:	e7f2      	b.n	80022e2 <_sbrk+0xe>
    errno = ENOMEM;
 80022fc:	f008 fb62 	bl	800a9c4 <__errno>
 8002300:	230c      	movs	r3, #12
 8002302:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002304:	f04f 30ff 	mov.w	r0, #4294967295
 8002308:	e7f3      	b.n	80022f2 <_sbrk+0x1e>
 800230a:	bf00      	nop
 800230c:	20020000 	.word	0x20020000
 8002310:	00000400 	.word	0x00000400
 8002314:	20000900 	.word	0x20000900
 8002318:	200026e8 	.word	0x200026e8

0800231c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800231c:	4a03      	ldr	r2, [pc, #12]	; (800232c <SystemInit+0x10>)
 800231e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002322:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002326:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800232a:	4770      	bx	lr
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim20);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002330:	b084      	sub	sp, #16

  if(tim_baseHandle->Instance==TIM5)
 8002332:	6803      	ldr	r3, [r0, #0]
 8002334:	4a1c      	ldr	r2, [pc, #112]	; (80023a8 <HAL_TIM_Base_MspInit+0x78>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d013      	beq.n	8002362 <HAL_TIM_Base_MspInit+0x32>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM8)
 800233a:	4a1c      	ldr	r2, [pc, #112]	; (80023ac <HAL_TIM_Base_MspInit+0x7c>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d01c      	beq.n	800237a <HAL_TIM_Base_MspInit+0x4a>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM15)
 8002340:	4a1b      	ldr	r2, [pc, #108]	; (80023b0 <HAL_TIM_Base_MspInit+0x80>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d024      	beq.n	8002390 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM20)
 8002346:	4a1b      	ldr	r2, [pc, #108]	; (80023b4 <HAL_TIM_Base_MspInit+0x84>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d114      	bne.n	8002376 <HAL_TIM_Base_MspInit+0x46>
  {
  /* USER CODE BEGIN TIM20_MspInit 0 */

  /* USER CODE END TIM20_MspInit 0 */
    /* TIM20 clock enable */
    __HAL_RCC_TIM20_CLK_ENABLE();
 800234c:	4b1a      	ldr	r3, [pc, #104]	; (80023b8 <HAL_TIM_Base_MspInit+0x88>)
 800234e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002350:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002354:	661a      	str	r2, [r3, #96]	; 0x60
 8002356:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002358:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800235c:	9303      	str	r3, [sp, #12]
 800235e:	9b03      	ldr	r3, [sp, #12]
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }
}
 8002360:	e009      	b.n	8002376 <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002362:	4b15      	ldr	r3, [pc, #84]	; (80023b8 <HAL_TIM_Base_MspInit+0x88>)
 8002364:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002366:	f042 0208 	orr.w	r2, r2, #8
 800236a:	659a      	str	r2, [r3, #88]	; 0x58
 800236c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800236e:	f003 0308 	and.w	r3, r3, #8
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	9b00      	ldr	r3, [sp, #0]
}
 8002376:	b004      	add	sp, #16
 8002378:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_ENABLE();
 800237a:	4b0f      	ldr	r3, [pc, #60]	; (80023b8 <HAL_TIM_Base_MspInit+0x88>)
 800237c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800237e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002382:	661a      	str	r2, [r3, #96]	; 0x60
 8002384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002386:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800238a:	9301      	str	r3, [sp, #4]
 800238c:	9b01      	ldr	r3, [sp, #4]
 800238e:	e7f2      	b.n	8002376 <HAL_TIM_Base_MspInit+0x46>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002390:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <HAL_TIM_Base_MspInit+0x88>)
 8002392:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002394:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002398:	661a      	str	r2, [r3, #96]	; 0x60
 800239a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800239c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023a0:	9302      	str	r3, [sp, #8]
 80023a2:	9b02      	ldr	r3, [sp, #8]
 80023a4:	e7e7      	b.n	8002376 <HAL_TIM_Base_MspInit+0x46>
 80023a6:	bf00      	nop
 80023a8:	40000c00 	.word	0x40000c00
 80023ac:	40013400 	.word	0x40013400
 80023b0:	40014000 	.word	0x40014000
 80023b4:	40015000 	.word	0x40015000
 80023b8:	40021000 	.word	0x40021000

080023bc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80023bc:	b500      	push	{lr}
 80023be:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c0:	2300      	movs	r3, #0
 80023c2:	9305      	str	r3, [sp, #20]
 80023c4:	9306      	str	r3, [sp, #24]
 80023c6:	9307      	str	r3, [sp, #28]
 80023c8:	9308      	str	r3, [sp, #32]
 80023ca:	9309      	str	r3, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM5)
 80023cc:	6803      	ldr	r3, [r0, #0]
 80023ce:	4a33      	ldr	r2, [pc, #204]	; (800249c <HAL_TIM_MspPostInit+0xe0>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d00b      	beq.n	80023ec <HAL_TIM_MspPostInit+0x30>

  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 80023d4:	4a32      	ldr	r2, [pc, #200]	; (80024a0 <HAL_TIM_MspPostInit+0xe4>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d01e      	beq.n	8002418 <HAL_TIM_MspPostInit+0x5c>

  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM15)
 80023da:	4a32      	ldr	r2, [pc, #200]	; (80024a4 <HAL_TIM_MspPostInit+0xe8>)
 80023dc:	4293      	cmp	r3, r2
 80023de:	d031      	beq.n	8002444 <HAL_TIM_MspPostInit+0x88>

  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM20)
 80023e0:	4a31      	ldr	r2, [pc, #196]	; (80024a8 <HAL_TIM_MspPostInit+0xec>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d044      	beq.n	8002470 <HAL_TIM_MspPostInit+0xb4>
  /* USER CODE BEGIN TIM20_MspPostInit 1 */

  /* USER CODE END TIM20_MspPostInit 1 */
  }

}
 80023e6:	b00b      	add	sp, #44	; 0x2c
 80023e8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80023ec:	4b2f      	ldr	r3, [pc, #188]	; (80024ac <HAL_TIM_MspPostInit+0xf0>)
 80023ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80023f0:	f042 0220 	orr.w	r2, r2, #32
 80023f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80023f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023f8:	f003 0320 	and.w	r3, r3, #32
 80023fc:	9301      	str	r3, [sp, #4]
 80023fe:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PWM2_Pin|PWM3_Pin|PWM4_Pin;
 8002400:	f44f 7360 	mov.w	r3, #896	; 0x380
 8002404:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002406:	2302      	movs	r3, #2
 8002408:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM5;
 800240a:	2306      	movs	r3, #6
 800240c:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800240e:	a905      	add	r1, sp, #20
 8002410:	4827      	ldr	r0, [pc, #156]	; (80024b0 <HAL_TIM_MspPostInit+0xf4>)
 8002412:	f001 ffdb 	bl	80043cc <HAL_GPIO_Init>
 8002416:	e7e6      	b.n	80023e6 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002418:	4b24      	ldr	r3, [pc, #144]	; (80024ac <HAL_TIM_MspPostInit+0xf0>)
 800241a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800241c:	f042 0204 	orr.w	r2, r2, #4
 8002420:	64da      	str	r2, [r3, #76]	; 0x4c
 8002422:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	9302      	str	r3, [sp, #8]
 800242a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = PWM10_Pin|PWM11_Pin|PWM12_Pin|PWM13_Pin;
 800242c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002430:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002432:	2302      	movs	r3, #2
 8002434:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002436:	2304      	movs	r3, #4
 8002438:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800243a:	a905      	add	r1, sp, #20
 800243c:	481d      	ldr	r0, [pc, #116]	; (80024b4 <HAL_TIM_MspPostInit+0xf8>)
 800243e:	f001 ffc5 	bl	80043cc <HAL_GPIO_Init>
 8002442:	e7d0      	b.n	80023e6 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002444:	4b19      	ldr	r3, [pc, #100]	; (80024ac <HAL_TIM_MspPostInit+0xf0>)
 8002446:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002448:	f042 0220 	orr.w	r2, r2, #32
 800244c:	64da      	str	r2, [r3, #76]	; 0x4c
 800244e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002450:	f003 0320 	and.w	r3, r3, #32
 8002454:	9303      	str	r3, [sp, #12]
 8002456:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = PWM5_Pin;
 8002458:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800245c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245e:	2302      	movs	r3, #2
 8002460:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 8002462:	2303      	movs	r3, #3
 8002464:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(PWM5_GPIO_Port, &GPIO_InitStruct);
 8002466:	a905      	add	r1, sp, #20
 8002468:	4811      	ldr	r0, [pc, #68]	; (80024b0 <HAL_TIM_MspPostInit+0xf4>)
 800246a:	f001 ffaf 	bl	80043cc <HAL_GPIO_Init>
 800246e:	e7ba      	b.n	80023e6 <HAL_TIM_MspPostInit+0x2a>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002470:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <HAL_TIM_MspPostInit+0xf0>)
 8002472:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002474:	f042 0220 	orr.w	r2, r2, #32
 8002478:	64da      	str	r2, [r3, #76]	; 0x4c
 800247a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800247c:	f003 0320 	and.w	r3, r3, #32
 8002480:	9304      	str	r3, [sp, #16]
 8002482:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = PWM6_Pin|PWM7_Pin|PWM8_Pin|PWM9_Pin;
 8002484:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002488:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800248a:	2302      	movs	r3, #2
 800248c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM20;
 800248e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002490:	a905      	add	r1, sp, #20
 8002492:	4807      	ldr	r0, [pc, #28]	; (80024b0 <HAL_TIM_MspPostInit+0xf4>)
 8002494:	f001 ff9a 	bl	80043cc <HAL_GPIO_Init>
}
 8002498:	e7a5      	b.n	80023e6 <HAL_TIM_MspPostInit+0x2a>
 800249a:	bf00      	nop
 800249c:	40000c00 	.word	0x40000c00
 80024a0:	40013400 	.word	0x40013400
 80024a4:	40014000 	.word	0x40014000
 80024a8:	40015000 	.word	0x40015000
 80024ac:	40021000 	.word	0x40021000
 80024b0:	48001400 	.word	0x48001400
 80024b4:	48000800 	.word	0x48000800

080024b8 <MX_TIM5_Init>:
{
 80024b8:	b500      	push	{lr}
 80024ba:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024bc:	2300      	movs	r3, #0
 80024be:	930a      	str	r3, [sp, #40]	; 0x28
 80024c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80024c2:	930c      	str	r3, [sp, #48]	; 0x30
 80024c4:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024c6:	9307      	str	r3, [sp, #28]
 80024c8:	9308      	str	r3, [sp, #32]
 80024ca:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024cc:	9300      	str	r3, [sp, #0]
 80024ce:	9301      	str	r3, [sp, #4]
 80024d0:	9302      	str	r3, [sp, #8]
 80024d2:	9303      	str	r3, [sp, #12]
 80024d4:	9304      	str	r3, [sp, #16]
 80024d6:	9305      	str	r3, [sp, #20]
 80024d8:	9306      	str	r3, [sp, #24]
  htim5.Instance = TIM5;
 80024da:	4830      	ldr	r0, [pc, #192]	; (800259c <MX_TIM5_Init+0xe4>)
 80024dc:	4a30      	ldr	r2, [pc, #192]	; (80025a0 <MX_TIM5_Init+0xe8>)
 80024de:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 10;
 80024e0:	220a      	movs	r2, #10
 80024e2:	6042      	str	r2, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024e4:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 10000;
 80024e6:	f242 7210 	movw	r2, #10000	; 0x2710
 80024ea:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024ec:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80024ee:	2380      	movs	r3, #128	; 0x80
 80024f0:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80024f2:	f004 fde1 	bl	80070b8 <HAL_TIM_Base_Init>
 80024f6:	2800      	cmp	r0, #0
 80024f8:	d13a      	bne.n	8002570 <MX_TIM5_Init+0xb8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024fe:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002500:	a90a      	add	r1, sp, #40	; 0x28
 8002502:	4826      	ldr	r0, [pc, #152]	; (800259c <MX_TIM5_Init+0xe4>)
 8002504:	f004 ff30 	bl	8007368 <HAL_TIM_ConfigClockSource>
 8002508:	2800      	cmp	r0, #0
 800250a:	d134      	bne.n	8002576 <MX_TIM5_Init+0xbe>
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800250c:	4823      	ldr	r0, [pc, #140]	; (800259c <MX_TIM5_Init+0xe4>)
 800250e:	f004 fe03 	bl	8007118 <HAL_TIM_PWM_Init>
 8002512:	2800      	cmp	r0, #0
 8002514:	d132      	bne.n	800257c <MX_TIM5_Init+0xc4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800251a:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800251c:	a907      	add	r1, sp, #28
 800251e:	481f      	ldr	r0, [pc, #124]	; (800259c <MX_TIM5_Init+0xe4>)
 8002520:	f004 ffcc 	bl	80074bc <HAL_TIMEx_MasterConfigSynchronization>
 8002524:	bb68      	cbnz	r0, 8002582 <MX_TIM5_Init+0xca>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002526:	2360      	movs	r3, #96	; 0x60
 8002528:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 200;
 800252a:	23c8      	movs	r3, #200	; 0xc8
 800252c:	9301      	str	r3, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800252e:	2300      	movs	r3, #0
 8002530:	9302      	str	r3, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002532:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002534:	2204      	movs	r2, #4
 8002536:	4669      	mov	r1, sp
 8002538:	4818      	ldr	r0, [pc, #96]	; (800259c <MX_TIM5_Init+0xe4>)
 800253a:	f004 fe6b 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 800253e:	bb18      	cbnz	r0, 8002588 <MX_TIM5_Init+0xd0>
  sConfigOC.Pulse = 400;
 8002540:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002544:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002546:	2208      	movs	r2, #8
 8002548:	4669      	mov	r1, sp
 800254a:	4814      	ldr	r0, [pc, #80]	; (800259c <MX_TIM5_Init+0xe4>)
 800254c:	f004 fe62 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 8002550:	b9e8      	cbnz	r0, 800258e <MX_TIM5_Init+0xd6>
  sConfigOC.Pulse = 600;
 8002552:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002556:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002558:	220c      	movs	r2, #12
 800255a:	4669      	mov	r1, sp
 800255c:	480f      	ldr	r0, [pc, #60]	; (800259c <MX_TIM5_Init+0xe4>)
 800255e:	f004 fe59 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 8002562:	b9b8      	cbnz	r0, 8002594 <MX_TIM5_Init+0xdc>
  HAL_TIM_MspPostInit(&htim5);
 8002564:	480d      	ldr	r0, [pc, #52]	; (800259c <MX_TIM5_Init+0xe4>)
 8002566:	f7ff ff29 	bl	80023bc <HAL_TIM_MspPostInit>
}
 800256a:	b00f      	add	sp, #60	; 0x3c
 800256c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002570:	f7ff fc5e 	bl	8001e30 <Error_Handler>
 8002574:	e7c1      	b.n	80024fa <MX_TIM5_Init+0x42>
    Error_Handler();
 8002576:	f7ff fc5b 	bl	8001e30 <Error_Handler>
 800257a:	e7c7      	b.n	800250c <MX_TIM5_Init+0x54>
    Error_Handler();
 800257c:	f7ff fc58 	bl	8001e30 <Error_Handler>
 8002580:	e7c9      	b.n	8002516 <MX_TIM5_Init+0x5e>
    Error_Handler();
 8002582:	f7ff fc55 	bl	8001e30 <Error_Handler>
 8002586:	e7ce      	b.n	8002526 <MX_TIM5_Init+0x6e>
    Error_Handler();
 8002588:	f7ff fc52 	bl	8001e30 <Error_Handler>
 800258c:	e7d8      	b.n	8002540 <MX_TIM5_Init+0x88>
    Error_Handler();
 800258e:	f7ff fc4f 	bl	8001e30 <Error_Handler>
 8002592:	e7de      	b.n	8002552 <MX_TIM5_Init+0x9a>
    Error_Handler();
 8002594:	f7ff fc4c 	bl	8001e30 <Error_Handler>
 8002598:	e7e4      	b.n	8002564 <MX_TIM5_Init+0xac>
 800259a:	bf00      	nop
 800259c:	2000099c 	.word	0x2000099c
 80025a0:	40000c00 	.word	0x40000c00

080025a4 <MX_TIM8_Init>:
{
 80025a4:	b510      	push	{r4, lr}
 80025a6:	b09c      	sub	sp, #112	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025a8:	2400      	movs	r4, #0
 80025aa:	9418      	str	r4, [sp, #96]	; 0x60
 80025ac:	9419      	str	r4, [sp, #100]	; 0x64
 80025ae:	941a      	str	r4, [sp, #104]	; 0x68
 80025b0:	941b      	str	r4, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025b2:	9415      	str	r4, [sp, #84]	; 0x54
 80025b4:	9416      	str	r4, [sp, #88]	; 0x58
 80025b6:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 80025b8:	940e      	str	r4, [sp, #56]	; 0x38
 80025ba:	940f      	str	r4, [sp, #60]	; 0x3c
 80025bc:	9410      	str	r4, [sp, #64]	; 0x40
 80025be:	9411      	str	r4, [sp, #68]	; 0x44
 80025c0:	9412      	str	r4, [sp, #72]	; 0x48
 80025c2:	9413      	str	r4, [sp, #76]	; 0x4c
 80025c4:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80025c6:	2234      	movs	r2, #52	; 0x34
 80025c8:	4621      	mov	r1, r4
 80025ca:	a801      	add	r0, sp, #4
 80025cc:	f008 fa2c 	bl	800aa28 <memset>
  htim8.Instance = TIM8;
 80025d0:	4846      	ldr	r0, [pc, #280]	; (80026ec <MX_TIM8_Init+0x148>)
 80025d2:	4b47      	ldr	r3, [pc, #284]	; (80026f0 <MX_TIM8_Init+0x14c>)
 80025d4:	6003      	str	r3, [r0, #0]
  htim8.Init.Prescaler = 0;
 80025d6:	6044      	str	r4, [r0, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025d8:	6084      	str	r4, [r0, #8]
  htim8.Init.Period = 65535;
 80025da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80025de:	60c3      	str	r3, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025e0:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 80025e2:	6144      	str	r4, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025e4:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80025e6:	f004 fd67 	bl	80070b8 <HAL_TIM_Base_Init>
 80025ea:	2800      	cmp	r0, #0
 80025ec:	d162      	bne.n	80026b4 <MX_TIM8_Init+0x110>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025f2:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80025f4:	a918      	add	r1, sp, #96	; 0x60
 80025f6:	483d      	ldr	r0, [pc, #244]	; (80026ec <MX_TIM8_Init+0x148>)
 80025f8:	f004 feb6 	bl	8007368 <HAL_TIM_ConfigClockSource>
 80025fc:	2800      	cmp	r0, #0
 80025fe:	d15c      	bne.n	80026ba <MX_TIM8_Init+0x116>
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002600:	483a      	ldr	r0, [pc, #232]	; (80026ec <MX_TIM8_Init+0x148>)
 8002602:	f004 fd89 	bl	8007118 <HAL_TIM_PWM_Init>
 8002606:	2800      	cmp	r0, #0
 8002608:	d15a      	bne.n	80026c0 <MX_TIM8_Init+0x11c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800260a:	2300      	movs	r3, #0
 800260c:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800260e:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002610:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002612:	a915      	add	r1, sp, #84	; 0x54
 8002614:	4835      	ldr	r0, [pc, #212]	; (80026ec <MX_TIM8_Init+0x148>)
 8002616:	f004 ff51 	bl	80074bc <HAL_TIMEx_MasterConfigSynchronization>
 800261a:	2800      	cmp	r0, #0
 800261c:	d153      	bne.n	80026c6 <MX_TIM8_Init+0x122>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800261e:	2360      	movs	r3, #96	; 0x60
 8002620:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 1000;
 8002622:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002626:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002628:	2200      	movs	r2, #0
 800262a:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800262c:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800262e:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002630:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002632:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002634:	a90e      	add	r1, sp, #56	; 0x38
 8002636:	482d      	ldr	r0, [pc, #180]	; (80026ec <MX_TIM8_Init+0x148>)
 8002638:	f004 fdec 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 800263c:	2800      	cmp	r0, #0
 800263e:	d145      	bne.n	80026cc <MX_TIM8_Init+0x128>
  sConfigOC.Pulse = 2000;
 8002640:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8002644:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002646:	2204      	movs	r2, #4
 8002648:	a90e      	add	r1, sp, #56	; 0x38
 800264a:	4828      	ldr	r0, [pc, #160]	; (80026ec <MX_TIM8_Init+0x148>)
 800264c:	f004 fde2 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 8002650:	2800      	cmp	r0, #0
 8002652:	d13e      	bne.n	80026d2 <MX_TIM8_Init+0x12e>
  sConfigOC.Pulse = 4000;
 8002654:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8002658:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800265a:	2208      	movs	r2, #8
 800265c:	a90e      	add	r1, sp, #56	; 0x38
 800265e:	4823      	ldr	r0, [pc, #140]	; (80026ec <MX_TIM8_Init+0x148>)
 8002660:	f004 fdd8 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 8002664:	2800      	cmp	r0, #0
 8002666:	d137      	bne.n	80026d8 <MX_TIM8_Init+0x134>
  sConfigOC.Pulse = 8000;
 8002668:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 800266c:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800266e:	220c      	movs	r2, #12
 8002670:	a90e      	add	r1, sp, #56	; 0x38
 8002672:	481e      	ldr	r0, [pc, #120]	; (80026ec <MX_TIM8_Init+0x148>)
 8002674:	f004 fdce 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 8002678:	2800      	cmp	r0, #0
 800267a:	d130      	bne.n	80026de <MX_TIM8_Init+0x13a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800267c:	2300      	movs	r3, #0
 800267e:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002680:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002682:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002684:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002686:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002688:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800268c:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800268e:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8002690:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002692:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002694:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002698:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 800269a:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800269c:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800269e:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80026a0:	a901      	add	r1, sp, #4
 80026a2:	4812      	ldr	r0, [pc, #72]	; (80026ec <MX_TIM8_Init+0x148>)
 80026a4:	f004 ff60 	bl	8007568 <HAL_TIMEx_ConfigBreakDeadTime>
 80026a8:	b9e0      	cbnz	r0, 80026e4 <MX_TIM8_Init+0x140>
  HAL_TIM_MspPostInit(&htim8);
 80026aa:	4810      	ldr	r0, [pc, #64]	; (80026ec <MX_TIM8_Init+0x148>)
 80026ac:	f7ff fe86 	bl	80023bc <HAL_TIM_MspPostInit>
}
 80026b0:	b01c      	add	sp, #112	; 0x70
 80026b2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80026b4:	f7ff fbbc 	bl	8001e30 <Error_Handler>
 80026b8:	e799      	b.n	80025ee <MX_TIM8_Init+0x4a>
    Error_Handler();
 80026ba:	f7ff fbb9 	bl	8001e30 <Error_Handler>
 80026be:	e79f      	b.n	8002600 <MX_TIM8_Init+0x5c>
    Error_Handler();
 80026c0:	f7ff fbb6 	bl	8001e30 <Error_Handler>
 80026c4:	e7a1      	b.n	800260a <MX_TIM8_Init+0x66>
    Error_Handler();
 80026c6:	f7ff fbb3 	bl	8001e30 <Error_Handler>
 80026ca:	e7a8      	b.n	800261e <MX_TIM8_Init+0x7a>
    Error_Handler();
 80026cc:	f7ff fbb0 	bl	8001e30 <Error_Handler>
 80026d0:	e7b6      	b.n	8002640 <MX_TIM8_Init+0x9c>
    Error_Handler();
 80026d2:	f7ff fbad 	bl	8001e30 <Error_Handler>
 80026d6:	e7bd      	b.n	8002654 <MX_TIM8_Init+0xb0>
    Error_Handler();
 80026d8:	f7ff fbaa 	bl	8001e30 <Error_Handler>
 80026dc:	e7c4      	b.n	8002668 <MX_TIM8_Init+0xc4>
    Error_Handler();
 80026de:	f7ff fba7 	bl	8001e30 <Error_Handler>
 80026e2:	e7cb      	b.n	800267c <MX_TIM8_Init+0xd8>
    Error_Handler();
 80026e4:	f7ff fba4 	bl	8001e30 <Error_Handler>
 80026e8:	e7df      	b.n	80026aa <MX_TIM8_Init+0x106>
 80026ea:	bf00      	nop
 80026ec:	200009e8 	.word	0x200009e8
 80026f0:	40013400 	.word	0x40013400

080026f4 <MX_TIM15_Init>:
{
 80026f4:	b510      	push	{r4, lr}
 80026f6:	b09c      	sub	sp, #112	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026f8:	2400      	movs	r4, #0
 80026fa:	9418      	str	r4, [sp, #96]	; 0x60
 80026fc:	9419      	str	r4, [sp, #100]	; 0x64
 80026fe:	941a      	str	r4, [sp, #104]	; 0x68
 8002700:	941b      	str	r4, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002702:	9415      	str	r4, [sp, #84]	; 0x54
 8002704:	9416      	str	r4, [sp, #88]	; 0x58
 8002706:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002708:	940e      	str	r4, [sp, #56]	; 0x38
 800270a:	940f      	str	r4, [sp, #60]	; 0x3c
 800270c:	9410      	str	r4, [sp, #64]	; 0x40
 800270e:	9411      	str	r4, [sp, #68]	; 0x44
 8002710:	9412      	str	r4, [sp, #72]	; 0x48
 8002712:	9413      	str	r4, [sp, #76]	; 0x4c
 8002714:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002716:	2234      	movs	r2, #52	; 0x34
 8002718:	4621      	mov	r1, r4
 800271a:	a801      	add	r0, sp, #4
 800271c:	f008 f984 	bl	800aa28 <memset>
  htim15.Instance = TIM15;
 8002720:	482e      	ldr	r0, [pc, #184]	; (80027dc <MX_TIM15_Init+0xe8>)
 8002722:	4b2f      	ldr	r3, [pc, #188]	; (80027e0 <MX_TIM15_Init+0xec>)
 8002724:	6003      	str	r3, [r0, #0]
  htim15.Init.Prescaler = 0;
 8002726:	6044      	str	r4, [r0, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002728:	6084      	str	r4, [r0, #8]
  htim15.Init.Period = 32768;
 800272a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800272e:	60c3      	str	r3, [r0, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002730:	6104      	str	r4, [r0, #16]
  htim15.Init.RepetitionCounter = 0;
 8002732:	6144      	str	r4, [r0, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002734:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002736:	f004 fcbf 	bl	80070b8 <HAL_TIM_Base_Init>
 800273a:	2800      	cmp	r0, #0
 800273c:	d13c      	bne.n	80027b8 <MX_TIM15_Init+0xc4>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800273e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002742:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002744:	a918      	add	r1, sp, #96	; 0x60
 8002746:	4825      	ldr	r0, [pc, #148]	; (80027dc <MX_TIM15_Init+0xe8>)
 8002748:	f004 fe0e 	bl	8007368 <HAL_TIM_ConfigClockSource>
 800274c:	2800      	cmp	r0, #0
 800274e:	d136      	bne.n	80027be <MX_TIM15_Init+0xca>
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002750:	4822      	ldr	r0, [pc, #136]	; (80027dc <MX_TIM15_Init+0xe8>)
 8002752:	f004 fce1 	bl	8007118 <HAL_TIM_PWM_Init>
 8002756:	2800      	cmp	r0, #0
 8002758:	d134      	bne.n	80027c4 <MX_TIM15_Init+0xd0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275a:	2300      	movs	r3, #0
 800275c:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800275e:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002760:	a915      	add	r1, sp, #84	; 0x54
 8002762:	481e      	ldr	r0, [pc, #120]	; (80027dc <MX_TIM15_Init+0xe8>)
 8002764:	f004 feaa 	bl	80074bc <HAL_TIMEx_MasterConfigSynchronization>
 8002768:	2800      	cmp	r0, #0
 800276a:	d12e      	bne.n	80027ca <MX_TIM15_Init+0xd6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800276c:	2360      	movs	r3, #96	; 0x60
 800276e:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 16000;
 8002770:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8002774:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002776:	2300      	movs	r3, #0
 8002778:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800277a:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800277c:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800277e:	9313      	str	r3, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002780:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002782:	2204      	movs	r2, #4
 8002784:	a90e      	add	r1, sp, #56	; 0x38
 8002786:	4815      	ldr	r0, [pc, #84]	; (80027dc <MX_TIM15_Init+0xe8>)
 8002788:	f004 fd44 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 800278c:	bb00      	cbnz	r0, 80027d0 <MX_TIM15_Init+0xdc>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800278e:	2300      	movs	r3, #0
 8002790:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002792:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002794:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002796:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002798:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800279a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800279e:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027a0:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027a2:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80027a4:	a901      	add	r1, sp, #4
 80027a6:	480d      	ldr	r0, [pc, #52]	; (80027dc <MX_TIM15_Init+0xe8>)
 80027a8:	f004 fede 	bl	8007568 <HAL_TIMEx_ConfigBreakDeadTime>
 80027ac:	b998      	cbnz	r0, 80027d6 <MX_TIM15_Init+0xe2>
  HAL_TIM_MspPostInit(&htim15);
 80027ae:	480b      	ldr	r0, [pc, #44]	; (80027dc <MX_TIM15_Init+0xe8>)
 80027b0:	f7ff fe04 	bl	80023bc <HAL_TIM_MspPostInit>
}
 80027b4:	b01c      	add	sp, #112	; 0x70
 80027b6:	bd10      	pop	{r4, pc}
    Error_Handler();
 80027b8:	f7ff fb3a 	bl	8001e30 <Error_Handler>
 80027bc:	e7bf      	b.n	800273e <MX_TIM15_Init+0x4a>
    Error_Handler();
 80027be:	f7ff fb37 	bl	8001e30 <Error_Handler>
 80027c2:	e7c5      	b.n	8002750 <MX_TIM15_Init+0x5c>
    Error_Handler();
 80027c4:	f7ff fb34 	bl	8001e30 <Error_Handler>
 80027c8:	e7c7      	b.n	800275a <MX_TIM15_Init+0x66>
    Error_Handler();
 80027ca:	f7ff fb31 	bl	8001e30 <Error_Handler>
 80027ce:	e7cd      	b.n	800276c <MX_TIM15_Init+0x78>
    Error_Handler();
 80027d0:	f7ff fb2e 	bl	8001e30 <Error_Handler>
 80027d4:	e7db      	b.n	800278e <MX_TIM15_Init+0x9a>
    Error_Handler();
 80027d6:	f7ff fb2b 	bl	8001e30 <Error_Handler>
 80027da:	e7e8      	b.n	80027ae <MX_TIM15_Init+0xba>
 80027dc:	20000904 	.word	0x20000904
 80027e0:	40014000 	.word	0x40014000

080027e4 <MX_TIM20_Init>:
{
 80027e4:	b510      	push	{r4, lr}
 80027e6:	b09c      	sub	sp, #112	; 0x70
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027e8:	2400      	movs	r4, #0
 80027ea:	9418      	str	r4, [sp, #96]	; 0x60
 80027ec:	9419      	str	r4, [sp, #100]	; 0x64
 80027ee:	941a      	str	r4, [sp, #104]	; 0x68
 80027f0:	941b      	str	r4, [sp, #108]	; 0x6c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027f2:	9415      	str	r4, [sp, #84]	; 0x54
 80027f4:	9416      	str	r4, [sp, #88]	; 0x58
 80027f6:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 80027f8:	940e      	str	r4, [sp, #56]	; 0x38
 80027fa:	940f      	str	r4, [sp, #60]	; 0x3c
 80027fc:	9410      	str	r4, [sp, #64]	; 0x40
 80027fe:	9411      	str	r4, [sp, #68]	; 0x44
 8002800:	9412      	str	r4, [sp, #72]	; 0x48
 8002802:	9413      	str	r4, [sp, #76]	; 0x4c
 8002804:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002806:	2234      	movs	r2, #52	; 0x34
 8002808:	4621      	mov	r1, r4
 800280a:	a801      	add	r0, sp, #4
 800280c:	f008 f90c 	bl	800aa28 <memset>
  htim20.Instance = TIM20;
 8002810:	4846      	ldr	r0, [pc, #280]	; (800292c <MX_TIM20_Init+0x148>)
 8002812:	4b47      	ldr	r3, [pc, #284]	; (8002930 <MX_TIM20_Init+0x14c>)
 8002814:	6003      	str	r3, [r0, #0]
  htim20.Init.Prescaler = 0;
 8002816:	6044      	str	r4, [r0, #4]
  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002818:	6084      	str	r4, [r0, #8]
  htim20.Init.Period = 16000;
 800281a:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 800281e:	60c3      	str	r3, [r0, #12]
  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002820:	6104      	str	r4, [r0, #16]
  htim20.Init.RepetitionCounter = 0;
 8002822:	6144      	str	r4, [r0, #20]
  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002824:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8002826:	f004 fc47 	bl	80070b8 <HAL_TIM_Base_Init>
 800282a:	2800      	cmp	r0, #0
 800282c:	d162      	bne.n	80028f4 <MX_TIM20_Init+0x110>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800282e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002832:	9318      	str	r3, [sp, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8002834:	a918      	add	r1, sp, #96	; 0x60
 8002836:	483d      	ldr	r0, [pc, #244]	; (800292c <MX_TIM20_Init+0x148>)
 8002838:	f004 fd96 	bl	8007368 <HAL_TIM_ConfigClockSource>
 800283c:	2800      	cmp	r0, #0
 800283e:	d15c      	bne.n	80028fa <MX_TIM20_Init+0x116>
  if (HAL_TIM_PWM_Init(&htim20) != HAL_OK)
 8002840:	483a      	ldr	r0, [pc, #232]	; (800292c <MX_TIM20_Init+0x148>)
 8002842:	f004 fc69 	bl	8007118 <HAL_TIM_PWM_Init>
 8002846:	2800      	cmp	r0, #0
 8002848:	d15a      	bne.n	8002900 <MX_TIM20_Init+0x11c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800284a:	2300      	movs	r3, #0
 800284c:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800284e:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002850:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8002852:	a915      	add	r1, sp, #84	; 0x54
 8002854:	4835      	ldr	r0, [pc, #212]	; (800292c <MX_TIM20_Init+0x148>)
 8002856:	f004 fe31 	bl	80074bc <HAL_TIMEx_MasterConfigSynchronization>
 800285a:	2800      	cmp	r0, #0
 800285c:	d153      	bne.n	8002906 <MX_TIM20_Init+0x122>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800285e:	2360      	movs	r3, #96	; 0x60
 8002860:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 8000;
 8002862:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8002866:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002868:	2200      	movs	r2, #0
 800286a:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800286c:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800286e:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002870:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002872:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002874:	a90e      	add	r1, sp, #56	; 0x38
 8002876:	482d      	ldr	r0, [pc, #180]	; (800292c <MX_TIM20_Init+0x148>)
 8002878:	f004 fccc 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 800287c:	2800      	cmp	r0, #0
 800287e:	d145      	bne.n	800290c <MX_TIM20_Init+0x128>
  sConfigOC.Pulse = 10000;
 8002880:	f242 7310 	movw	r3, #10000	; 0x2710
 8002884:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002886:	2204      	movs	r2, #4
 8002888:	a90e      	add	r1, sp, #56	; 0x38
 800288a:	4828      	ldr	r0, [pc, #160]	; (800292c <MX_TIM20_Init+0x148>)
 800288c:	f004 fcc2 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 8002890:	2800      	cmp	r0, #0
 8002892:	d13e      	bne.n	8002912 <MX_TIM20_Init+0x12e>
  sConfigOC.Pulse = 12000;
 8002894:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 8002898:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800289a:	2208      	movs	r2, #8
 800289c:	a90e      	add	r1, sp, #56	; 0x38
 800289e:	4823      	ldr	r0, [pc, #140]	; (800292c <MX_TIM20_Init+0x148>)
 80028a0:	f004 fcb8 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 80028a4:	2800      	cmp	r0, #0
 80028a6:	d137      	bne.n	8002918 <MX_TIM20_Init+0x134>
  sConfigOC.Pulse = 15000;
 80028a8:	f643 2398 	movw	r3, #15000	; 0x3a98
 80028ac:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim20, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80028ae:	220c      	movs	r2, #12
 80028b0:	a90e      	add	r1, sp, #56	; 0x38
 80028b2:	481e      	ldr	r0, [pc, #120]	; (800292c <MX_TIM20_Init+0x148>)
 80028b4:	f004 fcae 	bl	8007214 <HAL_TIM_PWM_ConfigChannel>
 80028b8:	2800      	cmp	r0, #0
 80028ba:	d130      	bne.n	800291e <MX_TIM20_Init+0x13a>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80028bc:	2300      	movs	r3, #0
 80028be:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80028c0:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80028c2:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028c4:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028c6:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028cc:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80028ce:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80028d0:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80028d2:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80028d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028d8:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80028da:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80028dc:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028de:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim20, &sBreakDeadTimeConfig) != HAL_OK)
 80028e0:	a901      	add	r1, sp, #4
 80028e2:	4812      	ldr	r0, [pc, #72]	; (800292c <MX_TIM20_Init+0x148>)
 80028e4:	f004 fe40 	bl	8007568 <HAL_TIMEx_ConfigBreakDeadTime>
 80028e8:	b9e0      	cbnz	r0, 8002924 <MX_TIM20_Init+0x140>
  HAL_TIM_MspPostInit(&htim20);
 80028ea:	4810      	ldr	r0, [pc, #64]	; (800292c <MX_TIM20_Init+0x148>)
 80028ec:	f7ff fd66 	bl	80023bc <HAL_TIM_MspPostInit>
}
 80028f0:	b01c      	add	sp, #112	; 0x70
 80028f2:	bd10      	pop	{r4, pc}
    Error_Handler();
 80028f4:	f7ff fa9c 	bl	8001e30 <Error_Handler>
 80028f8:	e799      	b.n	800282e <MX_TIM20_Init+0x4a>
    Error_Handler();
 80028fa:	f7ff fa99 	bl	8001e30 <Error_Handler>
 80028fe:	e79f      	b.n	8002840 <MX_TIM20_Init+0x5c>
    Error_Handler();
 8002900:	f7ff fa96 	bl	8001e30 <Error_Handler>
 8002904:	e7a1      	b.n	800284a <MX_TIM20_Init+0x66>
    Error_Handler();
 8002906:	f7ff fa93 	bl	8001e30 <Error_Handler>
 800290a:	e7a8      	b.n	800285e <MX_TIM20_Init+0x7a>
    Error_Handler();
 800290c:	f7ff fa90 	bl	8001e30 <Error_Handler>
 8002910:	e7b6      	b.n	8002880 <MX_TIM20_Init+0x9c>
    Error_Handler();
 8002912:	f7ff fa8d 	bl	8001e30 <Error_Handler>
 8002916:	e7bd      	b.n	8002894 <MX_TIM20_Init+0xb0>
    Error_Handler();
 8002918:	f7ff fa8a 	bl	8001e30 <Error_Handler>
 800291c:	e7c4      	b.n	80028a8 <MX_TIM20_Init+0xc4>
    Error_Handler();
 800291e:	f7ff fa87 	bl	8001e30 <Error_Handler>
 8002922:	e7cb      	b.n	80028bc <MX_TIM20_Init+0xd8>
    Error_Handler();
 8002924:	f7ff fa84 	bl	8001e30 <Error_Handler>
 8002928:	e7df      	b.n	80028ea <MX_TIM20_Init+0x106>
 800292a:	bf00      	nop
 800292c:	20000950 	.word	0x20000950
 8002930:	40015000 	.word	0x40015000

08002934 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002934:	b508      	push	{r3, lr}
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002936:	4817      	ldr	r0, [pc, #92]	; (8002994 <MX_UART4_Init+0x60>)
 8002938:	4b17      	ldr	r3, [pc, #92]	; (8002998 <MX_UART4_Init+0x64>)
 800293a:	6003      	str	r3, [r0, #0]
  huart4.Init.BaudRate = 115200;
 800293c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002940:	6043      	str	r3, [r0, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002942:	2300      	movs	r3, #0
 8002944:	6083      	str	r3, [r0, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002946:	60c3      	str	r3, [r0, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002948:	6103      	str	r3, [r0, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800294a:	220c      	movs	r2, #12
 800294c:	6142      	str	r2, [r0, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800294e:	6183      	str	r3, [r0, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002950:	61c3      	str	r3, [r0, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002952:	6203      	str	r3, [r0, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002954:	6243      	str	r3, [r0, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002956:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002958:	f005 f941 	bl	8007bde <HAL_UART_Init>
 800295c:	b970      	cbnz	r0, 800297c <MX_UART4_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800295e:	2100      	movs	r1, #0
 8002960:	480c      	ldr	r0, [pc, #48]	; (8002994 <MX_UART4_Init+0x60>)
 8002962:	f005 f9b4 	bl	8007cce <HAL_UARTEx_SetTxFifoThreshold>
 8002966:	b960      	cbnz	r0, 8002982 <MX_UART4_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002968:	2100      	movs	r1, #0
 800296a:	480a      	ldr	r0, [pc, #40]	; (8002994 <MX_UART4_Init+0x60>)
 800296c:	f005 f9d4 	bl	8007d18 <HAL_UARTEx_SetRxFifoThreshold>
 8002970:	b950      	cbnz	r0, 8002988 <MX_UART4_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002972:	4808      	ldr	r0, [pc, #32]	; (8002994 <MX_UART4_Init+0x60>)
 8002974:	f005 f98c 	bl	8007c90 <HAL_UARTEx_DisableFifoMode>
 8002978:	b948      	cbnz	r0, 800298e <MX_UART4_Init+0x5a>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800297a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800297c:	f7ff fa58 	bl	8001e30 <Error_Handler>
 8002980:	e7ed      	b.n	800295e <MX_UART4_Init+0x2a>
    Error_Handler();
 8002982:	f7ff fa55 	bl	8001e30 <Error_Handler>
 8002986:	e7ef      	b.n	8002968 <MX_UART4_Init+0x34>
    Error_Handler();
 8002988:	f7ff fa52 	bl	8001e30 <Error_Handler>
 800298c:	e7f1      	b.n	8002972 <MX_UART4_Init+0x3e>
    Error_Handler();
 800298e:	f7ff fa4f 	bl	8001e30 <Error_Handler>
}
 8002992:	e7f2      	b.n	800297a <MX_UART4_Init+0x46>
 8002994:	20000b54 	.word	0x20000b54
 8002998:	40004c00 	.word	0x40004c00

0800299c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800299c:	b508      	push	{r3, lr}
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800299e:	4817      	ldr	r0, [pc, #92]	; (80029fc <MX_UART5_Init+0x60>)
 80029a0:	4b17      	ldr	r3, [pc, #92]	; (8002a00 <MX_UART5_Init+0x64>)
 80029a2:	6003      	str	r3, [r0, #0]
  huart5.Init.BaudRate = 115200;
 80029a4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80029a8:	6043      	str	r3, [r0, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80029aa:	2300      	movs	r3, #0
 80029ac:	6083      	str	r3, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80029ae:	60c3      	str	r3, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80029b0:	6103      	str	r3, [r0, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80029b2:	220c      	movs	r2, #12
 80029b4:	6142      	str	r2, [r0, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029b6:	6183      	str	r3, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80029b8:	61c3      	str	r3, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029ba:	6203      	str	r3, [r0, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80029bc:	6243      	str	r3, [r0, #36]	; 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029be:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80029c0:	f005 f90d 	bl	8007bde <HAL_UART_Init>
 80029c4:	b970      	cbnz	r0, 80029e4 <MX_UART5_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029c6:	2100      	movs	r1, #0
 80029c8:	480c      	ldr	r0, [pc, #48]	; (80029fc <MX_UART5_Init+0x60>)
 80029ca:	f005 f980 	bl	8007cce <HAL_UARTEx_SetTxFifoThreshold>
 80029ce:	b960      	cbnz	r0, 80029ea <MX_UART5_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80029d0:	2100      	movs	r1, #0
 80029d2:	480a      	ldr	r0, [pc, #40]	; (80029fc <MX_UART5_Init+0x60>)
 80029d4:	f005 f9a0 	bl	8007d18 <HAL_UARTEx_SetRxFifoThreshold>
 80029d8:	b950      	cbnz	r0, 80029f0 <MX_UART5_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80029da:	4808      	ldr	r0, [pc, #32]	; (80029fc <MX_UART5_Init+0x60>)
 80029dc:	f005 f958 	bl	8007c90 <HAL_UARTEx_DisableFifoMode>
 80029e0:	b948      	cbnz	r0, 80029f6 <MX_UART5_Init+0x5a>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80029e2:	bd08      	pop	{r3, pc}
    Error_Handler();
 80029e4:	f7ff fa24 	bl	8001e30 <Error_Handler>
 80029e8:	e7ed      	b.n	80029c6 <MX_UART5_Init+0x2a>
    Error_Handler();
 80029ea:	f7ff fa21 	bl	8001e30 <Error_Handler>
 80029ee:	e7ef      	b.n	80029d0 <MX_UART5_Init+0x34>
    Error_Handler();
 80029f0:	f7ff fa1e 	bl	8001e30 <Error_Handler>
 80029f4:	e7f1      	b.n	80029da <MX_UART5_Init+0x3e>
    Error_Handler();
 80029f6:	f7ff fa1b 	bl	8001e30 <Error_Handler>
}
 80029fa:	e7f2      	b.n	80029e2 <MX_UART5_Init+0x46>
 80029fc:	20000be4 	.word	0x20000be4
 8002a00:	40005000 	.word	0x40005000

08002a04 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002a04:	b570      	push	{r4, r5, r6, lr}
 8002a06:	b0a6      	sub	sp, #152	; 0x98

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8002a08:	2220      	movs	r2, #32
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	a81e      	add	r0, sp, #120	; 0x78
 8002a0e:	f008 f80b 	bl	800aa28 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a12:	2100      	movs	r1, #0
 8002a14:	9118      	str	r1, [sp, #96]	; 0x60
 8002a16:	9119      	str	r1, [sp, #100]	; 0x64
 8002a18:	911a      	str	r1, [sp, #104]	; 0x68
 8002a1a:	911b      	str	r1, [sp, #108]	; 0x6c
 8002a1c:	911c      	str	r1, [sp, #112]	; 0x70
 8002a1e:	911d      	str	r1, [sp, #116]	; 0x74
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a20:	2254      	movs	r2, #84	; 0x54
 8002a22:	a803      	add	r0, sp, #12
 8002a24:	f008 f800 	bl	800aa28 <memset>

  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	9303      	str	r3, [sp, #12]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a2c:	a803      	add	r0, sp, #12
 8002a2e:	f003 fedf 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8002a32:	2800      	cmp	r0, #0
 8002a34:	f040 80d2 	bne.w	8002bdc <MX_USART1_UART_Init+0x1d8>
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002a38:	4b6a      	ldr	r3, [pc, #424]	; (8002be4 <MX_USART1_UART_Init+0x1e0>)
 8002a3a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a40:	661a      	str	r2, [r3, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002a42:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002a44:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8002a48:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8002a4a:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002a4c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a4e:	f042 0201 	orr.w	r2, r2, #1
 8002a52:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002a54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a56:	f002 0201 	and.w	r2, r2, #1
 8002a5a:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8002a5c:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002a5e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a64:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002a66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a6c:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8002a6e:	9b00      	ldr	r3, [sp, #0]
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOG);
  /**USART1 GPIO Configuration
  PA10   ------> USART1_RX
  PG9   ------> USART1_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8002a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a74:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a76:	2602      	movs	r6, #2
 8002a78:	9619      	str	r6, [sp, #100]	; 0x64
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a7a:	2400      	movs	r4, #0
 8002a7c:	941a      	str	r4, [sp, #104]	; 0x68
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a7e:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a80:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002a82:	2507      	movs	r5, #7
 8002a84:	951d      	str	r5, [sp, #116]	; 0x74
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a86:	a918      	add	r1, sp, #96	; 0x60
 8002a88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a8c:	f005 fa32 	bl	8007ef4 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8002a90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a94:	9318      	str	r3, [sp, #96]	; 0x60
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8002a96:	9619      	str	r6, [sp, #100]	; 0x64
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002a98:	941a      	str	r4, [sp, #104]	; 0x68
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002a9a:	941b      	str	r4, [sp, #108]	; 0x6c
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002a9c:	941c      	str	r4, [sp, #112]	; 0x70
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002a9e:	951d      	str	r5, [sp, #116]	; 0x74
  LL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002aa0:	a918      	add	r1, sp, #96	; 0x60
 8002aa2:	4851      	ldr	r0, [pc, #324]	; (8002be8 <MX_USART1_UART_Init+0x1e4>)
 8002aa4:	f005 fa26 	bl	8007ef4 <LL_GPIO_Init>
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8002aa8:	4b50      	ldr	r3, [pc, #320]	; (8002bec <MX_USART1_UART_Init+0x1e8>)
 8002aaa:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
 8002aae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ab2:	f042 0218 	orr.w	r2, r2, #24
 8002ab6:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8002aba:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002abc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002ac0:	f022 0210 	bic.w	r2, r2, #16
 8002ac4:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8002ac6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002ac8:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002acc:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8002ace:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002ad0:	f022 0220 	bic.w	r2, r2, #32
 8002ad4:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8002ad6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002ad8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002adc:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8002ade:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002ae0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002ae4:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8002ae6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002ae8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002aec:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8002aee:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002af0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002af4:	66da      	str	r2, [r3, #108]	; 0x6c
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8002af6:	f8d3 2818 	ldr.w	r2, [r3, #2072]	; 0x818
 8002afa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002afe:	f042 0219 	orr.w	r2, r2, #25
 8002b02:	f8c3 2818 	str.w	r2, [r3, #2072]	; 0x818
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8002b06:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b0a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002b0e:	f022 0210 	bic.w	r2, r2, #16
 8002b12:	f042 0210 	orr.w	r2, r2, #16
 8002b16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8002b1a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b1e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002b22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8002b26:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b2a:	f022 0220 	bic.w	r2, r2, #32
 8002b2e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8002b32:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b36:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8002b3e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b42:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002b46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 8002b4a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b4e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002b52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 8002b56:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b5a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002b5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8002b62:	941e      	str	r4, [sp, #120]	; 0x78
  USART_InitStruct.BaudRate = 115200;
 8002b64:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002b68:	931f      	str	r3, [sp, #124]	; 0x7c
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8002b6a:	9420      	str	r4, [sp, #128]	; 0x80
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002b6c:	9421      	str	r4, [sp, #132]	; 0x84
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002b6e:	9422      	str	r4, [sp, #136]	; 0x88
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002b70:	230c      	movs	r3, #12
 8002b72:	9323      	str	r3, [sp, #140]	; 0x8c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8002b74:	9424      	str	r4, [sp, #144]	; 0x90
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002b76:	9425      	str	r4, [sp, #148]	; 0x94
  LL_USART_Init(USART1, &USART_InitStruct);
 8002b78:	a91e      	add	r1, sp, #120	; 0x78
 8002b7a:	481d      	ldr	r0, [pc, #116]	; (8002bf0 <MX_USART1_UART_Init+0x1ec>)
 8002b7c:	f005 fbd0 	bl	8008320 <LL_USART_Init>
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8002b80:	4b1c      	ldr	r3, [pc, #112]	; (8002bf4 <MX_USART1_UART_Init+0x1f0>)
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b82:	e853 2f00 	ldrex	r2, [r3]
 8002b86:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b8a:	e843 2100 	strex	r1, r2, [r3]
 8002b8e:	2900      	cmp	r1, #0
 8002b90:	d1f6      	bne.n	8002b80 <MX_USART1_UART_Init+0x17c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b92:	e853 2f00 	ldrex	r2, [r3]
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8002b96:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b9a:	e843 2100 	strex	r1, r2, [r3]
 8002b9e:	2900      	cmp	r1, #0
 8002ba0:	d1f7      	bne.n	8002b92 <MX_USART1_UART_Init+0x18e>
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8002ba2:	4b13      	ldr	r3, [pc, #76]	; (8002bf0 <MX_USART1_UART_Init+0x1ec>)
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002baa:	601a      	str	r2, [r3, #0]
{
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002bac:	685a      	ldr	r2, [r3, #4]
 8002bae:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002bb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002bb4:	689a      	ldr	r2, [r3, #8]
 8002bb6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002bba:	609a      	str	r2, [r3, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	f042 0201 	orr.w	r2, r2, #1
 8002bc2:	601a      	str	r2, [r3, #0]
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8002bc4:	4b0a      	ldr	r3, [pc, #40]	; (8002bf0 <MX_USART1_UART_Init+0x1ec>)
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8002bcc:	d0fa      	beq.n	8002bc4 <MX_USART1_UART_Init+0x1c0>
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8002bce:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <MX_USART1_UART_Init+0x1ec>)
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8002bd6:	d0f5      	beq.n	8002bc4 <MX_USART1_UART_Init+0x1c0>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002bd8:	b026      	add	sp, #152	; 0x98
 8002bda:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8002bdc:	f7ff f928 	bl	8001e30 <Error_Handler>
 8002be0:	e72a      	b.n	8002a38 <MX_USART1_UART_Init+0x34>
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000
 8002be8:	48001800 	.word	0x48001800
 8002bec:	40020000 	.word	0x40020000
 8002bf0:	40013800 	.word	0x40013800
 8002bf4:	40013808 	.word	0x40013808

08002bf8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002bf8:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002bfa:	4817      	ldr	r0, [pc, #92]	; (8002c58 <MX_USART2_UART_Init+0x60>)
 8002bfc:	4b17      	ldr	r3, [pc, #92]	; (8002c5c <MX_USART2_UART_Init+0x64>)
 8002bfe:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8002c00:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002c04:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c06:	2300      	movs	r3, #0
 8002c08:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c0a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c0c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c0e:	220c      	movs	r2, #12
 8002c10:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c12:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c14:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c16:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c18:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c1a:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c1c:	f004 ffdf 	bl	8007bde <HAL_UART_Init>
 8002c20:	b970      	cbnz	r0, 8002c40 <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c22:	2100      	movs	r1, #0
 8002c24:	480c      	ldr	r0, [pc, #48]	; (8002c58 <MX_USART2_UART_Init+0x60>)
 8002c26:	f005 f852 	bl	8007cce <HAL_UARTEx_SetTxFifoThreshold>
 8002c2a:	b960      	cbnz	r0, 8002c46 <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c2c:	2100      	movs	r1, #0
 8002c2e:	480a      	ldr	r0, [pc, #40]	; (8002c58 <MX_USART2_UART_Init+0x60>)
 8002c30:	f005 f872 	bl	8007d18 <HAL_UARTEx_SetRxFifoThreshold>
 8002c34:	b950      	cbnz	r0, 8002c4c <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002c36:	4808      	ldr	r0, [pc, #32]	; (8002c58 <MX_USART2_UART_Init+0x60>)
 8002c38:	f005 f82a 	bl	8007c90 <HAL_UARTEx_DisableFifoMode>
 8002c3c:	b948      	cbnz	r0, 8002c52 <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002c3e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002c40:	f7ff f8f6 	bl	8001e30 <Error_Handler>
 8002c44:	e7ed      	b.n	8002c22 <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 8002c46:	f7ff f8f3 	bl	8001e30 <Error_Handler>
 8002c4a:	e7ef      	b.n	8002c2c <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8002c4c:	f7ff f8f0 	bl	8001e30 <Error_Handler>
 8002c50:	e7f1      	b.n	8002c36 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8002c52:	f7ff f8ed 	bl	8001e30 <Error_Handler>
}
 8002c56:	e7f2      	b.n	8002c3e <MX_USART2_UART_Init+0x46>
 8002c58:	20000a34 	.word	0x20000a34
 8002c5c:	40004400 	.word	0x40004400

08002c60 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002c60:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002c62:	4817      	ldr	r0, [pc, #92]	; (8002cc0 <MX_USART3_UART_Init+0x60>)
 8002c64:	4b17      	ldr	r3, [pc, #92]	; (8002cc4 <MX_USART3_UART_Init+0x64>)
 8002c66:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 8002c68:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8002c6c:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002c72:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c74:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c76:	220c      	movs	r2, #12
 8002c78:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c7a:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c7c:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c7e:	6203      	str	r3, [r0, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c80:	6243      	str	r3, [r0, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c82:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c84:	f004 ffab 	bl	8007bde <HAL_UART_Init>
 8002c88:	b970      	cbnz	r0, 8002ca8 <MX_USART3_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c8a:	2100      	movs	r1, #0
 8002c8c:	480c      	ldr	r0, [pc, #48]	; (8002cc0 <MX_USART3_UART_Init+0x60>)
 8002c8e:	f005 f81e 	bl	8007cce <HAL_UARTEx_SetTxFifoThreshold>
 8002c92:	b960      	cbnz	r0, 8002cae <MX_USART3_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c94:	2100      	movs	r1, #0
 8002c96:	480a      	ldr	r0, [pc, #40]	; (8002cc0 <MX_USART3_UART_Init+0x60>)
 8002c98:	f005 f83e 	bl	8007d18 <HAL_UARTEx_SetRxFifoThreshold>
 8002c9c:	b950      	cbnz	r0, 8002cb4 <MX_USART3_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002c9e:	4808      	ldr	r0, [pc, #32]	; (8002cc0 <MX_USART3_UART_Init+0x60>)
 8002ca0:	f004 fff6 	bl	8007c90 <HAL_UARTEx_DisableFifoMode>
 8002ca4:	b948      	cbnz	r0, 8002cba <MX_USART3_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002ca6:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002ca8:	f7ff f8c2 	bl	8001e30 <Error_Handler>
 8002cac:	e7ed      	b.n	8002c8a <MX_USART3_UART_Init+0x2a>
    Error_Handler();
 8002cae:	f7ff f8bf 	bl	8001e30 <Error_Handler>
 8002cb2:	e7ef      	b.n	8002c94 <MX_USART3_UART_Init+0x34>
    Error_Handler();
 8002cb4:	f7ff f8bc 	bl	8001e30 <Error_Handler>
 8002cb8:	e7f1      	b.n	8002c9e <MX_USART3_UART_Init+0x3e>
    Error_Handler();
 8002cba:	f7ff f8b9 	bl	8001e30 <Error_Handler>
}
 8002cbe:	e7f2      	b.n	8002ca6 <MX_USART3_UART_Init+0x46>
 8002cc0:	20000ac4 	.word	0x20000ac4
 8002cc4:	40004800 	.word	0x40004800

08002cc8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002cc8:	b570      	push	{r4, r5, r6, lr}
 8002cca:	b0a4      	sub	sp, #144	; 0x90
 8002ccc:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cce:	2100      	movs	r1, #0
 8002cd0:	911f      	str	r1, [sp, #124]	; 0x7c
 8002cd2:	9120      	str	r1, [sp, #128]	; 0x80
 8002cd4:	9121      	str	r1, [sp, #132]	; 0x84
 8002cd6:	9122      	str	r1, [sp, #136]	; 0x88
 8002cd8:	9123      	str	r1, [sp, #140]	; 0x8c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002cda:	2254      	movs	r2, #84	; 0x54
 8002cdc:	a80a      	add	r0, sp, #40	; 0x28
 8002cde:	f007 fea3 	bl	800aa28 <memset>
  if(uartHandle->Instance==UART4)
 8002ce2:	6823      	ldr	r3, [r4, #0]
 8002ce4:	4a66      	ldr	r2, [pc, #408]	; (8002e80 <HAL_UART_MspInit+0x1b8>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d00b      	beq.n	8002d02 <HAL_UART_MspInit+0x3a>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(uartHandle->Instance==UART5)
 8002cea:	4a66      	ldr	r2, [pc, #408]	; (8002e84 <HAL_UART_MspInit+0x1bc>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d033      	beq.n	8002d58 <HAL_UART_MspInit+0x90>

  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8002cf0:	4a65      	ldr	r2, [pc, #404]	; (8002e88 <HAL_UART_MspInit+0x1c0>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d06f      	beq.n	8002dd6 <HAL_UART_MspInit+0x10e>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8002cf6:	4a65      	ldr	r2, [pc, #404]	; (8002e8c <HAL_UART_MspInit+0x1c4>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	f000 8096 	beq.w	8002e2a <HAL_UART_MspInit+0x162>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002cfe:	b024      	add	sp, #144	; 0x90
 8002d00:	bd70      	pop	{r4, r5, r6, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002d02:	2308      	movs	r3, #8
 8002d04:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d06:	a80a      	add	r0, sp, #40	; 0x28
 8002d08:	f003 fd72 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8002d0c:	bb08      	cbnz	r0, 8002d52 <HAL_UART_MspInit+0x8a>
    __HAL_RCC_UART4_CLK_ENABLE();
 8002d0e:	4b60      	ldr	r3, [pc, #384]	; (8002e90 <HAL_UART_MspInit+0x1c8>)
 8002d10:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d12:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002d16:	659a      	str	r2, [r3, #88]	; 0x58
 8002d18:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d1a:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8002d1e:	9201      	str	r2, [sp, #4]
 8002d20:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d22:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d24:	f042 0204 	orr.w	r2, r2, #4
 8002d28:	64da      	str	r2, [r3, #76]	; 0x4c
 8002d2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2c:	f003 0304 	and.w	r3, r3, #4
 8002d30:	9302      	str	r3, [sp, #8]
 8002d32:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002d34:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002d38:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d42:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002d44:	2305      	movs	r3, #5
 8002d46:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d48:	a91f      	add	r1, sp, #124	; 0x7c
 8002d4a:	4852      	ldr	r0, [pc, #328]	; (8002e94 <HAL_UART_MspInit+0x1cc>)
 8002d4c:	f001 fb3e 	bl	80043cc <HAL_GPIO_Init>
 8002d50:	e7d5      	b.n	8002cfe <HAL_UART_MspInit+0x36>
      Error_Handler();
 8002d52:	f7ff f86d 	bl	8001e30 <Error_Handler>
 8002d56:	e7da      	b.n	8002d0e <HAL_UART_MspInit+0x46>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8002d58:	2310      	movs	r3, #16
 8002d5a:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d5c:	a80a      	add	r0, sp, #40	; 0x28
 8002d5e:	f003 fd47 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8002d62:	2800      	cmp	r0, #0
 8002d64:	d134      	bne.n	8002dd0 <HAL_UART_MspInit+0x108>
    __HAL_RCC_UART5_CLK_ENABLE();
 8002d66:	4b4a      	ldr	r3, [pc, #296]	; (8002e90 <HAL_UART_MspInit+0x1c8>)
 8002d68:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d6a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002d6e:	659a      	str	r2, [r3, #88]	; 0x58
 8002d70:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002d72:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002d76:	9203      	str	r2, [sp, #12]
 8002d78:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d7a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d7c:	f042 0204 	orr.w	r2, r2, #4
 8002d80:	64da      	str	r2, [r3, #76]	; 0x4c
 8002d82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d84:	f002 0204 	and.w	r2, r2, #4
 8002d88:	9204      	str	r2, [sp, #16]
 8002d8a:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d8e:	f042 0208 	orr.w	r2, r2, #8
 8002d92:	64da      	str	r2, [r3, #76]	; 0x4c
 8002d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d96:	f003 0308 	and.w	r3, r3, #8
 8002d9a:	9305      	str	r3, [sp, #20]
 8002d9c:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = LIN_TX_Pin;
 8002d9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002da2:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da4:	2602      	movs	r6, #2
 8002da6:	9620      	str	r6, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da8:	2400      	movs	r4, #0
 8002daa:	9421      	str	r4, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dac:	9422      	str	r4, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002dae:	2505      	movs	r5, #5
 8002db0:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(LIN_TX_GPIO_Port, &GPIO_InitStruct);
 8002db2:	a91f      	add	r1, sp, #124	; 0x7c
 8002db4:	4837      	ldr	r0, [pc, #220]	; (8002e94 <HAL_UART_MspInit+0x1cc>)
 8002db6:	f001 fb09 	bl	80043cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LIN_RX_Pin;
 8002dba:	2304      	movs	r3, #4
 8002dbc:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbe:	9620      	str	r6, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc0:	9421      	str	r4, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc2:	9422      	str	r4, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8002dc4:	9523      	str	r5, [sp, #140]	; 0x8c
    HAL_GPIO_Init(LIN_RX_GPIO_Port, &GPIO_InitStruct);
 8002dc6:	a91f      	add	r1, sp, #124	; 0x7c
 8002dc8:	4833      	ldr	r0, [pc, #204]	; (8002e98 <HAL_UART_MspInit+0x1d0>)
 8002dca:	f001 faff 	bl	80043cc <HAL_GPIO_Init>
 8002dce:	e796      	b.n	8002cfe <HAL_UART_MspInit+0x36>
      Error_Handler();
 8002dd0:	f7ff f82e 	bl	8001e30 <Error_Handler>
 8002dd4:	e7c7      	b.n	8002d66 <HAL_UART_MspInit+0x9e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002dda:	a80a      	add	r0, sp, #40	; 0x28
 8002ddc:	f003 fd08 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8002de0:	bb00      	cbnz	r0, 8002e24 <HAL_UART_MspInit+0x15c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002de2:	4b2b      	ldr	r3, [pc, #172]	; (8002e90 <HAL_UART_MspInit+0x1c8>)
 8002de4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002de6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002dea:	659a      	str	r2, [r3, #88]	; 0x58
 8002dec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002dee:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8002df2:	9206      	str	r2, [sp, #24]
 8002df4:	9a06      	ldr	r2, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002df6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002df8:	f042 0202 	orr.w	r2, r2, #2
 8002dfc:	64da      	str	r2, [r3, #76]	; 0x4c
 8002dfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	9307      	str	r3, [sp, #28]
 8002e06:	9b07      	ldr	r3, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8002e08:	2318      	movs	r3, #24
 8002e0a:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0c:	2302      	movs	r3, #2
 8002e0e:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e10:	2300      	movs	r3, #0
 8002e12:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e14:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e16:	2307      	movs	r3, #7
 8002e18:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e1a:	a91f      	add	r1, sp, #124	; 0x7c
 8002e1c:	481f      	ldr	r0, [pc, #124]	; (8002e9c <HAL_UART_MspInit+0x1d4>)
 8002e1e:	f001 fad5 	bl	80043cc <HAL_GPIO_Init>
 8002e22:	e76c      	b.n	8002cfe <HAL_UART_MspInit+0x36>
      Error_Handler();
 8002e24:	f7ff f804 	bl	8001e30 <Error_Handler>
 8002e28:	e7db      	b.n	8002de2 <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002e2a:	2304      	movs	r3, #4
 8002e2c:	930a      	str	r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e2e:	a80a      	add	r0, sp, #40	; 0x28
 8002e30:	f003 fcde 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 8002e34:	bb08      	cbnz	r0, 8002e7a <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002e36:	4b16      	ldr	r3, [pc, #88]	; (8002e90 <HAL_UART_MspInit+0x1c8>)
 8002e38:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e3a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002e3e:	659a      	str	r2, [r3, #88]	; 0x58
 8002e40:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e42:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8002e46:	9208      	str	r2, [sp, #32]
 8002e48:	9a08      	ldr	r2, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e4c:	f042 0202 	orr.w	r2, r2, #2
 8002e50:	64da      	str	r2, [r3, #76]	; 0x4c
 8002e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	9309      	str	r3, [sp, #36]	; 0x24
 8002e5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002e5c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002e60:	931f      	str	r3, [sp, #124]	; 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e62:	2302      	movs	r3, #2
 8002e64:	9320      	str	r3, [sp, #128]	; 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e66:	2300      	movs	r3, #0
 8002e68:	9321      	str	r3, [sp, #132]	; 0x84
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e6a:	9322      	str	r3, [sp, #136]	; 0x88
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002e6c:	2307      	movs	r3, #7
 8002e6e:	9323      	str	r3, [sp, #140]	; 0x8c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e70:	a91f      	add	r1, sp, #124	; 0x7c
 8002e72:	480a      	ldr	r0, [pc, #40]	; (8002e9c <HAL_UART_MspInit+0x1d4>)
 8002e74:	f001 faaa 	bl	80043cc <HAL_GPIO_Init>
}
 8002e78:	e741      	b.n	8002cfe <HAL_UART_MspInit+0x36>
      Error_Handler();
 8002e7a:	f7fe ffd9 	bl	8001e30 <Error_Handler>
 8002e7e:	e7da      	b.n	8002e36 <HAL_UART_MspInit+0x16e>
 8002e80:	40004c00 	.word	0x40004c00
 8002e84:	40005000 	.word	0x40005000
 8002e88:	40004400 	.word	0x40004400
 8002e8c:	40004800 	.word	0x40004800
 8002e90:	40021000 	.word	0x40021000
 8002e94:	48000800 	.word	0x48000800
 8002e98:	48000c00 	.word	0x48000c00
 8002e9c:	48000400 	.word	0x48000400

08002ea0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002ea0:	480d      	ldr	r0, [pc, #52]	; (8002ed8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002ea2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ea4:	480d      	ldr	r0, [pc, #52]	; (8002edc <LoopForever+0x6>)
  ldr r1, =_edata
 8002ea6:	490e      	ldr	r1, [pc, #56]	; (8002ee0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ea8:	4a0e      	ldr	r2, [pc, #56]	; (8002ee4 <LoopForever+0xe>)
  movs r3, #0
 8002eaa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002eac:	e002      	b.n	8002eb4 <LoopCopyDataInit>

08002eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eb2:	3304      	adds	r3, #4

08002eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002eb8:	d3f9      	bcc.n	8002eae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002eba:	4a0b      	ldr	r2, [pc, #44]	; (8002ee8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ebc:	4c0b      	ldr	r4, [pc, #44]	; (8002eec <LoopForever+0x16>)
  movs r3, #0
 8002ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ec0:	e001      	b.n	8002ec6 <LoopFillZerobss>

08002ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ec4:	3204      	adds	r2, #4

08002ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ec8:	d3fb      	bcc.n	8002ec2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002eca:	f7ff fa27 	bl	800231c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ece:	f007 fd7f 	bl	800a9d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002ed2:	f7fe ffe9 	bl	8001ea8 <main>

08002ed6 <LoopForever>:

LoopForever:
    b LoopForever
 8002ed6:	e7fe      	b.n	8002ed6 <LoopForever>
  ldr   r0, =_estack
 8002ed8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ee0:	20000358 	.word	0x20000358
  ldr r2, =_sidata
 8002ee4:	080104ec 	.word	0x080104ec
  ldr r2, =_sbss
 8002ee8:	20000358 	.word	0x20000358
  ldr r4, =_ebss
 8002eec:	200026e4 	.word	0x200026e4

08002ef0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ef0:	e7fe      	b.n	8002ef0 <ADC1_2_IRQHandler>
	...

08002ef4 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8002ef4:	4b10      	ldr	r3, [pc, #64]	; (8002f38 <HAL_InitTick+0x44>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	b90b      	cbnz	r3, 8002efe <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002efa:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002efc:	4770      	bx	lr
{
 8002efe:	b510      	push	{r4, lr}
 8002f00:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8002f02:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f0a:	4a0c      	ldr	r2, [pc, #48]	; (8002f3c <HAL_InitTick+0x48>)
 8002f0c:	6810      	ldr	r0, [r2, #0]
 8002f0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002f12:	f000 fd7f 	bl	8003a14 <HAL_SYSTICK_Config>
 8002f16:	b968      	cbnz	r0, 8002f34 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f18:	2c0f      	cmp	r4, #15
 8002f1a:	d901      	bls.n	8002f20 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8002f1c:	2001      	movs	r0, #1
 8002f1e:	e00a      	b.n	8002f36 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f20:	2200      	movs	r2, #0
 8002f22:	4621      	mov	r1, r4
 8002f24:	f04f 30ff 	mov.w	r0, #4294967295
 8002f28:	f000 fd2e 	bl	8003988 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f2c:	4b04      	ldr	r3, [pc, #16]	; (8002f40 <HAL_InitTick+0x4c>)
 8002f2e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f30:	2000      	movs	r0, #0
 8002f32:	e000      	b.n	8002f36 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 8002f34:	2001      	movs	r0, #1
}
 8002f36:	bd10      	pop	{r4, pc}
 8002f38:	20000004 	.word	0x20000004
 8002f3c:	20000000 	.word	0x20000000
 8002f40:	20000008 	.word	0x20000008

08002f44 <HAL_Init>:
{
 8002f44:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f46:	2003      	movs	r0, #3
 8002f48:	f000 fd0c 	bl	8003964 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	f7ff ffd1 	bl	8002ef4 <HAL_InitTick>
 8002f52:	b110      	cbz	r0, 8002f5a <HAL_Init+0x16>
    status = HAL_ERROR;
 8002f54:	2401      	movs	r4, #1
}
 8002f56:	4620      	mov	r0, r4
 8002f58:	bd10      	pop	{r4, pc}
 8002f5a:	4604      	mov	r4, r0
    HAL_MspInit();
 8002f5c:	f7ff f91e 	bl	800219c <HAL_MspInit>
 8002f60:	e7f9      	b.n	8002f56 <HAL_Init+0x12>
	...

08002f64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002f64:	4a03      	ldr	r2, [pc, #12]	; (8002f74 <HAL_IncTick+0x10>)
 8002f66:	6813      	ldr	r3, [r2, #0]
 8002f68:	4903      	ldr	r1, [pc, #12]	; (8002f78 <HAL_IncTick+0x14>)
 8002f6a:	6809      	ldr	r1, [r1, #0]
 8002f6c:	440b      	add	r3, r1
 8002f6e:	6013      	str	r3, [r2, #0]
}
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	20000c74 	.word	0x20000c74
 8002f78:	20000004 	.word	0x20000004

08002f7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002f7c:	4b01      	ldr	r3, [pc, #4]	; (8002f84 <HAL_GetTick+0x8>)
 8002f7e:	6818      	ldr	r0, [r3, #0]
}
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	20000c74 	.word	0x20000c74

08002f88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f88:	b538      	push	{r3, r4, r5, lr}
 8002f8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002f8c:	f7ff fff6 	bl	8002f7c <HAL_GetTick>
 8002f90:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f92:	f1b4 3fff 	cmp.w	r4, #4294967295
 8002f96:	d002      	beq.n	8002f9e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f98:	4b04      	ldr	r3, [pc, #16]	; (8002fac <HAL_Delay+0x24>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002f9e:	f7ff ffed 	bl	8002f7c <HAL_GetTick>
 8002fa2:	1b40      	subs	r0, r0, r5
 8002fa4:	42a0      	cmp	r0, r4
 8002fa6:	d3fa      	bcc.n	8002f9e <HAL_Delay+0x16>
  {
  }
}
 8002fa8:	bd38      	pop	{r3, r4, r5, pc}
 8002faa:	bf00      	nop
 8002fac:	20000004 	.word	0x20000004

08002fb0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002fb0:	b530      	push	{r4, r5, lr}
 8002fb2:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002fb8:	2800      	cmp	r0, #0
 8002fba:	f000 8138 	beq.w	800322e <HAL_ADC_Init+0x27e>
 8002fbe:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002fc0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002fc2:	b313      	cbz	r3, 800300a <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002fc4:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8002fcc:	d005      	beq.n	8002fda <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 8002fd4:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002fd8:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002fda:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002fdc:	6893      	ldr	r3, [r2, #8]
 8002fde:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002fe2:	d11f      	bne.n	8003024 <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 8002fe4:	6893      	ldr	r3, [r2, #8]
 8002fe6:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002fea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002fee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ff2:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ff4:	4b8f      	ldr	r3, [pc, #572]	; (8003234 <HAL_ADC_Init+0x284>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	099b      	lsrs	r3, r3, #6
 8002ffa:	4a8f      	ldr	r2, [pc, #572]	; (8003238 <HAL_ADC_Init+0x288>)
 8002ffc:	fba2 2303 	umull	r2, r3, r2, r3
 8003000:	099b      	lsrs	r3, r3, #6
 8003002:	3301      	adds	r3, #1
 8003004:	005b      	lsls	r3, r3, #1
 8003006:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8003008:	e009      	b.n	800301e <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 800300a:	f7fe f955 	bl	80012b8 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800300e:	2300      	movs	r3, #0
 8003010:	6623      	str	r3, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 8003012:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 8003016:	e7d5      	b.n	8002fc4 <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8003018:	9b01      	ldr	r3, [sp, #4]
 800301a:	3b01      	subs	r3, #1
 800301c:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 800301e:	9b01      	ldr	r3, [sp, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d1f9      	bne.n	8003018 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003024:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003026:	6893      	ldr	r3, [r2, #8]
 8003028:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800302c:	d13d      	bne.n	80030aa <HAL_ADC_Init+0xfa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800302e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003030:	f043 0310 	orr.w	r3, r3, #16
 8003034:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003036:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8003038:	f043 0301 	orr.w	r3, r3, #1
 800303c:	6623      	str	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 800303e:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003040:	6893      	ldr	r3, [r2, #8]
 8003042:	f013 0304 	ands.w	r3, r3, #4
 8003046:	d000      	beq.n	800304a <HAL_ADC_Init+0x9a>
 8003048:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800304a:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800304c:	f011 0f10 	tst.w	r1, #16
 8003050:	f040 80e6 	bne.w	8003220 <HAL_ADC_Init+0x270>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003054:	2b00      	cmp	r3, #0
 8003056:	f040 80e3 	bne.w	8003220 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800305a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800305c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003060:	f043 0302 	orr.w	r3, r3, #2
 8003064:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003066:	6893      	ldr	r3, [r2, #8]
 8003068:	f013 0f01 	tst.w	r3, #1
 800306c:	d13e      	bne.n	80030ec <HAL_ADC_Init+0x13c>
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800306e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8003072:	d01c      	beq.n	80030ae <HAL_ADC_Init+0xfe>
 8003074:	4b71      	ldr	r3, [pc, #452]	; (800323c <HAL_ADC_Init+0x28c>)
 8003076:	429a      	cmp	r2, r3
 8003078:	d019      	beq.n	80030ae <HAL_ADC_Init+0xfe>
 800307a:	4b71      	ldr	r3, [pc, #452]	; (8003240 <HAL_ADC_Init+0x290>)
 800307c:	6899      	ldr	r1, [r3, #8]
 800307e:	f011 0101 	ands.w	r1, r1, #1
 8003082:	d000      	beq.n	8003086 <HAL_ADC_Init+0xd6>
 8003084:	2101      	movs	r1, #1
 8003086:	4b6f      	ldr	r3, [pc, #444]	; (8003244 <HAL_ADC_Init+0x294>)
 8003088:	689b      	ldr	r3, [r3, #8]
 800308a:	f013 0301 	ands.w	r3, r3, #1
 800308e:	d000      	beq.n	8003092 <HAL_ADC_Init+0xe2>
 8003090:	2301      	movs	r3, #1
 8003092:	430b      	orrs	r3, r1
 8003094:	496c      	ldr	r1, [pc, #432]	; (8003248 <HAL_ADC_Init+0x298>)
 8003096:	6889      	ldr	r1, [r1, #8]
 8003098:	f011 0101 	ands.w	r1, r1, #1
 800309c:	d000      	beq.n	80030a0 <HAL_ADC_Init+0xf0>
 800309e:	2101      	movs	r1, #1
 80030a0:	430b      	orrs	r3, r1
 80030a2:	bf0c      	ite	eq
 80030a4:	2301      	moveq	r3, #1
 80030a6:	2300      	movne	r3, #0
 80030a8:	e012      	b.n	80030d0 <HAL_ADC_Init+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030aa:	2000      	movs	r0, #0
 80030ac:	e7c8      	b.n	8003040 <HAL_ADC_Init+0x90>
 80030ae:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	f013 0301 	ands.w	r3, r3, #1
 80030b8:	d000      	beq.n	80030bc <HAL_ADC_Init+0x10c>
 80030ba:	2301      	movs	r3, #1
 80030bc:	495f      	ldr	r1, [pc, #380]	; (800323c <HAL_ADC_Init+0x28c>)
 80030be:	6889      	ldr	r1, [r1, #8]
 80030c0:	f011 0101 	ands.w	r1, r1, #1
 80030c4:	d000      	beq.n	80030c8 <HAL_ADC_Init+0x118>
 80030c6:	2101      	movs	r1, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80030c8:	430b      	orrs	r3, r1
 80030ca:	bf0c      	ite	eq
 80030cc:	2301      	moveq	r3, #1
 80030ce:	2300      	movne	r3, #0
 80030d0:	b163      	cbz	r3, 80030ec <HAL_ADC_Init+0x13c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80030d2:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 80030d6:	d072      	beq.n	80031be <HAL_ADC_Init+0x20e>
 80030d8:	4b58      	ldr	r3, [pc, #352]	; (800323c <HAL_ADC_Init+0x28c>)
 80030da:	429a      	cmp	r2, r3
 80030dc:	d06d      	beq.n	80031ba <HAL_ADC_Init+0x20a>
 80030de:	495b      	ldr	r1, [pc, #364]	; (800324c <HAL_ADC_Init+0x29c>)
 80030e0:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80030e2:	688a      	ldr	r2, [r1, #8]
 80030e4:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80030e8:	4313      	orrs	r3, r2
 80030ea:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030ec:	7f62      	ldrb	r2, [r4, #29]
                hadc->Init.Overrun                                                     |
 80030ee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80030f0:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                hadc->Init.DataAlign                                                   |
 80030f4:	68e2      	ldr	r2, [r4, #12]
                hadc->Init.Overrun                                                     |
 80030f6:	4313      	orrs	r3, r2
                hadc->Init.Resolution                                                  |
 80030f8:	68a2      	ldr	r2, [r4, #8]
                hadc->Init.DataAlign                                                   |
 80030fa:	4313      	orrs	r3, r2
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80030fc:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003100:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003104:	2a01      	cmp	r2, #1
 8003106:	d05c      	beq.n	80031c2 <HAL_ADC_Init+0x212>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003108:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800310a:	b122      	cbz	r2, 8003116 <HAL_ADC_Init+0x166>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800310c:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8003110:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8003112:	430a      	orrs	r2, r1
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003114:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003116:	6821      	ldr	r1, [r4, #0]
 8003118:	68cd      	ldr	r5, [r1, #12]
 800311a:	4a4d      	ldr	r2, [pc, #308]	; (8003250 <HAL_ADC_Init+0x2a0>)
 800311c:	402a      	ands	r2, r5
 800311e:	4313      	orrs	r3, r2
 8003120:	60cb      	str	r3, [r1, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8003122:	6822      	ldr	r2, [r4, #0]
 8003124:	6913      	ldr	r3, [r2, #16]
 8003126:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800312a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800312c:	430b      	orrs	r3, r1
 800312e:	6113      	str	r3, [r2, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003130:	6821      	ldr	r1, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003132:	688b      	ldr	r3, [r1, #8]
 8003134:	f013 0304 	ands.w	r3, r3, #4
 8003138:	d000      	beq.n	800313c <HAL_ADC_Init+0x18c>
 800313a:	2301      	movs	r3, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800313c:	688a      	ldr	r2, [r1, #8]
 800313e:	f012 0208 	ands.w	r2, r2, #8
 8003142:	d000      	beq.n	8003146 <HAL_ADC_Init+0x196>
 8003144:	2201      	movs	r2, #1
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003146:	bb4b      	cbnz	r3, 800319c <HAL_ADC_Init+0x1ec>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003148:	bb42      	cbnz	r2, 800319c <HAL_ADC_Init+0x1ec>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800314a:	7f22      	ldrb	r2, [r4, #28]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800314c:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8003150:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003152:	ea43 3282 	orr.w	r2, r3, r2, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003156:	68cb      	ldr	r3, [r1, #12]
 8003158:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800315c:	f023 0302 	bic.w	r3, r3, #2
 8003160:	4313      	orrs	r3, r2
 8003162:	60cb      	str	r3, [r1, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8003164:	6923      	ldr	r3, [r4, #16]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d030      	beq.n	80031cc <HAL_ADC_Init+0x21c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800316a:	6822      	ldr	r2, [r4, #0]
 800316c:	6913      	ldr	r3, [r2, #16]
 800316e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003172:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8003174:	6822      	ldr	r2, [r4, #0]
 8003176:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800317a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800317e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003182:	6921      	ldr	r1, [r4, #16]
 8003184:	430b      	orrs	r3, r1
 8003186:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800318a:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800318e:	2b01      	cmp	r3, #1
 8003190:	d02b      	beq.n	80031ea <HAL_ADC_Init+0x23a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003192:	6822      	ldr	r2, [r4, #0]
 8003194:	6913      	ldr	r3, [r2, #16]
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800319c:	6963      	ldr	r3, [r4, #20]
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d035      	beq.n	800320e <HAL_ADC_Init+0x25e>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80031a2:	6822      	ldr	r2, [r4, #0]
 80031a4:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80031a6:	f023 030f 	bic.w	r3, r3, #15
 80031aa:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80031ac:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80031ae:	f023 0303 	bic.w	r3, r3, #3
 80031b2:	f043 0301 	orr.w	r3, r3, #1
 80031b6:	65e3      	str	r3, [r4, #92]	; 0x5c
 80031b8:	e037      	b.n	800322a <HAL_ADC_Init+0x27a>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80031ba:	4926      	ldr	r1, [pc, #152]	; (8003254 <HAL_ADC_Init+0x2a4>)
 80031bc:	e790      	b.n	80030e0 <HAL_ADC_Init+0x130>
 80031be:	4925      	ldr	r1, [pc, #148]	; (8003254 <HAL_ADC_Init+0x2a4>)
 80031c0:	e78e      	b.n	80030e0 <HAL_ADC_Init+0x130>
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80031c2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80031c4:	3a01      	subs	r2, #1
 80031c6:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80031ca:	e79d      	b.n	8003108 <HAL_ADC_Init+0x158>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80031cc:	6822      	ldr	r2, [r4, #0]
 80031ce:	6913      	ldr	r3, [r2, #16]
 80031d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031d4:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80031d6:	6822      	ldr	r2, [r4, #0]
 80031d8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80031dc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80031e0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80031e4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80031e8:	e7cf      	b.n	800318a <HAL_ADC_Init+0x1da>
        MODIFY_REG(hadc->Instance->CFGR2,
 80031ea:	6821      	ldr	r1, [r4, #0]
 80031ec:	690b      	ldr	r3, [r1, #16]
 80031ee:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80031f2:	f023 0304 	bic.w	r3, r3, #4
 80031f6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80031f8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80031fa:	432a      	orrs	r2, r5
 80031fc:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80031fe:	432a      	orrs	r2, r5
 8003200:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8003202:	432a      	orrs	r2, r5
 8003204:	4313      	orrs	r3, r2
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	610b      	str	r3, [r1, #16]
 800320c:	e7c6      	b.n	800319c <HAL_ADC_Init+0x1ec>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800320e:	6821      	ldr	r1, [r4, #0]
 8003210:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8003212:	f023 030f 	bic.w	r3, r3, #15
 8003216:	6a22      	ldr	r2, [r4, #32]
 8003218:	3a01      	subs	r2, #1
 800321a:	4313      	orrs	r3, r2
 800321c:	630b      	str	r3, [r1, #48]	; 0x30
 800321e:	e7c5      	b.n	80031ac <HAL_ADC_Init+0x1fc>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003220:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003222:	f043 0310 	orr.w	r3, r3, #16
 8003226:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003228:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 800322a:	b003      	add	sp, #12
 800322c:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 800322e:	2001      	movs	r0, #1
 8003230:	e7fb      	b.n	800322a <HAL_ADC_Init+0x27a>
 8003232:	bf00      	nop
 8003234:	20000000 	.word	0x20000000
 8003238:	053e2d63 	.word	0x053e2d63
 800323c:	50000100 	.word	0x50000100
 8003240:	50000400 	.word	0x50000400
 8003244:	50000500 	.word	0x50000500
 8003248:	50000600 	.word	0x50000600
 800324c:	50000700 	.word	0x50000700
 8003250:	fff04007 	.word	0xfff04007
 8003254:	50000300 	.word	0x50000300

08003258 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003258:	b5f0      	push	{r4, r5, r6, r7, lr}
 800325a:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800325c:	2200      	movs	r2, #0
 800325e:	9201      	str	r2, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003260:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8003264:	2a01      	cmp	r2, #1
 8003266:	f000 8284 	beq.w	8003772 <HAL_ADC_ConfigChannel+0x51a>
 800326a:	4603      	mov	r3, r0
 800326c:	2201      	movs	r2, #1
 800326e:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003272:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003274:	68a8      	ldr	r0, [r5, #8]
 8003276:	f010 0f04 	tst.w	r0, #4
 800327a:	d009      	beq.n	8003290 <HAL_ADC_ConfigChannel+0x38>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800327c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800327e:	f042 0220 	orr.w	r2, r2, #32
 8003282:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003284:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003286:	2200      	movs	r2, #0
 8003288:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 800328c:	b003      	add	sp, #12
 800328e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003290:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003292:	3530      	adds	r5, #48	; 0x30
 8003294:	0a22      	lsrs	r2, r4, #8
 8003296:	0092      	lsls	r2, r2, #2
 8003298:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 800329c:	58a8      	ldr	r0, [r5, r2]
 800329e:	f004 0e1f 	and.w	lr, r4, #31
 80032a2:	241f      	movs	r4, #31
 80032a4:	fa04 f40e 	lsl.w	r4, r4, lr
 80032a8:	ea20 0004 	bic.w	r0, r0, r4
 80032ac:	680c      	ldr	r4, [r1, #0]
 80032ae:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 80032b2:	fa0c fc0e 	lsl.w	ip, ip, lr
 80032b6:	ea40 000c 	orr.w	r0, r0, ip
 80032ba:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032bc:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80032be:	6882      	ldr	r2, [r0, #8]
 80032c0:	f012 0204 	ands.w	r2, r2, #4
 80032c4:	d000      	beq.n	80032c8 <HAL_ADC_ConfigChannel+0x70>
 80032c6:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80032c8:	6884      	ldr	r4, [r0, #8]
 80032ca:	f014 0408 	ands.w	r4, r4, #8
 80032ce:	d000      	beq.n	80032d2 <HAL_ADC_ConfigChannel+0x7a>
 80032d0:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80032d2:	2a00      	cmp	r2, #0
 80032d4:	d150      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x120>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80032d6:	2c00      	cmp	r4, #0
 80032d8:	d14e      	bne.n	8003378 <HAL_ADC_ConfigChannel+0x120>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80032da:	688f      	ldr	r7, [r1, #8]
 80032dc:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 80032e0:	f000 8086 	beq.w	80033f0 <HAL_ADC_ConfigChannel+0x198>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80032e4:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80032e6:	3014      	adds	r0, #20
 80032e8:	0e72      	lsrs	r2, r6, #25
 80032ea:	0092      	lsls	r2, r2, #2
 80032ec:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80032f0:	5885      	ldr	r5, [r0, r2]
 80032f2:	f3c6 5e04 	ubfx	lr, r6, #20, #5
 80032f6:	f04f 0c07 	mov.w	ip, #7
 80032fa:	fa0c fc0e 	lsl.w	ip, ip, lr
 80032fe:	ea25 0c0c 	bic.w	ip, r5, ip
 8003302:	fa07 f50e 	lsl.w	r5, r7, lr
 8003306:	ea4c 0505 	orr.w	r5, ip, r5
 800330a:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800330c:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800330e:	6942      	ldr	r2, [r0, #20]
 8003310:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003314:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003316:	694d      	ldr	r5, [r1, #20]
 8003318:	6818      	ldr	r0, [r3, #0]
 800331a:	68c2      	ldr	r2, [r0, #12]
 800331c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8003320:	0052      	lsls	r2, r2, #1
 8003322:	fa05 f202 	lsl.w	r2, r5, r2
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003326:	690e      	ldr	r6, [r1, #16]
 8003328:	2e04      	cmp	r6, #4
 800332a:	d079      	beq.n	8003420 <HAL_ADC_ConfigChannel+0x1c8>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800332c:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 800332e:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8003332:	4dae      	ldr	r5, [pc, #696]	; (80035ec <HAL_ADC_ConfigChannel+0x394>)
 8003334:	403d      	ands	r5, r7
 8003336:	680f      	ldr	r7, [r1, #0]
 8003338:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 800333c:	433a      	orrs	r2, r7
 800333e:	4315      	orrs	r5, r2
 8003340:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8003344:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	690e      	ldr	r6, [r1, #16]
 800334c:	6988      	ldr	r0, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800334e:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8003350:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
 8003354:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8003358:	4328      	orrs	r0, r5
 800335a:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	690d      	ldr	r5, [r1, #16]
 8003362:	7f08      	ldrb	r0, [r1, #28]
 8003364:	2801      	cmp	r0, #1
 8003366:	d058      	beq.n	800341a <HAL_ADC_ConfigChannel+0x1c2>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003368:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 800336a:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800336e:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8003372:	4304      	orrs	r4, r0
 8003374:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003378:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800337a:	6890      	ldr	r0, [r2, #8]
 800337c:	f010 0f01 	tst.w	r0, #1
 8003380:	d112      	bne.n	80033a8 <HAL_ADC_ConfigChannel+0x150>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003382:	6808      	ldr	r0, [r1, #0]
 8003384:	68cd      	ldr	r5, [r1, #12]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8003386:	4c9a      	ldr	r4, [pc, #616]	; (80035f0 <HAL_ADC_ConfigChannel+0x398>)
 8003388:	42a5      	cmp	r5, r4
 800338a:	f000 80b1 	beq.w	80034f0 <HAL_ADC_ConfigChannel+0x298>
    CLEAR_BIT(ADCx->DIFSEL,
 800338e:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 8003392:	f3c0 0012 	ubfx	r0, r0, #0, #19
 8003396:	ea24 0000 	bic.w	r0, r4, r0
 800339a:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800339e:	68c8      	ldr	r0, [r1, #12]
 80033a0:	4a93      	ldr	r2, [pc, #588]	; (80035f0 <HAL_ADC_ConfigChannel+0x398>)
 80033a2:	4290      	cmp	r0, r2
 80033a4:	f000 80ac 	beq.w	8003500 <HAL_ADC_ConfigChannel+0x2a8>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80033a8:	680a      	ldr	r2, [r1, #0]
 80033aa:	4992      	ldr	r1, [pc, #584]	; (80035f4 <HAL_ADC_ConfigChannel+0x39c>)
 80033ac:	420a      	tst	r2, r1
 80033ae:	f000 81da 	beq.w	8003766 <HAL_ADC_ConfigChannel+0x50e>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80033b2:	6819      	ldr	r1, [r3, #0]
 80033b4:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80033b8:	f000 8173 	beq.w	80036a2 <HAL_ADC_ConfigChannel+0x44a>
 80033bc:	488e      	ldr	r0, [pc, #568]	; (80035f8 <HAL_ADC_ConfigChannel+0x3a0>)
 80033be:	4281      	cmp	r1, r0
 80033c0:	f000 816c 	beq.w	800369c <HAL_ADC_ConfigChannel+0x444>
 80033c4:	488d      	ldr	r0, [pc, #564]	; (80035fc <HAL_ADC_ConfigChannel+0x3a4>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80033c6:	6880      	ldr	r0, [r0, #8]
 80033c8:	f000 74e0 	and.w	r4, r0, #29360128	; 0x1c00000
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 80033cc:	4d8c      	ldr	r5, [pc, #560]	; (8003600 <HAL_ADC_ConfigChannel+0x3a8>)
 80033ce:	42aa      	cmp	r2, r5
 80033d0:	f000 8169 	beq.w	80036a6 <HAL_ADC_ConfigChannel+0x44e>
 80033d4:	4d8b      	ldr	r5, [pc, #556]	; (8003604 <HAL_ADC_ConfigChannel+0x3ac>)
 80033d6:	42aa      	cmp	r2, r5
 80033d8:	f000 8165 	beq.w	80036a6 <HAL_ADC_ConfigChannel+0x44e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80033dc:	4d8a      	ldr	r5, [pc, #552]	; (8003608 <HAL_ADC_ConfigChannel+0x3b0>)
 80033de:	42aa      	cmp	r2, r5
 80033e0:	f000 8194 	beq.w	800370c <HAL_ADC_ConfigChannel+0x4b4>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80033e4:	4d89      	ldr	r5, [pc, #548]	; (800360c <HAL_ADC_ConfigChannel+0x3b4>)
 80033e6:	42aa      	cmp	r2, r5
 80033e8:	f000 81a8 	beq.w	800373c <HAL_ADC_ConfigChannel+0x4e4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033ec:	2000      	movs	r0, #0
 80033ee:	e74a      	b.n	8003286 <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80033f0:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80033f2:	3014      	adds	r0, #20
 80033f4:	0e6a      	lsrs	r2, r5, #25
 80033f6:	0092      	lsls	r2, r2, #2
 80033f8:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80033fc:	5886      	ldr	r6, [r0, r2]
 80033fe:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8003402:	2707      	movs	r7, #7
 8003404:	fa07 f505 	lsl.w	r5, r7, r5
 8003408:	ea26 0505 	bic.w	r5, r6, r5
 800340c:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800340e:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003410:	6942      	ldr	r2, [r0, #20]
 8003412:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003416:	6142      	str	r2, [r0, #20]
}
 8003418:	e77d      	b.n	8003316 <HAL_ADC_ConfigChannel+0xbe>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800341a:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800341e:	e7a3      	b.n	8003368 <HAL_ADC_ConfigChannel+0x110>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003420:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8003422:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003424:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003428:	680a      	ldr	r2, [r1, #0]
 800342a:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800342e:	bb85      	cbnz	r5, 8003492 <HAL_ADC_ConfigChannel+0x23a>
 8003430:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003434:	4294      	cmp	r4, r2
 8003436:	d034      	beq.n	80034a2 <HAL_ADC_ConfigChannel+0x24a>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003438:	681c      	ldr	r4, [r3, #0]
 800343a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800343c:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800343e:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003442:	680a      	ldr	r2, [r1, #0]
 8003444:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003448:	bb85      	cbnz	r5, 80034ac <HAL_ADC_ConfigChannel+0x254>
 800344a:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800344e:	4290      	cmp	r0, r2
 8003450:	d034      	beq.n	80034bc <HAL_ADC_ConfigChannel+0x264>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003452:	681c      	ldr	r4, [r3, #0]
 8003454:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8003456:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8003458:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800345c:	680a      	ldr	r2, [r1, #0]
 800345e:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003462:	bb85      	cbnz	r5, 80034c6 <HAL_ADC_ConfigChannel+0x26e>
 8003464:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003468:	4290      	cmp	r0, r2
 800346a:	d034      	beq.n	80034d6 <HAL_ADC_ConfigChannel+0x27e>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800346c:	681c      	ldr	r4, [r3, #0]
 800346e:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8003470:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8003472:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003476:	680a      	ldr	r2, [r1, #0]
 8003478:	f3c2 0512 	ubfx	r5, r2, #0, #19
 800347c:	bb85      	cbnz	r5, 80034e0 <HAL_ADC_ConfigChannel+0x288>
 800347e:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003482:	4290      	cmp	r0, r2
 8003484:	f47f af78 	bne.w	8003378 <HAL_ADC_ConfigChannel+0x120>
  MODIFY_REG(*preg,
 8003488:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 800348a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800348e:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8003490:	e772      	b.n	8003378 <HAL_ADC_ConfigChannel+0x120>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003492:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8003496:	b112      	cbz	r2, 800349e <HAL_ADC_ConfigChannel+0x246>
  return __builtin_clz(value);
 8003498:	fab2 f282 	clz	r2, r2
 800349c:	e7ca      	b.n	8003434 <HAL_ADC_ConfigChannel+0x1dc>
    return 32U;
 800349e:	2220      	movs	r2, #32
 80034a0:	e7c8      	b.n	8003434 <HAL_ADC_ConfigChannel+0x1dc>
  MODIFY_REG(*preg,
 80034a2:	6e02      	ldr	r2, [r0, #96]	; 0x60
 80034a4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034a8:	6602      	str	r2, [r0, #96]	; 0x60
}
 80034aa:	e7c5      	b.n	8003438 <HAL_ADC_ConfigChannel+0x1e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ac:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80034b0:	b112      	cbz	r2, 80034b8 <HAL_ADC_ConfigChannel+0x260>
  return __builtin_clz(value);
 80034b2:	fab2 f282 	clz	r2, r2
 80034b6:	e7ca      	b.n	800344e <HAL_ADC_ConfigChannel+0x1f6>
    return 32U;
 80034b8:	2220      	movs	r2, #32
 80034ba:	e7c8      	b.n	800344e <HAL_ADC_ConfigChannel+0x1f6>
  MODIFY_REG(*preg,
 80034bc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80034be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034c2:	6662      	str	r2, [r4, #100]	; 0x64
}
 80034c4:	e7c5      	b.n	8003452 <HAL_ADC_ConfigChannel+0x1fa>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80034ca:	b112      	cbz	r2, 80034d2 <HAL_ADC_ConfigChannel+0x27a>
  return __builtin_clz(value);
 80034cc:	fab2 f282 	clz	r2, r2
 80034d0:	e7ca      	b.n	8003468 <HAL_ADC_ConfigChannel+0x210>
    return 32U;
 80034d2:	2220      	movs	r2, #32
 80034d4:	e7c8      	b.n	8003468 <HAL_ADC_ConfigChannel+0x210>
  MODIFY_REG(*preg,
 80034d6:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 80034d8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80034dc:	66a2      	str	r2, [r4, #104]	; 0x68
}
 80034de:	e7c5      	b.n	800346c <HAL_ADC_ConfigChannel+0x214>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80034e4:	b112      	cbz	r2, 80034ec <HAL_ADC_ConfigChannel+0x294>
  return __builtin_clz(value);
 80034e6:	fab2 f282 	clz	r2, r2
 80034ea:	e7ca      	b.n	8003482 <HAL_ADC_ConfigChannel+0x22a>
    return 32U;
 80034ec:	2220      	movs	r2, #32
 80034ee:	e7c8      	b.n	8003482 <HAL_ADC_ConfigChannel+0x22a>
    SET_BIT(ADCx->DIFSEL,
 80034f0:	f8d2 40b0 	ldr.w	r4, [r2, #176]	; 0xb0
 80034f4:	f3c0 0012 	ubfx	r0, r0, #0, #19
 80034f8:	4320      	orrs	r0, r4
 80034fa:	f8c2 00b0 	str.w	r0, [r2, #176]	; 0xb0
 80034fe:	e74e      	b.n	800339e <HAL_ADC_ConfigChannel+0x146>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003500:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003502:	680a      	ldr	r2, [r1, #0]
 8003504:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8003508:	2d00      	cmp	r5, #0
 800350a:	d138      	bne.n	800357e <HAL_ADC_ConfigChannel+0x326>
 800350c:	0e90      	lsrs	r0, r2, #26
 800350e:	3001      	adds	r0, #1
 8003510:	f000 001f 	and.w	r0, r0, #31
 8003514:	2809      	cmp	r0, #9
 8003516:	bf8c      	ite	hi
 8003518:	2000      	movhi	r0, #0
 800351a:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800351c:	2800      	cmp	r0, #0
 800351e:	d077      	beq.n	8003610 <HAL_ADC_ConfigChannel+0x3b8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003520:	2d00      	cmp	r5, #0
 8003522:	d13b      	bne.n	800359c <HAL_ADC_ConfigChannel+0x344>
 8003524:	0e90      	lsrs	r0, r2, #26
 8003526:	3001      	adds	r0, #1
 8003528:	0680      	lsls	r0, r0, #26
 800352a:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800352e:	2d00      	cmp	r5, #0
 8003530:	d140      	bne.n	80035b4 <HAL_ADC_ConfigChannel+0x35c>
 8003532:	0e96      	lsrs	r6, r2, #26
 8003534:	3601      	adds	r6, #1
 8003536:	f006 071f 	and.w	r7, r6, #31
 800353a:	2601      	movs	r6, #1
 800353c:	40be      	lsls	r6, r7
 800353e:	4330      	orrs	r0, r6
 8003540:	2d00      	cmp	r5, #0
 8003542:	d145      	bne.n	80035d0 <HAL_ADC_ConfigChannel+0x378>
 8003544:	0e92      	lsrs	r2, r2, #26
 8003546:	3201      	adds	r2, #1
 8003548:	f002 021f 	and.w	r2, r2, #31
 800354c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003550:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003552:	4302      	orrs	r2, r0
 8003554:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003556:	f104 0614 	add.w	r6, r4, #20
 800355a:	0e55      	lsrs	r5, r2, #25
 800355c:	00ad      	lsls	r5, r5, #2
 800355e:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8003562:	5974      	ldr	r4, [r6, r5]
 8003564:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8003568:	f04f 0c07 	mov.w	ip, #7
 800356c:	fa0c fc02 	lsl.w	ip, ip, r2
 8003570:	ea24 0c0c 	bic.w	ip, r4, ip
 8003574:	4090      	lsls	r0, r2
 8003576:	ea4c 0000 	orr.w	r0, ip, r0
 800357a:	5170      	str	r0, [r6, r5]
}
 800357c:	e714      	b.n	80033a8 <HAL_ADC_ConfigChannel+0x150>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800357e:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8003582:	b148      	cbz	r0, 8003598 <HAL_ADC_ConfigChannel+0x340>
  return __builtin_clz(value);
 8003584:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003588:	3001      	adds	r0, #1
 800358a:	f000 001f 	and.w	r0, r0, #31
 800358e:	2809      	cmp	r0, #9
 8003590:	bf8c      	ite	hi
 8003592:	2000      	movhi	r0, #0
 8003594:	2001      	movls	r0, #1
 8003596:	e7c1      	b.n	800351c <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8003598:	2020      	movs	r0, #32
 800359a:	e7f5      	b.n	8003588 <HAL_ADC_ConfigChannel+0x330>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800359c:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 80035a0:	b130      	cbz	r0, 80035b0 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 80035a2:	fab0 f080 	clz	r0, r0
 80035a6:	3001      	adds	r0, #1
 80035a8:	0680      	lsls	r0, r0, #26
 80035aa:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 80035ae:	e7be      	b.n	800352e <HAL_ADC_ConfigChannel+0x2d6>
    return 32U;
 80035b0:	2020      	movs	r0, #32
 80035b2:	e7f8      	b.n	80035a6 <HAL_ADC_ConfigChannel+0x34e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b4:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 80035b8:	b146      	cbz	r6, 80035cc <HAL_ADC_ConfigChannel+0x374>
  return __builtin_clz(value);
 80035ba:	fab6 f686 	clz	r6, r6
 80035be:	3601      	adds	r6, #1
 80035c0:	f006 061f 	and.w	r6, r6, #31
 80035c4:	2701      	movs	r7, #1
 80035c6:	fa07 f606 	lsl.w	r6, r7, r6
 80035ca:	e7b8      	b.n	800353e <HAL_ADC_ConfigChannel+0x2e6>
    return 32U;
 80035cc:	2620      	movs	r6, #32
 80035ce:	e7f6      	b.n	80035be <HAL_ADC_ConfigChannel+0x366>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80035d4:	b142      	cbz	r2, 80035e8 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80035d6:	fab2 f282 	clz	r2, r2
 80035da:	3201      	adds	r2, #1
 80035dc:	f002 021f 	and.w	r2, r2, #31
 80035e0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80035e4:	0512      	lsls	r2, r2, #20
 80035e6:	e7b4      	b.n	8003552 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 80035e8:	2220      	movs	r2, #32
 80035ea:	e7f6      	b.n	80035da <HAL_ADC_ConfigChannel+0x382>
 80035ec:	03fff000 	.word	0x03fff000
 80035f0:	407f0000 	.word	0x407f0000
 80035f4:	80080000 	.word	0x80080000
 80035f8:	50000100 	.word	0x50000100
 80035fc:	50000700 	.word	0x50000700
 8003600:	c3210000 	.word	0xc3210000
 8003604:	90c00010 	.word	0x90c00010
 8003608:	c7520000 	.word	0xc7520000
 800360c:	cb840000 	.word	0xcb840000
 8003610:	b9cd      	cbnz	r5, 8003646 <HAL_ADC_ConfigChannel+0x3ee>
 8003612:	0e90      	lsrs	r0, r2, #26
 8003614:	3001      	adds	r0, #1
 8003616:	0680      	lsls	r0, r0, #26
 8003618:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 800361c:	b9fd      	cbnz	r5, 800365e <HAL_ADC_ConfigChannel+0x406>
 800361e:	0e96      	lsrs	r6, r2, #26
 8003620:	3601      	adds	r6, #1
 8003622:	f006 071f 	and.w	r7, r6, #31
 8003626:	2601      	movs	r6, #1
 8003628:	40be      	lsls	r6, r7
 800362a:	4330      	orrs	r0, r6
 800362c:	bb2d      	cbnz	r5, 800367a <HAL_ADC_ConfigChannel+0x422>
 800362e:	0e92      	lsrs	r2, r2, #26
 8003630:	3201      	adds	r2, #1
 8003632:	f002 021f 	and.w	r2, r2, #31
 8003636:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800363a:	3a1e      	subs	r2, #30
 800363c:	0512      	lsls	r2, r2, #20
 800363e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003642:	4302      	orrs	r2, r0
 8003644:	e786      	b.n	8003554 <HAL_ADC_ConfigChannel+0x2fc>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003646:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 800364a:	b130      	cbz	r0, 800365a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 800364c:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003650:	3001      	adds	r0, #1
 8003652:	0680      	lsls	r0, r0, #26
 8003654:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8003658:	e7e0      	b.n	800361c <HAL_ADC_ConfigChannel+0x3c4>
    return 32U;
 800365a:	2020      	movs	r0, #32
 800365c:	e7f8      	b.n	8003650 <HAL_ADC_ConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365e:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8003662:	b146      	cbz	r6, 8003676 <HAL_ADC_ConfigChannel+0x41e>
  return __builtin_clz(value);
 8003664:	fab6 f686 	clz	r6, r6
 8003668:	3601      	adds	r6, #1
 800366a:	f006 061f 	and.w	r6, r6, #31
 800366e:	2701      	movs	r7, #1
 8003670:	fa07 f606 	lsl.w	r6, r7, r6
 8003674:	e7d9      	b.n	800362a <HAL_ADC_ConfigChannel+0x3d2>
    return 32U;
 8003676:	2620      	movs	r6, #32
 8003678:	e7f6      	b.n	8003668 <HAL_ADC_ConfigChannel+0x410>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800367a:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 800367e:	b15a      	cbz	r2, 8003698 <HAL_ADC_ConfigChannel+0x440>
  return __builtin_clz(value);
 8003680:	fab2 f282 	clz	r2, r2
 8003684:	3201      	adds	r2, #1
 8003686:	f002 021f 	and.w	r2, r2, #31
 800368a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800368e:	3a1e      	subs	r2, #30
 8003690:	0512      	lsls	r2, r2, #20
 8003692:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003696:	e7d4      	b.n	8003642 <HAL_ADC_ConfigChannel+0x3ea>
    return 32U;
 8003698:	2220      	movs	r2, #32
 800369a:	e7f3      	b.n	8003684 <HAL_ADC_ConfigChannel+0x42c>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800369c:	f500 7000 	add.w	r0, r0, #512	; 0x200
 80036a0:	e691      	b.n	80033c6 <HAL_ADC_ConfigChannel+0x16e>
 80036a2:	4835      	ldr	r0, [pc, #212]	; (8003778 <HAL_ADC_ConfigChannel+0x520>)
 80036a4:	e68f      	b.n	80033c6 <HAL_ADC_ConfigChannel+0x16e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80036a6:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80036aa:	f47f ae97 	bne.w	80033dc <HAL_ADC_ConfigChannel+0x184>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80036ae:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80036b2:	d004      	beq.n	80036be <HAL_ADC_ConfigChannel+0x466>
 80036b4:	4a31      	ldr	r2, [pc, #196]	; (800377c <HAL_ADC_ConfigChannel+0x524>)
 80036b6:	4291      	cmp	r1, r2
 80036b8:	d001      	beq.n	80036be <HAL_ADC_ConfigChannel+0x466>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036ba:	2000      	movs	r0, #0
 80036bc:	e5e3      	b.n	8003286 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036be:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80036c2:	d019      	beq.n	80036f8 <HAL_ADC_ConfigChannel+0x4a0>
 80036c4:	4a2e      	ldr	r2, [pc, #184]	; (8003780 <HAL_ADC_ConfigChannel+0x528>)
 80036c6:	4291      	cmp	r1, r2
 80036c8:	d014      	beq.n	80036f4 <HAL_ADC_ConfigChannel+0x49c>
 80036ca:	492e      	ldr	r1, [pc, #184]	; (8003784 <HAL_ADC_ConfigChannel+0x52c>)
 80036cc:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80036d0:	688a      	ldr	r2, [r1, #8]
 80036d2:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80036d6:	4314      	orrs	r4, r2
 80036d8:	608c      	str	r4, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80036da:	4a2b      	ldr	r2, [pc, #172]	; (8003788 <HAL_ADC_ConfigChannel+0x530>)
 80036dc:	6812      	ldr	r2, [r2, #0]
 80036de:	0992      	lsrs	r2, r2, #6
 80036e0:	492a      	ldr	r1, [pc, #168]	; (800378c <HAL_ADC_ConfigChannel+0x534>)
 80036e2:	fba1 1202 	umull	r1, r2, r1, r2
 80036e6:	0992      	lsrs	r2, r2, #6
 80036e8:	3201      	adds	r2, #1
 80036ea:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80036ee:	0092      	lsls	r2, r2, #2
 80036f0:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 80036f2:	e006      	b.n	8003702 <HAL_ADC_ConfigChannel+0x4aa>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80036f4:	4920      	ldr	r1, [pc, #128]	; (8003778 <HAL_ADC_ConfigChannel+0x520>)
 80036f6:	e7e9      	b.n	80036cc <HAL_ADC_ConfigChannel+0x474>
 80036f8:	491f      	ldr	r1, [pc, #124]	; (8003778 <HAL_ADC_ConfigChannel+0x520>)
 80036fa:	e7e7      	b.n	80036cc <HAL_ADC_ConfigChannel+0x474>
            wait_loop_index--;
 80036fc:	9a01      	ldr	r2, [sp, #4]
 80036fe:	3a01      	subs	r2, #1
 8003700:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8003702:	9a01      	ldr	r2, [sp, #4]
 8003704:	2a00      	cmp	r2, #0
 8003706:	d1f9      	bne.n	80036fc <HAL_ADC_ConfigChannel+0x4a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003708:	2000      	movs	r0, #0
 800370a:	e5bc      	b.n	8003286 <HAL_ADC_ConfigChannel+0x2e>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800370c:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 8003710:	f47f ae68 	bne.w	80033e4 <HAL_ADC_ConfigChannel+0x18c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003714:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 8003718:	d00e      	beq.n	8003738 <HAL_ADC_ConfigChannel+0x4e0>
 800371a:	4a19      	ldr	r2, [pc, #100]	; (8003780 <HAL_ADC_ConfigChannel+0x528>)
 800371c:	4291      	cmp	r1, r2
 800371e:	d009      	beq.n	8003734 <HAL_ADC_ConfigChannel+0x4dc>
 8003720:	4918      	ldr	r1, [pc, #96]	; (8003784 <HAL_ADC_ConfigChannel+0x52c>)
 8003722:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 8003726:	688a      	ldr	r2, [r1, #8]
 8003728:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800372c:	4314      	orrs	r4, r2
 800372e:	608c      	str	r4, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003730:	2000      	movs	r0, #0
}
 8003732:	e5a8      	b.n	8003286 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003734:	4910      	ldr	r1, [pc, #64]	; (8003778 <HAL_ADC_ConfigChannel+0x520>)
 8003736:	e7f4      	b.n	8003722 <HAL_ADC_ConfigChannel+0x4ca>
 8003738:	490f      	ldr	r1, [pc, #60]	; (8003778 <HAL_ADC_ConfigChannel+0x520>)
 800373a:	e7f2      	b.n	8003722 <HAL_ADC_ConfigChannel+0x4ca>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800373c:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 8003740:	d113      	bne.n	800376a <HAL_ADC_ConfigChannel+0x512>
        if (ADC_VREFINT_INSTANCE(hadc))
 8003742:	4a0f      	ldr	r2, [pc, #60]	; (8003780 <HAL_ADC_ConfigChannel+0x528>)
 8003744:	4291      	cmp	r1, r2
 8003746:	d012      	beq.n	800376e <HAL_ADC_ConfigChannel+0x516>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003748:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 800374c:	d009      	beq.n	8003762 <HAL_ADC_ConfigChannel+0x50a>
 800374e:	480d      	ldr	r0, [pc, #52]	; (8003784 <HAL_ADC_ConfigChannel+0x52c>)
 8003750:	f444 0280 	orr.w	r2, r4, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8003754:	6881      	ldr	r1, [r0, #8]
 8003756:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 800375a:	430a      	orrs	r2, r1
 800375c:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800375e:	2000      	movs	r0, #0
}
 8003760:	e591      	b.n	8003286 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003762:	4805      	ldr	r0, [pc, #20]	; (8003778 <HAL_ADC_ConfigChannel+0x520>)
 8003764:	e7f4      	b.n	8003750 <HAL_ADC_ConfigChannel+0x4f8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003766:	2000      	movs	r0, #0
 8003768:	e58d      	b.n	8003286 <HAL_ADC_ConfigChannel+0x2e>
 800376a:	2000      	movs	r0, #0
 800376c:	e58b      	b.n	8003286 <HAL_ADC_ConfigChannel+0x2e>
 800376e:	2000      	movs	r0, #0
 8003770:	e589      	b.n	8003286 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8003772:	2002      	movs	r0, #2
 8003774:	e58a      	b.n	800328c <HAL_ADC_ConfigChannel+0x34>
 8003776:	bf00      	nop
 8003778:	50000300 	.word	0x50000300
 800377c:	50000600 	.word	0x50000600
 8003780:	50000100 	.word	0x50000100
 8003784:	50000700 	.word	0x50000700
 8003788:	20000000 	.word	0x20000000
 800378c:	053e2d63 	.word	0x053e2d63

08003790 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003790:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 8003794:	2a01      	cmp	r2, #1
 8003796:	f000 80d6 	beq.w	8003946 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
{
 800379a:	b410      	push	{r4}
 800379c:	b09d      	sub	sp, #116	; 0x74
 800379e:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80037a0:	2201      	movs	r2, #1
 80037a2:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80037a6:	2200      	movs	r2, #0
 80037a8:	9218      	str	r2, [sp, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80037aa:	9219      	str	r2, [sp, #100]	; 0x64

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80037ac:	6800      	ldr	r0, [r0, #0]
 80037ae:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80037b2:	d047      	beq.n	8003844 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
 80037b4:	4a65      	ldr	r2, [pc, #404]	; (800394c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80037b6:	4290      	cmp	r0, r2
 80037b8:	d047      	beq.n	800384a <HAL_ADCEx_MultiModeConfigChannel+0xba>
 80037ba:	2200      	movs	r2, #0
 80037bc:	9201      	str	r2, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 80037be:	9a01      	ldr	r2, [sp, #4]
 80037c0:	2a00      	cmp	r2, #0
 80037c2:	d046      	beq.n	8003852 <HAL_ADCEx_MultiModeConfigChannel+0xc2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80037c4:	6892      	ldr	r2, [r2, #8]
 80037c6:	f012 0204 	ands.w	r2, r2, #4
 80037ca:	d000      	beq.n	80037ce <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80037cc:	2201      	movs	r2, #1
 80037ce:	6884      	ldr	r4, [r0, #8]
 80037d0:	f014 0f04 	tst.w	r4, #4
 80037d4:	f040 80a7 	bne.w	8003926 <HAL_ADCEx_MultiModeConfigChannel+0x196>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmphadcSlave_conversion_on_going == 0UL))
 80037d8:	2a00      	cmp	r2, #0
 80037da:	f040 80a4 	bne.w	8003926 <HAL_ADCEx_MultiModeConfigChannel+0x196>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80037de:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 80037e2:	d042      	beq.n	800386a <HAL_ADCEx_MultiModeConfigChannel+0xda>
 80037e4:	4a5a      	ldr	r2, [pc, #360]	; (8003950 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80037e6:	4290      	cmp	r0, r2
 80037e8:	d03c      	beq.n	8003864 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 80037ea:	4a5a      	ldr	r2, [pc, #360]	; (8003954 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80037ec:	6808      	ldr	r0, [r1, #0]
 80037ee:	2800      	cmp	r0, #0
 80037f0:	d05c      	beq.n	80038ac <HAL_ADCEx_MultiModeConfigChannel+0x11c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80037f2:	6890      	ldr	r0, [r2, #8]
 80037f4:	f420 4060 	bic.w	r0, r0, #57344	; 0xe000
 80037f8:	684c      	ldr	r4, [r1, #4]
 80037fa:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 80037fe:	ea44 344c 	orr.w	r4, r4, ip, lsl #13
 8003802:	4320      	orrs	r0, r4
 8003804:	6090      	str	r0, [r2, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003806:	6818      	ldr	r0, [r3, #0]
 8003808:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800380c:	d02f      	beq.n	800386e <HAL_ADCEx_MultiModeConfigChannel+0xde>
 800380e:	4c50      	ldr	r4, [pc, #320]	; (8003950 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003810:	42a0      	cmp	r0, r4
 8003812:	d02c      	beq.n	800386e <HAL_ADCEx_MultiModeConfigChannel+0xde>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003814:	484d      	ldr	r0, [pc, #308]	; (800394c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003816:	6884      	ldr	r4, [r0, #8]
 8003818:	f014 0401 	ands.w	r4, r4, #1
 800381c:	d000      	beq.n	8003820 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 800381e:	2401      	movs	r4, #1
 8003820:	484d      	ldr	r0, [pc, #308]	; (8003958 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 8003822:	6880      	ldr	r0, [r0, #8]
 8003824:	f010 0001 	ands.w	r0, r0, #1
 8003828:	d000      	beq.n	800382c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 800382a:	2001      	movs	r0, #1
 800382c:	4320      	orrs	r0, r4
 800382e:	4c4b      	ldr	r4, [pc, #300]	; (800395c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8003830:	68a4      	ldr	r4, [r4, #8]
 8003832:	f014 0401 	ands.w	r4, r4, #1
 8003836:	d000      	beq.n	800383a <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8003838:	2401      	movs	r4, #1
 800383a:	4320      	orrs	r0, r4
 800383c:	bf0c      	ite	eq
 800383e:	2001      	moveq	r0, #1
 8003840:	2000      	movne	r0, #0
 8003842:	e025      	b.n	8003890 <HAL_ADCEx_MultiModeConfigChannel+0x100>
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003844:	4a42      	ldr	r2, [pc, #264]	; (8003950 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003846:	9201      	str	r2, [sp, #4]
 8003848:	e7b9      	b.n	80037be <HAL_ADCEx_MultiModeConfigChannel+0x2e>
 800384a:	f502 7280 	add.w	r2, r2, #256	; 0x100
 800384e:	9201      	str	r2, [sp, #4]
 8003850:	e7b5      	b.n	80037be <HAL_ADCEx_MultiModeConfigChannel+0x2e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003852:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003854:	f042 0220 	orr.w	r2, r2, #32
 8003858:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_UNLOCK(hadc);
 800385a:	2200      	movs	r2, #0
 800385c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    return HAL_ERROR;
 8003860:	2001      	movs	r0, #1
 8003862:	e068      	b.n	8003936 <HAL_ADCEx_MultiModeConfigChannel+0x1a6>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003864:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8003868:	e7c0      	b.n	80037ec <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 800386a:	4a3d      	ldr	r2, [pc, #244]	; (8003960 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800386c:	e7be      	b.n	80037ec <HAL_ADCEx_MultiModeConfigChannel+0x5c>
 800386e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003872:	6880      	ldr	r0, [r0, #8]
 8003874:	f010 0001 	ands.w	r0, r0, #1
 8003878:	d000      	beq.n	800387c <HAL_ADCEx_MultiModeConfigChannel+0xec>
 800387a:	2001      	movs	r0, #1
 800387c:	4c34      	ldr	r4, [pc, #208]	; (8003950 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800387e:	68a4      	ldr	r4, [r4, #8]
 8003880:	f014 0401 	ands.w	r4, r4, #1
 8003884:	d000      	beq.n	8003888 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8003886:	2401      	movs	r4, #1
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003888:	4320      	orrs	r0, r4
 800388a:	bf0c      	ite	eq
 800388c:	2001      	moveq	r0, #1
 800388e:	2000      	movne	r0, #0
 8003890:	2800      	cmp	r0, #0
 8003892:	d054      	beq.n	800393e <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003894:	6890      	ldr	r0, [r2, #8]
 8003896:	f420 6071 	bic.w	r0, r0, #3856	; 0xf10
 800389a:	f020 000f 	bic.w	r0, r0, #15
 800389e:	680c      	ldr	r4, [r1, #0]
 80038a0:	6889      	ldr	r1, [r1, #8]
 80038a2:	4321      	orrs	r1, r4
 80038a4:	4308      	orrs	r0, r1
 80038a6:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038a8:	2000      	movs	r0, #0
 80038aa:	e041      	b.n	8003930 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80038ac:	6891      	ldr	r1, [r2, #8]
 80038ae:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80038b2:	6091      	str	r1, [r2, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80038b4:	6819      	ldr	r1, [r3, #0]
 80038b6:	f1b1 4fa0 	cmp.w	r1, #1342177280	; 0x50000000
 80038ba:	d01a      	beq.n	80038f2 <HAL_ADCEx_MultiModeConfigChannel+0x162>
 80038bc:	4824      	ldr	r0, [pc, #144]	; (8003950 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80038be:	4281      	cmp	r1, r0
 80038c0:	d017      	beq.n	80038f2 <HAL_ADCEx_MultiModeConfigChannel+0x162>
 80038c2:	4922      	ldr	r1, [pc, #136]	; (800394c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80038c4:	6888      	ldr	r0, [r1, #8]
 80038c6:	f010 0001 	ands.w	r0, r0, #1
 80038ca:	d000      	beq.n	80038ce <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80038cc:	2001      	movs	r0, #1
 80038ce:	4922      	ldr	r1, [pc, #136]	; (8003958 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 80038d0:	6889      	ldr	r1, [r1, #8]
 80038d2:	f011 0101 	ands.w	r1, r1, #1
 80038d6:	d000      	beq.n	80038da <HAL_ADCEx_MultiModeConfigChannel+0x14a>
 80038d8:	2101      	movs	r1, #1
 80038da:	4301      	orrs	r1, r0
 80038dc:	481f      	ldr	r0, [pc, #124]	; (800395c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80038de:	6880      	ldr	r0, [r0, #8]
 80038e0:	f010 0001 	ands.w	r0, r0, #1
 80038e4:	d000      	beq.n	80038e8 <HAL_ADCEx_MultiModeConfigChannel+0x158>
 80038e6:	2001      	movs	r0, #1
 80038e8:	4301      	orrs	r1, r0
 80038ea:	bf0c      	ite	eq
 80038ec:	2101      	moveq	r1, #1
 80038ee:	2100      	movne	r1, #0
 80038f0:	e010      	b.n	8003914 <HAL_ADCEx_MultiModeConfigChannel+0x184>
 80038f2:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 80038f6:	6889      	ldr	r1, [r1, #8]
 80038f8:	f011 0101 	ands.w	r1, r1, #1
 80038fc:	d000      	beq.n	8003900 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80038fe:	2101      	movs	r1, #1
 8003900:	4813      	ldr	r0, [pc, #76]	; (8003950 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003902:	6880      	ldr	r0, [r0, #8]
 8003904:	f010 0001 	ands.w	r0, r0, #1
 8003908:	d000      	beq.n	800390c <HAL_ADCEx_MultiModeConfigChannel+0x17c>
 800390a:	2001      	movs	r0, #1
 800390c:	4301      	orrs	r1, r0
 800390e:	bf0c      	ite	eq
 8003910:	2101      	moveq	r1, #1
 8003912:	2100      	movne	r1, #0
 8003914:	b1a9      	cbz	r1, 8003942 <HAL_ADCEx_MultiModeConfigChannel+0x1b2>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003916:	6891      	ldr	r1, [r2, #8]
 8003918:	f421 6171 	bic.w	r1, r1, #3856	; 0xf10
 800391c:	f021 010f 	bic.w	r1, r1, #15
 8003920:	6091      	str	r1, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003922:	2000      	movs	r0, #0
 8003924:	e004      	b.n	8003930 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003926:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003928:	f042 0220 	orr.w	r2, r2, #32
 800392c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800392e:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003930:	2200      	movs	r2, #0
 8003932:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8003936:	b01d      	add	sp, #116	; 0x74
 8003938:	f85d 4b04 	ldr.w	r4, [sp], #4
 800393c:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800393e:	2000      	movs	r0, #0
 8003940:	e7f6      	b.n	8003930 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
 8003942:	2000      	movs	r0, #0
 8003944:	e7f4      	b.n	8003930 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  __HAL_LOCK(hadc);
 8003946:	2002      	movs	r0, #2
}
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	50000400 	.word	0x50000400
 8003950:	50000100 	.word	0x50000100
 8003954:	50000700 	.word	0x50000700
 8003958:	50000500 	.word	0x50000500
 800395c:	50000600 	.word	0x50000600
 8003960:	50000300 	.word	0x50000300

08003964 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003964:	4a07      	ldr	r2, [pc, #28]	; (8003984 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003966:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003968:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800396c:	041b      	lsls	r3, r3, #16
 800396e:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003970:	0200      	lsls	r0, r0, #8
 8003972:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003976:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8003978:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800397c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8003980:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003982:	4770      	bx	lr
 8003984:	e000ed00 	.word	0xe000ed00

08003988 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003988:	b500      	push	{lr}
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800398a:	4b19      	ldr	r3, [pc, #100]	; (80039f0 <HAL_NVIC_SetPriority+0x68>)
 800398c:	68db      	ldr	r3, [r3, #12]
 800398e:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003992:	f1c3 0c07 	rsb	ip, r3, #7
 8003996:	f1bc 0f04 	cmp.w	ip, #4
 800399a:	bf28      	it	cs
 800399c:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039a0:	f103 0e04 	add.w	lr, r3, #4
 80039a4:	f1be 0f06 	cmp.w	lr, #6
 80039a8:	d918      	bls.n	80039dc <HAL_NVIC_SetPriority+0x54>
 80039aa:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039ac:	f04f 3eff 	mov.w	lr, #4294967295
 80039b0:	fa0e fc0c 	lsl.w	ip, lr, ip
 80039b4:	ea21 010c 	bic.w	r1, r1, ip
 80039b8:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80039ba:	fa0e f303 	lsl.w	r3, lr, r3
 80039be:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c2:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80039c4:	2800      	cmp	r0, #0
 80039c6:	db0b      	blt.n	80039e0 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039c8:	0109      	lsls	r1, r1, #4
 80039ca:	b2c9      	uxtb	r1, r1
 80039cc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80039d0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80039d4:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80039d8:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039dc:	2300      	movs	r3, #0
 80039de:	e7e5      	b.n	80039ac <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039e0:	f000 000f 	and.w	r0, r0, #15
 80039e4:	0109      	lsls	r1, r1, #4
 80039e6:	b2c9      	uxtb	r1, r1
 80039e8:	4b02      	ldr	r3, [pc, #8]	; (80039f4 <HAL_NVIC_SetPriority+0x6c>)
 80039ea:	5419      	strb	r1, [r3, r0]
 80039ec:	e7f4      	b.n	80039d8 <HAL_NVIC_SetPriority+0x50>
 80039ee:	bf00      	nop
 80039f0:	e000ed00 	.word	0xe000ed00
 80039f4:	e000ed14 	.word	0xe000ed14

080039f8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80039f8:	2800      	cmp	r0, #0
 80039fa:	db07      	blt.n	8003a0c <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039fc:	f000 021f 	and.w	r2, r0, #31
 8003a00:	0940      	lsrs	r0, r0, #5
 8003a02:	2301      	movs	r3, #1
 8003a04:	4093      	lsls	r3, r2
 8003a06:	4a02      	ldr	r2, [pc, #8]	; (8003a10 <HAL_NVIC_EnableIRQ+0x18>)
 8003a08:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	e000e100 	.word	0xe000e100

08003a14 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a14:	3801      	subs	r0, #1
 8003a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8003a1a:	d20b      	bcs.n	8003a34 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a1c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8003a20:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a22:	4a05      	ldr	r2, [pc, #20]	; (8003a38 <HAL_SYSTICK_Config+0x24>)
 8003a24:	21f0      	movs	r1, #240	; 0xf0
 8003a26:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a2a:	2000      	movs	r0, #0
 8003a2c:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a2e:	2207      	movs	r2, #7
 8003a30:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003a32:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8003a34:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8003a36:	4770      	bx	lr
 8003a38:	e000ed00 	.word	0xe000ed00

08003a3c <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003a3c:	2800      	cmp	r0, #0
 8003a3e:	d038      	beq.n	8003ab2 <HAL_CRC_Init+0x76>
{
 8003a40:	b510      	push	{r4, lr}
 8003a42:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003a44:	7f43      	ldrb	r3, [r0, #29]
 8003a46:	b31b      	cbz	r3, 8003a90 <HAL_CRC_Init+0x54>
    hcrc->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003a48:	2302      	movs	r3, #2
 8003a4a:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003a4c:	7923      	ldrb	r3, [r4, #4]
 8003a4e:	bb1b      	cbnz	r3, 8003a98 <HAL_CRC_Init+0x5c>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003a50:	6823      	ldr	r3, [r4, #0]
 8003a52:	4a19      	ldr	r2, [pc, #100]	; (8003ab8 <HAL_CRC_Init+0x7c>)
 8003a54:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003a56:	6822      	ldr	r2, [r4, #0]
 8003a58:	6893      	ldr	r3, [r2, #8]
 8003a5a:	f023 0318 	bic.w	r3, r3, #24
 8003a5e:	6093      	str	r3, [r2, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003a60:	7963      	ldrb	r3, [r4, #5]
 8003a62:	bb13      	cbnz	r3, 8003aaa <HAL_CRC_Init+0x6e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003a64:	6823      	ldr	r3, [r4, #0]
 8003a66:	f04f 32ff 	mov.w	r2, #4294967295
 8003a6a:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003a6c:	6822      	ldr	r2, [r4, #0]
 8003a6e:	6893      	ldr	r3, [r2, #8]
 8003a70:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8003a74:	6961      	ldr	r1, [r4, #20]
 8003a76:	430b      	orrs	r3, r1
 8003a78:	6093      	str	r3, [r2, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003a7a:	6822      	ldr	r2, [r4, #0]
 8003a7c:	6893      	ldr	r3, [r2, #8]
 8003a7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a82:	69a1      	ldr	r1, [r4, #24]
 8003a84:	430b      	orrs	r3, r1
 8003a86:	6093      	str	r3, [r2, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 8003a8c:	2000      	movs	r0, #0
}
 8003a8e:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8003a90:	7703      	strb	r3, [r0, #28]
    HAL_CRC_MspInit(hcrc);
 8003a92:	f7fd fd7d 	bl	8001590 <HAL_CRC_MspInit>
 8003a96:	e7d7      	b.n	8003a48 <HAL_CRC_Init+0xc>
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003a98:	68e2      	ldr	r2, [r4, #12]
 8003a9a:	68a1      	ldr	r1, [r4, #8]
 8003a9c:	4620      	mov	r0, r4
 8003a9e:	f000 f80d 	bl	8003abc <HAL_CRCEx_Polynomial_Set>
 8003aa2:	2800      	cmp	r0, #0
 8003aa4:	d0dc      	beq.n	8003a60 <HAL_CRC_Init+0x24>
      return HAL_ERROR;
 8003aa6:	2001      	movs	r0, #1
 8003aa8:	e7f1      	b.n	8003a8e <HAL_CRC_Init+0x52>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003aaa:	6823      	ldr	r3, [r4, #0]
 8003aac:	6922      	ldr	r2, [r4, #16]
 8003aae:	611a      	str	r2, [r3, #16]
 8003ab0:	e7dc      	b.n	8003a6c <HAL_CRC_Init+0x30>
    return HAL_ERROR;
 8003ab2:	2001      	movs	r0, #1
}
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	04c11db7 	.word	0x04c11db7

08003abc <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003abc:	b410      	push	{r4}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003abe:	231f      	movs	r3, #31
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003ac0:	461c      	mov	r4, r3
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	b134      	cbz	r4, 8003ad4 <HAL_CRCEx_Polynomial_Set+0x18>
 8003ac6:	f003 0c1f 	and.w	ip, r3, #31
 8003aca:	fa21 fc0c 	lsr.w	ip, r1, ip
 8003ace:	f01c 0f01 	tst.w	ip, #1
 8003ad2:	d0f5      	beq.n	8003ac0 <HAL_CRCEx_Polynomial_Set+0x4>
  {
  }

  switch (PolyLength)
 8003ad4:	2a18      	cmp	r2, #24
 8003ad6:	d822      	bhi.n	8003b1e <HAL_CRCEx_Polynomial_Set+0x62>
 8003ad8:	e8df f002 	tbb	[pc, r2]
 8003adc:	2121210f 	.word	0x2121210f
 8003ae0:	21212121 	.word	0x21212121
 8003ae4:	2121211d 	.word	0x2121211d
 8003ae8:	21212121 	.word	0x21212121
 8003aec:	21212119 	.word	0x21212119
 8003af0:	21212121 	.word	0x21212121
 8003af4:	0d          	.byte	0x0d
 8003af5:	00          	.byte	0x00
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003af6:	2b06      	cmp	r3, #6
 8003af8:	d815      	bhi.n	8003b26 <HAL_CRCEx_Polynomial_Set+0x6a>
      break;
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003afa:	6803      	ldr	r3, [r0, #0]
 8003afc:	6159      	str	r1, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003afe:	6801      	ldr	r1, [r0, #0]
 8003b00:	688b      	ldr	r3, [r1, #8]
 8003b02:	f023 0318 	bic.w	r3, r3, #24
 8003b06:	431a      	orrs	r2, r3
 8003b08:	608a      	str	r2, [r1, #8]
 8003b0a:	2000      	movs	r0, #0
 8003b0c:	e008      	b.n	8003b20 <HAL_CRCEx_Polynomial_Set+0x64>
      if (msb >= HAL_CRC_LENGTH_8B)
 8003b0e:	2b07      	cmp	r3, #7
 8003b10:	d9f3      	bls.n	8003afa <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 8003b12:	2001      	movs	r0, #1
 8003b14:	e004      	b.n	8003b20 <HAL_CRCEx_Polynomial_Set+0x64>
      if (msb >= HAL_CRC_LENGTH_16B)
 8003b16:	2b0f      	cmp	r3, #15
 8003b18:	d9ef      	bls.n	8003afa <HAL_CRCEx_Polynomial_Set+0x3e>
        status =   HAL_ERROR;
 8003b1a:	2001      	movs	r0, #1
 8003b1c:	e000      	b.n	8003b20 <HAL_CRCEx_Polynomial_Set+0x64>
  switch (PolyLength)
 8003b1e:	2001      	movs	r0, #1
  }
  /* Return function status */
  return status;
}
 8003b20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b24:	4770      	bx	lr
        status =   HAL_ERROR;
 8003b26:	2001      	movs	r0, #1
 8003b28:	e7fa      	b.n	8003b20 <HAL_CRCEx_Polynomial_Set+0x64>

08003b2a <HAL_DAC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
  /* Check DAC handle */
  if (hdac == NULL)
 8003b2a:	b170      	cbz	r0, 8003b4a <HAL_DAC_Init+0x20>
{
 8003b2c:	b510      	push	{r4, lr}
 8003b2e:	4604      	mov	r4, r0
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003b30:	7903      	ldrb	r3, [r0, #4]
 8003b32:	b133      	cbz	r3, 8003b42 <HAL_DAC_Init+0x18>
    HAL_DAC_MspInit(hdac);
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b34:	2302      	movs	r3, #2
 8003b36:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003b38:	2000      	movs	r0, #0
 8003b3a:	6120      	str	r0, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8003b40:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8003b42:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8003b44:	f7fd fd96 	bl	8001674 <HAL_DAC_MspInit>
 8003b48:	e7f4      	b.n	8003b34 <HAL_DAC_Init+0xa>
    return HAL_ERROR;
 8003b4a:	2001      	movs	r0, #1
}
 8003b4c:	4770      	bx	lr
	...

08003b50 <HAL_DAC_ConfigChannel>:
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003b50:	7943      	ldrb	r3, [r0, #5]
 8003b52:	2b01      	cmp	r3, #1
 8003b54:	f000 80f4 	beq.w	8003d40 <HAL_DAC_ConfigChannel+0x1f0>
{
 8003b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b5c:	4604      	mov	r4, r0
 8003b5e:	460e      	mov	r6, r1
 8003b60:	4615      	mov	r5, r2
  __HAL_LOCK(hdac);
 8003b62:	2301      	movs	r3, #1
 8003b64:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003b66:	2302      	movs	r3, #2
 8003b68:	7103      	strb	r3, [r0, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8003b6a:	688b      	ldr	r3, [r1, #8]
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d017      	beq.n	8003ba0 <HAL_DAC_ConfigChannel+0x50>
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8003b70:	69f3      	ldr	r3, [r6, #28]
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d05e      	beq.n	8003c34 <HAL_DAC_ConfigChannel+0xe4>
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8003b76:	6823      	ldr	r3, [r4, #0]
 8003b78:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003b7a:	f005 0510 	and.w	r5, r5, #16
 8003b7e:	2307      	movs	r3, #7
 8003b80:	40ab      	lsls	r3, r5
 8003b82:	ea27 0703 	bic.w	r7, r7, r3
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8003b86:	69b3      	ldr	r3, [r6, #24]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d060      	beq.n	8003c4e <HAL_DAC_ConfigChannel+0xfe>
  {
    connectOnChip = 0x00000000UL;
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	f000 80bd 	beq.w	8003d0c <HAL_DAC_ConfigChannel+0x1bc>
  {
    connectOnChip = DAC_MCR_MODE1_0;
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003b92:	6973      	ldr	r3, [r6, #20]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f040 80bc 	bne.w	8003d12 <HAL_DAC_ConfigChannel+0x1c2>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8003b9a:	f04f 0801 	mov.w	r8, #1
 8003b9e:	e058      	b.n	8003c52 <HAL_DAC_ConfigChannel+0x102>
    tickstart = HAL_GetTick();
 8003ba0:	f7ff f9ec 	bl	8002f7c <HAL_GetTick>
 8003ba4:	4607      	mov	r7, r0
    if (Channel == DAC_CHANNEL_1)
 8003ba6:	b17d      	cbz	r5, 8003bc8 <HAL_DAC_ConfigChannel+0x78>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8003ba8:	6823      	ldr	r3, [r4, #0]
 8003baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	da3a      	bge.n	8003c26 <HAL_DAC_ConfigChannel+0xd6>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003bb0:	f7ff f9e4 	bl	8002f7c <HAL_GetTick>
 8003bb4:	1bc0      	subs	r0, r0, r7
 8003bb6:	2801      	cmp	r0, #1
 8003bb8:	d9f6      	bls.n	8003ba8 <HAL_DAC_ConfigChannel+0x58>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003bba:	6923      	ldr	r3, [r4, #16]
 8003bbc:	f043 0308 	orr.w	r3, r3, #8
 8003bc0:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003bc2:	2003      	movs	r0, #3
 8003bc4:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 8003bc6:	e09f      	b.n	8003d08 <HAL_DAC_ConfigChannel+0x1b8>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003bc8:	6823      	ldr	r3, [r4, #0]
 8003bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003bcc:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8003bd0:	d00b      	beq.n	8003bea <HAL_DAC_ConfigChannel+0x9a>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003bd2:	f7ff f9d3 	bl	8002f7c <HAL_GetTick>
 8003bd6:	1bc0      	subs	r0, r0, r7
 8003bd8:	2801      	cmp	r0, #1
 8003bda:	d9f5      	bls.n	8003bc8 <HAL_DAC_ConfigChannel+0x78>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003bdc:	6923      	ldr	r3, [r4, #16]
 8003bde:	f043 0308 	orr.w	r3, r3, #8
 8003be2:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003be4:	2003      	movs	r0, #3
 8003be6:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 8003be8:	e08e      	b.n	8003d08 <HAL_DAC_ConfigChannel+0x1b8>
      HAL_Delay(1);
 8003bea:	2001      	movs	r0, #1
 8003bec:	f7ff f9cc 	bl	8002f88 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003bf0:	6823      	ldr	r3, [r4, #0]
 8003bf2:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8003bf4:	641a      	str	r2, [r3, #64]	; 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003bf6:	6820      	ldr	r0, [r4, #0]
 8003bf8:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003bfa:	f005 0110 	and.w	r1, r5, #16
 8003bfe:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003c02:	408b      	lsls	r3, r1
 8003c04:	ea22 0203 	bic.w	r2, r2, r3
 8003c08:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8003c0a:	408b      	lsls	r3, r1
 8003c0c:	431a      	orrs	r2, r3
 8003c0e:	6482      	str	r2, [r0, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8003c10:	6820      	ldr	r0, [r4, #0]
 8003c12:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003c14:	22ff      	movs	r2, #255	; 0xff
 8003c16:	408a      	lsls	r2, r1
 8003c18:	ea23 0302 	bic.w	r3, r3, r2
 8003c1c:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8003c1e:	408a      	lsls	r2, r1
 8003c20:	4313      	orrs	r3, r2
 8003c22:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003c24:	e7a4      	b.n	8003b70 <HAL_DAC_ConfigChannel+0x20>
      HAL_Delay(1U);
 8003c26:	2001      	movs	r0, #1
 8003c28:	f7ff f9ae 	bl	8002f88 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003c2c:	6823      	ldr	r3, [r4, #0]
 8003c2e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8003c30:	645a      	str	r2, [r3, #68]	; 0x44
 8003c32:	e7e0      	b.n	8003bf6 <HAL_DAC_ConfigChannel+0xa6>
    tmpreg1 = hdac->Instance->CCR;
 8003c34:	6821      	ldr	r1, [r4, #0]
 8003c36:	6b8a      	ldr	r2, [r1, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8003c38:	f005 0010 	and.w	r0, r5, #16
 8003c3c:	231f      	movs	r3, #31
 8003c3e:	4083      	lsls	r3, r0
 8003c40:	ea22 0203 	bic.w	r2, r2, r3
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003c44:	6a33      	ldr	r3, [r6, #32]
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003c46:	4083      	lsls	r3, r0
 8003c48:	4313      	orrs	r3, r2
    hdac->Instance->CCR = tmpreg1;
 8003c4a:	638b      	str	r3, [r1, #56]	; 0x38
 8003c4c:	e793      	b.n	8003b76 <HAL_DAC_ConfigChannel+0x26>
    connectOnChip = 0x00000000UL;
 8003c4e:	f04f 0800 	mov.w	r8, #0
    else
    {
      connectOnChip = 0x00000000UL;
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003c52:	68b3      	ldr	r3, [r6, #8]
 8003c54:	6972      	ldr	r2, [r6, #20]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	ea43 0308 	orr.w	r3, r3, r8
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003c5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c60:	40aa      	lsls	r2, r5
 8003c62:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003c66:	7932      	ldrb	r2, [r6, #4]
 8003c68:	2a01      	cmp	r2, #1
 8003c6a:	d055      	beq.n	8003d18 <HAL_DAC_ConfigChannel+0x1c8>
 8003c6c:	f04f 0800 	mov.w	r8, #0
 8003c70:	ea48 0303 	orr.w	r3, r8, r3
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003c74:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c78:	40aa      	lsls	r2, r5
 8003c7a:	ea27 0702 	bic.w	r7, r7, r2
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003c7e:	7972      	ldrb	r2, [r6, #5]
 8003c80:	2a01      	cmp	r2, #1
 8003c82:	d04c      	beq.n	8003d1e <HAL_DAC_ConfigChannel+0x1ce>
 8003c84:	f04f 0800 	mov.w	r8, #0
 8003c88:	ea48 0803 	orr.w	r8, r8, r3
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8003c8c:	f427 4740 	bic.w	r7, r7, #49152	; 0xc000
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003c90:	6833      	ldr	r3, [r6, #0]
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d046      	beq.n	8003d24 <HAL_DAC_ConfigChannel+0x1d4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8003c96:	431f      	orrs	r7, r3
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003c98:	fa08 f805 	lsl.w	r8, r8, r5
 8003c9c:	ea48 0707 	orr.w	r7, r8, r7
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8003ca0:	6823      	ldr	r3, [r4, #0]
 8003ca2:	63df      	str	r7, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8003ca4:	6821      	ldr	r1, [r4, #0]
 8003ca6:	680b      	ldr	r3, [r1, #0]
 8003ca8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003cac:	40aa      	lsls	r2, r5
 8003cae:	ea23 0302 	bic.w	r3, r3, r2
 8003cb2:	600b      	str	r3, [r1, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003cb4:	6821      	ldr	r1, [r4, #0]
 8003cb6:	680b      	ldr	r3, [r1, #0]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003cb8:	f640 72fe 	movw	r2, #4094	; 0xffe
 8003cbc:	40aa      	lsls	r2, r5
 8003cbe:	ea23 0202 	bic.w	r2, r3, r2
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003cc2:	68f3      	ldr	r3, [r6, #12]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003cc4:	40ab      	lsls	r3, r5
 8003cc6:	4313      	orrs	r3, r2
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003cc8:	600b      	str	r3, [r1, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8003cca:	6821      	ldr	r1, [r4, #0]
 8003ccc:	680b      	ldr	r3, [r1, #0]
 8003cce:	22c0      	movs	r2, #192	; 0xc0
 8003cd0:	40aa      	lsls	r2, r5
 8003cd2:	ea23 0302 	bic.w	r3, r3, r2
 8003cd6:	600b      	str	r3, [r1, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003cd8:	68f2      	ldr	r2, [r6, #12]
 8003cda:	f3c2 0383 	ubfx	r3, r2, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8003cde:	6932      	ldr	r2, [r6, #16]
 8003ce0:	0892      	lsrs	r2, r2, #2
 8003ce2:	0212      	lsls	r2, r2, #8
 8003ce4:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8003ce8:	431a      	orrs	r2, r3
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8003cea:	6820      	ldr	r0, [r4, #0]
 8003cec:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8003cee:	f640 710f 	movw	r1, #3855	; 0xf0f
 8003cf2:	40a9      	lsls	r1, r5
 8003cf4:	ea23 0301 	bic.w	r3, r3, r1
 8003cf8:	fa02 f505 	lsl.w	r5, r2, r5
 8003cfc:	431d      	orrs	r5, r3
 8003cfe:	6605      	str	r5, [r0, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8003d00:	2301      	movs	r3, #1
 8003d02:	7123      	strb	r3, [r4, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003d04:	2000      	movs	r0, #0
 8003d06:	7160      	strb	r0, [r4, #5]

  /* Return function status */
  return HAL_OK;
}
 8003d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    connectOnChip = DAC_MCR_MODE1_0;
 8003d0c:	f04f 0801 	mov.w	r8, #1
 8003d10:	e79f      	b.n	8003c52 <HAL_DAC_ConfigChannel+0x102>
      connectOnChip = 0x00000000UL;
 8003d12:	f04f 0800 	mov.w	r8, #0
 8003d16:	e79c      	b.n	8003c52 <HAL_DAC_ConfigChannel+0x102>
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8003d18:	f44f 7880 	mov.w	r8, #256	; 0x100
 8003d1c:	e7a8      	b.n	8003c70 <HAL_DAC_ConfigChannel+0x120>
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003d1e:	f44f 7800 	mov.w	r8, #512	; 0x200
 8003d22:	e7b1      	b.n	8003c88 <HAL_DAC_ConfigChannel+0x138>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8003d24:	f002 fd3a 	bl	800679c <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003d28:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <HAL_DAC_ConfigChannel+0x1f4>)
 8003d2a:	4298      	cmp	r0, r3
 8003d2c:	d902      	bls.n	8003d34 <HAL_DAC_ConfigChannel+0x1e4>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8003d2e:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
 8003d32:	e7b1      	b.n	8003c98 <HAL_DAC_ConfigChannel+0x148>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003d34:	4b04      	ldr	r3, [pc, #16]	; (8003d48 <HAL_DAC_ConfigChannel+0x1f8>)
 8003d36:	4298      	cmp	r0, r3
 8003d38:	d9ae      	bls.n	8003c98 <HAL_DAC_ConfigChannel+0x148>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8003d3a:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8003d3e:	e7ab      	b.n	8003c98 <HAL_DAC_ConfigChannel+0x148>
  __HAL_LOCK(hdac);
 8003d40:	2002      	movs	r0, #2
}
 8003d42:	4770      	bx	lr
 8003d44:	09896800 	.word	0x09896800
 8003d48:	04c4b400 	.word	0x04c4b400

08003d4c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003d4c:	b430      	push	{r4, r5}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d4e:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8003d50:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8003d52:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003d54:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8003d56:	b114      	cbz	r4, 8003d5e <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003d58:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8003d5a:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 8003d5c:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d5e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003d60:	f004 0c1f 	and.w	ip, r4, #31
 8003d64:	2401      	movs	r4, #1
 8003d66:	fa04 f40c 	lsl.w	r4, r4, ip
 8003d6a:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8003d6c:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d6e:	6804      	ldr	r4, [r0, #0]
 8003d70:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d72:	6883      	ldr	r3, [r0, #8]
 8003d74:	2b10      	cmp	r3, #16
 8003d76:	d005      	beq.n	8003d84 <DMA_SetConfig+0x38>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003d78:	6803      	ldr	r3, [r0, #0]
 8003d7a:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8003d7c:	6803      	ldr	r3, [r0, #0]
 8003d7e:	60da      	str	r2, [r3, #12]
  }
}
 8003d80:	bc30      	pop	{r4, r5}
 8003d82:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003d84:	6803      	ldr	r3, [r0, #0]
 8003d86:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003d88:	6803      	ldr	r3, [r0, #0]
 8003d8a:	60d9      	str	r1, [r3, #12]
 8003d8c:	e7f8      	b.n	8003d80 <DMA_SetConfig+0x34>
	...

08003d90 <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003d90:	6803      	ldr	r3, [r0, #0]
 8003d92:	4a0c      	ldr	r2, [pc, #48]	; (8003dc4 <DMA_CalcDMAMUXChannelBaseAndMask+0x34>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d813      	bhi.n	8003dc0 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003d98:	490b      	ldr	r1, [pc, #44]	; (8003dc8 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	3b08      	subs	r3, #8
 8003d9e:	4a0b      	ldr	r2, [pc, #44]	; (8003dcc <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
 8003da0:	fba2 2303 	umull	r2, r3, r2, r3
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003da4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8003da6:	f022 0203 	bic.w	r2, r2, #3
 8003daa:	440a      	add	r2, r1
 8003dac:	6482      	str	r2, [r0, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003dae:	4a08      	ldr	r2, [pc, #32]	; (8003dd0 <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8003db0:	64c2      	str	r2, [r0, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003db2:	f3c3 1304 	ubfx	r3, r3, #4, #5
 8003db6:	2201      	movs	r2, #1
 8003db8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dbc:	6503      	str	r3, [r0, #80]	; 0x50
}
 8003dbe:	4770      	bx	lr
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003dc0:	4904      	ldr	r1, [pc, #16]	; (8003dd4 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8003dc2:	e7ea      	b.n	8003d9a <DMA_CalcDMAMUXChannelBaseAndMask+0xa>
 8003dc4:	40020407 	.word	0x40020407
 8003dc8:	40020800 	.word	0x40020800
 8003dcc:	cccccccd 	.word	0xcccccccd
 8003dd0:	40020880 	.word	0x40020880
 8003dd4:	40020820 	.word	0x40020820

08003dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003dd8:	7903      	ldrb	r3, [r0, #4]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003dda:	4a07      	ldr	r2, [pc, #28]	; (8003df8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x20>)
 8003ddc:	441a      	add	r2, r3
 8003dde:	0092      	lsls	r2, r2, #2
 8003de0:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003de2:	4a06      	ldr	r2, [pc, #24]	; (8003dfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8003de4:	6582      	str	r2, [r0, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003de6:	3b01      	subs	r3, #1
 8003de8:	f003 031f 	and.w	r3, r3, #31
 8003dec:	2201      	movs	r2, #1
 8003dee:	fa02 f303 	lsl.w	r3, r2, r3
 8003df2:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	1000823f 	.word	0x1000823f
 8003dfc:	40020940 	.word	0x40020940

08003e00 <HAL_DMA_Init>:
  if (hdma == NULL)
 8003e00:	2800      	cmp	r0, #0
 8003e02:	d05b      	beq.n	8003ebc <HAL_DMA_Init+0xbc>
{
 8003e04:	b510      	push	{r4, lr}
 8003e06:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003e08:	6801      	ldr	r1, [r0, #0]
 8003e0a:	4b2d      	ldr	r3, [pc, #180]	; (8003ec0 <HAL_DMA_Init+0xc0>)
 8003e0c:	4299      	cmp	r1, r3
 8003e0e:	d83d      	bhi.n	8003e8c <HAL_DMA_Init+0x8c>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003e10:	4b2c      	ldr	r3, [pc, #176]	; (8003ec4 <HAL_DMA_Init+0xc4>)
 8003e12:	440b      	add	r3, r1
 8003e14:	4a2c      	ldr	r2, [pc, #176]	; (8003ec8 <HAL_DMA_Init+0xc8>)
 8003e16:	fba2 2303 	umull	r2, r3, r2, r3
 8003e1a:	091b      	lsrs	r3, r3, #4
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003e20:	4b2a      	ldr	r3, [pc, #168]	; (8003ecc <HAL_DMA_Init+0xcc>)
 8003e22:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003e24:	2302      	movs	r3, #2
 8003e26:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  tmp = hdma->Instance->CCR;
 8003e2a:	680a      	ldr	r2, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003e2c:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8003e30:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmp |=  hdma->Init.Direction        |
 8003e34:	68a3      	ldr	r3, [r4, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e36:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Direction        |
 8003e38:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e3a:	6920      	ldr	r0, [r4, #16]
 8003e3c:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e3e:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e40:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e42:	69a0      	ldr	r0, [r4, #24]
 8003e44:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e46:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e48:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e4a:	6a20      	ldr	r0, [r4, #32]
 8003e4c:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8003e4e:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8003e50:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003e52:	4620      	mov	r0, r4
 8003e54:	f7ff ff9c 	bl	8003d90 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003e58:	68a3      	ldr	r3, [r4, #8]
 8003e5a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e5e:	d020      	beq.n	8003ea2 <HAL_DMA_Init+0xa2>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003e60:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003e62:	7922      	ldrb	r2, [r4, #4]
 8003e64:	601a      	str	r2, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003e66:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003e68:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003e6a:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003e6c:	6863      	ldr	r3, [r4, #4]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	2b03      	cmp	r3, #3
 8003e72:	d919      	bls.n	8003ea8 <HAL_DMA_Init+0xa8>
    hdma->DMAmuxRequestGen = 0U;
 8003e74:	2300      	movs	r3, #0
 8003e76:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003e78:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003e7a:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State  = HAL_DMA_STATE_READY;
 8003e80:	2301      	movs	r3, #1
 8003e82:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  hdma->Lock = HAL_UNLOCKED;
 8003e86:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8003e8a:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003e8c:	4b10      	ldr	r3, [pc, #64]	; (8003ed0 <HAL_DMA_Init+0xd0>)
 8003e8e:	440b      	add	r3, r1
 8003e90:	4a0d      	ldr	r2, [pc, #52]	; (8003ec8 <HAL_DMA_Init+0xc8>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	091b      	lsrs	r3, r3, #4
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003e9c:	4b0d      	ldr	r3, [pc, #52]	; (8003ed4 <HAL_DMA_Init+0xd4>)
 8003e9e:	6403      	str	r3, [r0, #64]	; 0x40
 8003ea0:	e7c0      	b.n	8003e24 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	6063      	str	r3, [r4, #4]
 8003ea6:	e7db      	b.n	8003e60 <HAL_DMA_Init+0x60>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003ea8:	4620      	mov	r0, r4
 8003eaa:	f7ff ff95 	bl	8003dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003eae:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003eb4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003eb6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003eb8:	605a      	str	r2, [r3, #4]
 8003eba:	e7df      	b.n	8003e7c <HAL_DMA_Init+0x7c>
    return HAL_ERROR;
 8003ebc:	2001      	movs	r0, #1
}
 8003ebe:	4770      	bx	lr
 8003ec0:	40020407 	.word	0x40020407
 8003ec4:	bffdfff8 	.word	0xbffdfff8
 8003ec8:	cccccccd 	.word	0xcccccccd
 8003ecc:	40020000 	.word	0x40020000
 8003ed0:	bffdfbf8 	.word	0xbffdfbf8
 8003ed4:	40020400 	.word	0x40020400

08003ed8 <HAL_DMA_DeInit>:
  if (NULL == hdma)
 8003ed8:	2800      	cmp	r0, #0
 8003eda:	d04b      	beq.n	8003f74 <HAL_DMA_DeInit+0x9c>
{
 8003edc:	b538      	push	{r3, r4, r5, lr}
 8003ede:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8003ee0:	6802      	ldr	r2, [r0, #0]
 8003ee2:	6813      	ldr	r3, [r2, #0]
 8003ee4:	f023 0301 	bic.w	r3, r3, #1
 8003ee8:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003eea:	6802      	ldr	r2, [r0, #0]
 8003eec:	4b22      	ldr	r3, [pc, #136]	; (8003f78 <HAL_DMA_DeInit+0xa0>)
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d82c      	bhi.n	8003f4c <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003ef2:	4b22      	ldr	r3, [pc, #136]	; (8003f7c <HAL_DMA_DeInit+0xa4>)
 8003ef4:	4413      	add	r3, r2
 8003ef6:	4922      	ldr	r1, [pc, #136]	; (8003f80 <HAL_DMA_DeInit+0xa8>)
 8003ef8:	fba1 1303 	umull	r1, r3, r1, r3
 8003efc:	091b      	lsrs	r3, r3, #4
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f02:	4b20      	ldr	r3, [pc, #128]	; (8003f84 <HAL_DMA_DeInit+0xac>)
 8003f04:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->Instance->CCR  = 0;
 8003f06:	2500      	movs	r5, #0
 8003f08:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003f0a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003f0c:	f003 021f 	and.w	r2, r3, #31
 8003f10:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003f12:	2301      	movs	r3, #1
 8003f14:	4093      	lsls	r3, r2
 8003f16:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003f18:	4620      	mov	r0, r4
 8003f1a:	f7ff ff39 	bl	8003d90 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0;
 8003f1e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003f20:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f22:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003f24:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003f26:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003f28:	6863      	ldr	r3, [r4, #4]
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	2b03      	cmp	r3, #3
 8003f2e:	d918      	bls.n	8003f62 <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = 0U;
 8003f30:	2000      	movs	r0, #0
 8003f32:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8003f34:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8003f36:	65e0      	str	r0, [r4, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 8003f38:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003f3a:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8003f3c:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8003f3e:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f40:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 8003f42:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8003f46:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8003f4a:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003f4c:	4b0e      	ldr	r3, [pc, #56]	; (8003f88 <HAL_DMA_DeInit+0xb0>)
 8003f4e:	4413      	add	r3, r2
 8003f50:	490b      	ldr	r1, [pc, #44]	; (8003f80 <HAL_DMA_DeInit+0xa8>)
 8003f52:	fba1 1303 	umull	r1, r3, r1, r3
 8003f56:	091b      	lsrs	r3, r3, #4
 8003f58:	009b      	lsls	r3, r3, #2
 8003f5a:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003f5c:	4b0b      	ldr	r3, [pc, #44]	; (8003f8c <HAL_DMA_DeInit+0xb4>)
 8003f5e:	6403      	str	r3, [r0, #64]	; 0x40
 8003f60:	e7d1      	b.n	8003f06 <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003f62:	4620      	mov	r0, r4
 8003f64:	f7ff ff38 	bl	8003dd8 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003f68:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003f6a:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f6c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003f6e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8003f70:	605a      	str	r2, [r3, #4]
 8003f72:	e7dd      	b.n	8003f30 <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 8003f74:	2001      	movs	r0, #1
}
 8003f76:	4770      	bx	lr
 8003f78:	40020407 	.word	0x40020407
 8003f7c:	bffdfff8 	.word	0xbffdfff8
 8003f80:	cccccccd 	.word	0xcccccccd
 8003f84:	40020000 	.word	0x40020000
 8003f88:	bffdfbf8 	.word	0xbffdfbf8
 8003f8c:	40020400 	.word	0x40020400

08003f90 <HAL_DMA_Start_IT>:
{
 8003f90:	b538      	push	{r3, r4, r5, lr}
 8003f92:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003f94:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8003f98:	2801      	cmp	r0, #1
 8003f9a:	d041      	beq.n	8004020 <HAL_DMA_Start_IT+0x90>
 8003f9c:	2001      	movs	r0, #1
 8003f9e:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8003fa2:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 8003fa6:	b2c0      	uxtb	r0, r0
 8003fa8:	2801      	cmp	r0, #1
 8003faa:	d004      	beq.n	8003fb6 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma);
 8003fac:	2300      	movs	r3, #0
 8003fae:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_BUSY;
 8003fb2:	2002      	movs	r0, #2
}
 8003fb4:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8003fb6:	2002      	movs	r0, #2
 8003fb8:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8003fc0:	6825      	ldr	r5, [r4, #0]
 8003fc2:	6828      	ldr	r0, [r5, #0]
 8003fc4:	f020 0001 	bic.w	r0, r0, #1
 8003fc8:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fca:	4620      	mov	r0, r4
 8003fcc:	f7ff febe 	bl	8003d4c <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8003fd0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003fd2:	b1d3      	cbz	r3, 800400a <HAL_DMA_Start_IT+0x7a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003fd4:	6822      	ldr	r2, [r4, #0]
 8003fd6:	6813      	ldr	r3, [r2, #0]
 8003fd8:	f043 030e 	orr.w	r3, r3, #14
 8003fdc:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003fde:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8003fe6:	d003      	beq.n	8003ff0 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fee:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8003ff0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8003ff2:	b11b      	cbz	r3, 8003ffc <HAL_DMA_Start_IT+0x6c>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ffa:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8003ffc:	6822      	ldr	r2, [r4, #0]
 8003ffe:	6813      	ldr	r3, [r2, #0]
 8004000:	f043 0301 	orr.w	r3, r3, #1
 8004004:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004006:	2000      	movs	r0, #0
 8004008:	e7d4      	b.n	8003fb4 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800400a:	6822      	ldr	r2, [r4, #0]
 800400c:	6813      	ldr	r3, [r2, #0]
 800400e:	f023 0304 	bic.w	r3, r3, #4
 8004012:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004014:	6822      	ldr	r2, [r4, #0]
 8004016:	6813      	ldr	r3, [r2, #0]
 8004018:	f043 030a 	orr.w	r3, r3, #10
 800401c:	6013      	str	r3, [r2, #0]
 800401e:	e7de      	b.n	8003fde <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8004020:	2002      	movs	r0, #2
 8004022:	e7c7      	b.n	8003fb4 <HAL_DMA_Start_IT+0x24>

08004024 <HAL_DMA_Abort_IT>:
{
 8004024:	b508      	push	{r3, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004026:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 800402a:	b2db      	uxtb	r3, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d009      	beq.n	8004044 <HAL_DMA_Abort_IT+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004030:	2304      	movs	r3, #4
 8004032:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004034:	2301      	movs	r3, #1
 8004036:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800403a:	2200      	movs	r2, #0
 800403c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    status = HAL_ERROR;
 8004040:	4618      	mov	r0, r3
}
 8004042:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004044:	6802      	ldr	r2, [r0, #0]
 8004046:	6813      	ldr	r3, [r2, #0]
 8004048:	f023 030e 	bic.w	r3, r3, #14
 800404c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 800404e:	6802      	ldr	r2, [r0, #0]
 8004050:	6813      	ldr	r3, [r2, #0]
 8004052:	f023 0301 	bic.w	r3, r3, #1
 8004056:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004058:	6c82      	ldr	r2, [r0, #72]	; 0x48
 800405a:	6813      	ldr	r3, [r2, #0]
 800405c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004060:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004062:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004064:	f003 021f 	and.w	r2, r3, #31
 8004068:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800406a:	2301      	movs	r3, #1
 800406c:	4093      	lsls	r3, r2
 800406e:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004070:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8004072:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004074:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8004076:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004078:	b133      	cbz	r3, 8004088 <HAL_DMA_Abort_IT+0x64>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800407a:	681a      	ldr	r2, [r3, #0]
 800407c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004080:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004082:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004084:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8004086:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8004088:	2301      	movs	r3, #1
 800408a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800408e:	2300      	movs	r3, #0
 8004090:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8004094:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004096:	b113      	cbz	r3, 800409e <HAL_DMA_Abort_IT+0x7a>
      hdma->XferAbortCallback(hdma);
 8004098:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 800409a:	2000      	movs	r0, #0
 800409c:	e7d1      	b.n	8004042 <HAL_DMA_Abort_IT+0x1e>
 800409e:	2000      	movs	r0, #0
 80040a0:	e7cf      	b.n	8004042 <HAL_DMA_Abort_IT+0x1e>

080040a2 <HAL_DMA_IRQHandler>:
{
 80040a2:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80040a4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80040a6:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80040a8:	6804      	ldr	r4, [r0, #0]
 80040aa:	6825      	ldr	r5, [r4, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80040ac:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80040ae:	f003 031f 	and.w	r3, r3, #31
 80040b2:	2204      	movs	r2, #4
 80040b4:	409a      	lsls	r2, r3
 80040b6:	420a      	tst	r2, r1
 80040b8:	d015      	beq.n	80040e6 <HAL_DMA_IRQHandler+0x44>
 80040ba:	f015 0f04 	tst.w	r5, #4
 80040be:	d012      	beq.n	80040e6 <HAL_DMA_IRQHandler+0x44>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	f013 0f20 	tst.w	r3, #32
 80040c6:	d103      	bne.n	80040d0 <HAL_DMA_IRQHandler+0x2e>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040c8:	6823      	ldr	r3, [r4, #0]
 80040ca:	f023 0304 	bic.w	r3, r3, #4
 80040ce:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 80040d0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80040d2:	f003 021f 	and.w	r2, r3, #31
 80040d6:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80040d8:	2304      	movs	r3, #4
 80040da:	4093      	lsls	r3, r2
 80040dc:	604b      	str	r3, [r1, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 80040de:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80040e0:	b103      	cbz	r3, 80040e4 <HAL_DMA_IRQHandler+0x42>
      hdma->XferHalfCpltCallback(hdma);
 80040e2:	4798      	blx	r3
}
 80040e4:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80040e6:	2202      	movs	r2, #2
 80040e8:	409a      	lsls	r2, r3
 80040ea:	420a      	tst	r2, r1
 80040ec:	d01c      	beq.n	8004128 <HAL_DMA_IRQHandler+0x86>
           && (0U != (source_it & DMA_IT_TC)))
 80040ee:	f015 0f02 	tst.w	r5, #2
 80040f2:	d019      	beq.n	8004128 <HAL_DMA_IRQHandler+0x86>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040f4:	6823      	ldr	r3, [r4, #0]
 80040f6:	f013 0f20 	tst.w	r3, #32
 80040fa:	d106      	bne.n	800410a <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80040fc:	6823      	ldr	r3, [r4, #0]
 80040fe:	f023 030a 	bic.w	r3, r3, #10
 8004102:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8004104:	2301      	movs	r3, #1
 8004106:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800410a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800410c:	f003 021f 	and.w	r2, r3, #31
 8004110:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004112:	2302      	movs	r3, #2
 8004114:	4093      	lsls	r3, r2
 8004116:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8004118:	2300      	movs	r3, #0
 800411a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 800411e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8004120:	2b00      	cmp	r3, #0
 8004122:	d0df      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x42>
      hdma->XferCpltCallback(hdma);
 8004124:	4798      	blx	r3
 8004126:	e7dd      	b.n	80040e4 <HAL_DMA_IRQHandler+0x42>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8004128:	2208      	movs	r2, #8
 800412a:	fa02 f303 	lsl.w	r3, r2, r3
 800412e:	420b      	tst	r3, r1
 8004130:	d0d8      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x42>
           && (0U != (source_it & DMA_IT_TE)))
 8004132:	f015 0f08 	tst.w	r5, #8
 8004136:	d0d5      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004138:	6823      	ldr	r3, [r4, #0]
 800413a:	f023 030e 	bic.w	r3, r3, #14
 800413e:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004140:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004142:	f003 031f 	and.w	r3, r3, #31
 8004146:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004148:	2201      	movs	r2, #1
 800414a:	fa02 f303 	lsl.w	r3, r2, r3
 800414e:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004150:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8004152:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8004156:	2300      	movs	r3, #0
 8004158:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 800415c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800415e:	2b00      	cmp	r3, #0
 8004160:	d0c0      	beq.n	80040e4 <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8004162:	4798      	blx	r3
  return;
 8004164:	e7be      	b.n	80040e4 <HAL_DMA_IRQHandler+0x42>

08004166 <HAL_DMA_GetState>:
  return hdma->State;
 8004166:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
}
 800416a:	4770      	bx	lr

0800416c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800416c:	b410      	push	{r4}
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800416e:	6802      	ldr	r2, [r0, #0]
 8004170:	4b1d      	ldr	r3, [pc, #116]	; (80041e8 <FDCAN_CalcultateRamBlockAddresses+0x7c>)
 8004172:	429a      	cmp	r2, r3
 8004174:	d028      	beq.n	80041c8 <FDCAN_CalcultateRamBlockAddresses+0x5c>
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004176:	491d      	ldr	r1, [pc, #116]	; (80041ec <FDCAN_CalcultateRamBlockAddresses+0x80>)
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8004178:	4b1d      	ldr	r3, [pc, #116]	; (80041f0 <FDCAN_CalcultateRamBlockAddresses+0x84>)
 800417a:	429a      	cmp	r2, r3
 800417c:	d026      	beq.n	80041cc <FDCAN_CalcultateRamBlockAddresses+0x60>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800417e:	6401      	str	r1, [r0, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004180:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8004184:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004188:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800418a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800418e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8004192:	f101 0370 	add.w	r3, r1, #112	; 0x70
 8004196:	6443      	str	r3, [r0, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004198:	6802      	ldr	r2, [r0, #0]
 800419a:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 800419e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80041a2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80041a4:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 80041a8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80041ac:	f101 03b0 	add.w	r3, r1, #176	; 0xb0
 80041b0:	6483      	str	r3, [r0, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80041b2:	f501 73c4 	add.w	r3, r1, #392	; 0x188
 80041b6:	64c3      	str	r3, [r0, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80041b8:	f501 7318 	add.w	r3, r1, #608	; 0x260
 80041bc:	6503      	str	r3, [r0, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80041be:	f501 731e 	add.w	r3, r1, #632	; 0x278
 80041c2:	6543      	str	r3, [r0, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80041c4:	460b      	mov	r3, r1
 80041c6:	e007      	b.n	80041d8 <FDCAN_CalcultateRamBlockAddresses+0x6c>
    SramCanInstanceBase += SRAMCAN_SIZE;
 80041c8:	490a      	ldr	r1, [pc, #40]	; (80041f4 <FDCAN_CalcultateRamBlockAddresses+0x88>)
 80041ca:	e7d5      	b.n	8004178 <FDCAN_CalcultateRamBlockAddresses+0xc>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 80041cc:	f501 61d4 	add.w	r1, r1, #1696	; 0x6a0
 80041d0:	e7d5      	b.n	800417e <FDCAN_CalcultateRamBlockAddresses+0x12>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80041d2:	2200      	movs	r2, #0
 80041d4:	f843 2b04 	str.w	r2, [r3], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80041d8:	f501 7254 	add.w	r2, r1, #848	; 0x350
 80041dc:	429a      	cmp	r2, r3
 80041de:	d8f8      	bhi.n	80041d2 <FDCAN_CalcultateRamBlockAddresses+0x66>
  }
}
 80041e0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	40006800 	.word	0x40006800
 80041ec:	4000a400 	.word	0x4000a400
 80041f0:	40006c00 	.word	0x40006c00
 80041f4:	4000a750 	.word	0x4000a750

080041f8 <HAL_FDCAN_Init>:
  if (hfdcan == NULL)
 80041f8:	2800      	cmp	r0, #0
 80041fa:	f000 80e3 	beq.w	80043c4 <HAL_FDCAN_Init+0x1cc>
{
 80041fe:	b538      	push	{r3, r4, r5, lr}
 8004200:	4604      	mov	r4, r0
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004202:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
 8004206:	b1d3      	cbz	r3, 800423e <HAL_FDCAN_Init+0x46>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004208:	6822      	ldr	r2, [r4, #0]
 800420a:	6993      	ldr	r3, [r2, #24]
 800420c:	f023 0310 	bic.w	r3, r3, #16
 8004210:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 8004212:	f7fe feb3 	bl	8002f7c <HAL_GetTick>
 8004216:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004218:	6823      	ldr	r3, [r4, #0]
 800421a:	699a      	ldr	r2, [r3, #24]
 800421c:	f012 0f08 	tst.w	r2, #8
 8004220:	d012      	beq.n	8004248 <HAL_FDCAN_Init+0x50>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004222:	f7fe feab 	bl	8002f7c <HAL_GetTick>
 8004226:	1b40      	subs	r0, r0, r5
 8004228:	280a      	cmp	r0, #10
 800422a:	d9f5      	bls.n	8004218 <HAL_FDCAN_Init+0x20>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800422c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800422e:	f043 0301 	orr.w	r3, r3, #1
 8004232:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004234:	2303      	movs	r3, #3
 8004236:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 800423a:	2001      	movs	r0, #1
}
 800423c:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 800423e:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 8004242:	f7fd faf9 	bl	8001838 <HAL_FDCAN_MspInit>
 8004246:	e7df      	b.n	8004208 <HAL_FDCAN_Init+0x10>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004248:	699a      	ldr	r2, [r3, #24]
 800424a:	f042 0201 	orr.w	r2, r2, #1
 800424e:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 8004250:	f7fe fe94 	bl	8002f7c <HAL_GetTick>
 8004254:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004256:	6823      	ldr	r3, [r4, #0]
 8004258:	699a      	ldr	r2, [r3, #24]
 800425a:	f012 0f01 	tst.w	r2, #1
 800425e:	d10d      	bne.n	800427c <HAL_FDCAN_Init+0x84>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004260:	f7fe fe8c 	bl	8002f7c <HAL_GetTick>
 8004264:	1b40      	subs	r0, r0, r5
 8004266:	280a      	cmp	r0, #10
 8004268:	d9f5      	bls.n	8004256 <HAL_FDCAN_Init+0x5e>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800426a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800426c:	f043 0301 	orr.w	r3, r3, #1
 8004270:	6623      	str	r3, [r4, #96]	; 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004272:	2303      	movs	r3, #3
 8004274:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8004278:	2001      	movs	r0, #1
 800427a:	e7df      	b.n	800423c <HAL_FDCAN_Init+0x44>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800427c:	699a      	ldr	r2, [r3, #24]
 800427e:	f042 0202 	orr.w	r2, r2, #2
 8004282:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8004284:	6822      	ldr	r2, [r4, #0]
 8004286:	4b50      	ldr	r3, [pc, #320]	; (80043c8 <HAL_FDCAN_Init+0x1d0>)
 8004288:	429a      	cmp	r2, r3
 800428a:	d042      	beq.n	8004312 <HAL_FDCAN_Init+0x11a>
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800428c:	7c23      	ldrb	r3, [r4, #16]
 800428e:	2b01      	cmp	r3, #1
 8004290:	d045      	beq.n	800431e <HAL_FDCAN_Init+0x126>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004292:	6822      	ldr	r2, [r4, #0]
 8004294:	6993      	ldr	r3, [r2, #24]
 8004296:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800429a:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 800429c:	7c63      	ldrb	r3, [r4, #17]
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d043      	beq.n	800432a <HAL_FDCAN_Init+0x132>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80042a2:	6822      	ldr	r2, [r4, #0]
 80042a4:	6993      	ldr	r3, [r2, #24]
 80042a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042aa:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 80042ac:	7ca3      	ldrb	r3, [r4, #18]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d041      	beq.n	8004336 <HAL_FDCAN_Init+0x13e>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80042b2:	6822      	ldr	r2, [r4, #0]
 80042b4:	6993      	ldr	r3, [r2, #24]
 80042b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042ba:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80042bc:	6822      	ldr	r2, [r4, #0]
 80042be:	6993      	ldr	r3, [r2, #24]
 80042c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042c4:	68a1      	ldr	r1, [r4, #8]
 80042c6:	430b      	orrs	r3, r1
 80042c8:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80042ca:	6822      	ldr	r2, [r4, #0]
 80042cc:	6993      	ldr	r3, [r2, #24]
 80042ce:	f023 03a4 	bic.w	r3, r3, #164	; 0xa4
 80042d2:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80042d4:	6822      	ldr	r2, [r4, #0]
 80042d6:	6913      	ldr	r3, [r2, #16]
 80042d8:	f023 0310 	bic.w	r3, r3, #16
 80042dc:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80042de:	68e3      	ldr	r3, [r4, #12]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d02e      	beq.n	8004342 <HAL_FDCAN_Init+0x14a>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d031      	beq.n	800434c <HAL_FDCAN_Init+0x154>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d054      	beq.n	8004396 <HAL_FDCAN_Init+0x19e>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80042ec:	6822      	ldr	r2, [r4, #0]
 80042ee:	6993      	ldr	r3, [r2, #24]
 80042f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80042f4:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80042f6:	6822      	ldr	r2, [r4, #0]
 80042f8:	6913      	ldr	r3, [r2, #16]
 80042fa:	f043 0310 	orr.w	r3, r3, #16
 80042fe:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004300:	68e3      	ldr	r3, [r4, #12]
 8004302:	2b03      	cmp	r3, #3
 8004304:	d122      	bne.n	800434c <HAL_FDCAN_Init+0x154>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004306:	6822      	ldr	r2, [r4, #0]
 8004308:	6993      	ldr	r3, [r2, #24]
 800430a:	f043 0320 	orr.w	r3, r3, #32
 800430e:	6193      	str	r3, [r2, #24]
 8004310:	e01c      	b.n	800434c <HAL_FDCAN_Init+0x154>
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004312:	6862      	ldr	r2, [r4, #4]
 8004314:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8004318:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
 800431c:	e7b6      	b.n	800428c <HAL_FDCAN_Init+0x94>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800431e:	6822      	ldr	r2, [r4, #0]
 8004320:	6993      	ldr	r3, [r2, #24]
 8004322:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004326:	6193      	str	r3, [r2, #24]
 8004328:	e7b8      	b.n	800429c <HAL_FDCAN_Init+0xa4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800432a:	6822      	ldr	r2, [r4, #0]
 800432c:	6993      	ldr	r3, [r2, #24]
 800432e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004332:	6193      	str	r3, [r2, #24]
 8004334:	e7ba      	b.n	80042ac <HAL_FDCAN_Init+0xb4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004336:	6822      	ldr	r2, [r4, #0]
 8004338:	6993      	ldr	r3, [r2, #24]
 800433a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800433e:	6193      	str	r3, [r2, #24]
 8004340:	e7bc      	b.n	80042bc <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004342:	6822      	ldr	r2, [r4, #0]
 8004344:	6993      	ldr	r3, [r2, #24]
 8004346:	f043 0304 	orr.w	r3, r3, #4
 800434a:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800434c:	69a3      	ldr	r3, [r4, #24]
 800434e:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004350:	69e3      	ldr	r3, [r4, #28]
 8004352:	3b01      	subs	r3, #1
 8004354:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004356:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800435a:	6a22      	ldr	r2, [r4, #32]
 800435c:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800435e:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004360:	6962      	ldr	r2, [r4, #20]
 8004362:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004364:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004366:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800436a:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800436c:	68a3      	ldr	r3, [r4, #8]
 800436e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004372:	d016      	beq.n	80043a2 <HAL_FDCAN_Init+0x1aa>
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004374:	6822      	ldr	r2, [r4, #0]
 8004376:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800437a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800437c:	430b      	orrs	r3, r1
 800437e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004382:	4620      	mov	r0, r4
 8004384:	f7ff fef2 	bl	800416c <FDCAN_CalcultateRamBlockAddresses>
  hfdcan->LatestTxFifoQRequest = 0U;
 8004388:	2000      	movs	r0, #0
 800438a:	65a0      	str	r0, [r4, #88]	; 0x58
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800438c:	6620      	str	r0, [r4, #96]	; 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800438e:	2301      	movs	r3, #1
 8004390:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  return HAL_OK;
 8004394:	e752      	b.n	800423c <HAL_FDCAN_Init+0x44>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004396:	6822      	ldr	r2, [r4, #0]
 8004398:	6993      	ldr	r3, [r2, #24]
 800439a:	f043 0320 	orr.w	r3, r3, #32
 800439e:	6193      	str	r3, [r2, #24]
 80043a0:	e7d4      	b.n	800434c <HAL_FDCAN_Init+0x154>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80043a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80043a4:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80043a6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80043a8:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80043aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80043ae:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80043b0:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80043b2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80043b6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80043b8:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80043ba:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80043bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80043c0:	60cb      	str	r3, [r1, #12]
 80043c2:	e7d7      	b.n	8004374 <HAL_FDCAN_Init+0x17c>
    return HAL_ERROR;
 80043c4:	2001      	movs	r0, #1
}
 80043c6:	4770      	bx	lr
 80043c8:	40006400 	.word	0x40006400

080043cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80043cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043ce:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 80043d0:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80043d2:	e062      	b.n	800449a <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043d4:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80043d6:	005e      	lsls	r6, r3, #1
 80043d8:	2403      	movs	r4, #3
 80043da:	40b4      	lsls	r4, r6
 80043dc:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80043e0:	68cc      	ldr	r4, [r1, #12]
 80043e2:	40b4      	lsls	r4, r6
 80043e4:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80043e6:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043e8:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80043ea:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043ee:	684c      	ldr	r4, [r1, #4]
 80043f0:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80043f4:	409c      	lsls	r4, r3
 80043f6:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 80043fa:	6044      	str	r4, [r0, #4]
 80043fc:	e05e      	b.n	80044bc <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80043fe:	08dd      	lsrs	r5, r3, #3
 8004400:	3508      	adds	r5, #8
 8004402:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004406:	f003 0407 	and.w	r4, r3, #7
 800440a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800440e:	240f      	movs	r4, #15
 8004410:	fa04 f40c 	lsl.w	r4, r4, ip
 8004414:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004418:	690c      	ldr	r4, [r1, #16]
 800441a:	fa04 f40c 	lsl.w	r4, r4, ip
 800441e:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8004422:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8004426:	e060      	b.n	80044ea <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004428:	2405      	movs	r4, #5
 800442a:	e000      	b.n	800442e <HAL_GPIO_Init+0x62>
 800442c:	2400      	movs	r4, #0
 800442e:	fa04 f40e 	lsl.w	r4, r4, lr
 8004432:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004434:	f10c 0c02 	add.w	ip, ip, #2
 8004438:	4d55      	ldr	r5, [pc, #340]	; (8004590 <HAL_GPIO_Init+0x1c4>)
 800443a:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800443e:	4c55      	ldr	r4, [pc, #340]	; (8004594 <HAL_GPIO_Init+0x1c8>)
 8004440:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8004442:	43d4      	mvns	r4, r2
 8004444:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004448:	684f      	ldr	r7, [r1, #4]
 800444a:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 800444e:	d001      	beq.n	8004454 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8004450:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8004454:	4d4f      	ldr	r5, [pc, #316]	; (8004594 <HAL_GPIO_Init+0x1c8>)
 8004456:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8004458:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 800445a:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800445e:	684f      	ldr	r7, [r1, #4]
 8004460:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 8004464:	d001      	beq.n	800446a <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8004466:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800446a:	4d4a      	ldr	r5, [pc, #296]	; (8004594 <HAL_GPIO_Init+0x1c8>)
 800446c:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 800446e:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8004470:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004474:	684f      	ldr	r7, [r1, #4]
 8004476:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 800447a:	d001      	beq.n	8004480 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 800447c:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8004480:	4d44      	ldr	r5, [pc, #272]	; (8004594 <HAL_GPIO_Init+0x1c8>)
 8004482:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004484:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8004486:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004488:	684e      	ldr	r6, [r1, #4]
 800448a:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 800448e:	d001      	beq.n	8004494 <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8004490:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8004494:	4a3f      	ldr	r2, [pc, #252]	; (8004594 <HAL_GPIO_Init+0x1c8>)
 8004496:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8004498:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 800449a:	680a      	ldr	r2, [r1, #0]
 800449c:	fa32 f403 	lsrs.w	r4, r2, r3
 80044a0:	d074      	beq.n	800458c <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80044a2:	f04f 0c01 	mov.w	ip, #1
 80044a6:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 80044aa:	ea1c 0202 	ands.w	r2, ip, r2
 80044ae:	d0f3      	beq.n	8004498 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80044b0:	684c      	ldr	r4, [r1, #4]
 80044b2:	f004 0403 	and.w	r4, r4, #3
 80044b6:	3c01      	subs	r4, #1
 80044b8:	2c01      	cmp	r4, #1
 80044ba:	d98b      	bls.n	80043d4 <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044bc:	684c      	ldr	r4, [r1, #4]
 80044be:	f004 0403 	and.w	r4, r4, #3
 80044c2:	2c03      	cmp	r4, #3
 80044c4:	d00c      	beq.n	80044e0 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80044c6:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80044c8:	005d      	lsls	r5, r3, #1
 80044ca:	f04f 0c03 	mov.w	ip, #3
 80044ce:	fa0c fc05 	lsl.w	ip, ip, r5
 80044d2:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80044d6:	688c      	ldr	r4, [r1, #8]
 80044d8:	40ac      	lsls	r4, r5
 80044da:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80044de:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80044e0:	684c      	ldr	r4, [r1, #4]
 80044e2:	f004 0403 	and.w	r4, r4, #3
 80044e6:	2c02      	cmp	r4, #2
 80044e8:	d089      	beq.n	80043fe <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 80044ea:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80044ec:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80044f0:	f04f 0c03 	mov.w	ip, #3
 80044f4:	fa0c fc0e 	lsl.w	ip, ip, lr
 80044f8:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80044fc:	684c      	ldr	r4, [r1, #4]
 80044fe:	f004 0403 	and.w	r4, r4, #3
 8004502:	fa04 f40e 	lsl.w	r4, r4, lr
 8004506:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800450a:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800450c:	684c      	ldr	r4, [r1, #4]
 800450e:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8004512:	d0c1      	beq.n	8004498 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004514:	4c20      	ldr	r4, [pc, #128]	; (8004598 <HAL_GPIO_Init+0x1cc>)
 8004516:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8004518:	f045 0501 	orr.w	r5, r5, #1
 800451c:	6625      	str	r5, [r4, #96]	; 0x60
 800451e:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8004520:	f004 0401 	and.w	r4, r4, #1
 8004524:	9401      	str	r4, [sp, #4]
 8004526:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8004528:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800452c:	f10c 0502 	add.w	r5, ip, #2
 8004530:	4c17      	ldr	r4, [pc, #92]	; (8004590 <HAL_GPIO_Init+0x1c4>)
 8004532:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004536:	f003 0403 	and.w	r4, r3, #3
 800453a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800453e:	240f      	movs	r4, #15
 8004540:	fa04 f40e 	lsl.w	r4, r4, lr
 8004544:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004548:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 800454c:	f43f af6e 	beq.w	800442c <HAL_GPIO_Init+0x60>
 8004550:	4c12      	ldr	r4, [pc, #72]	; (800459c <HAL_GPIO_Init+0x1d0>)
 8004552:	42a0      	cmp	r0, r4
 8004554:	d012      	beq.n	800457c <HAL_GPIO_Init+0x1b0>
 8004556:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800455a:	42a0      	cmp	r0, r4
 800455c:	d010      	beq.n	8004580 <HAL_GPIO_Init+0x1b4>
 800455e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004562:	42a0      	cmp	r0, r4
 8004564:	d00e      	beq.n	8004584 <HAL_GPIO_Init+0x1b8>
 8004566:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 800456a:	42a0      	cmp	r0, r4
 800456c:	d00c      	beq.n	8004588 <HAL_GPIO_Init+0x1bc>
 800456e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8004572:	42a0      	cmp	r0, r4
 8004574:	f43f af58 	beq.w	8004428 <HAL_GPIO_Init+0x5c>
 8004578:	2406      	movs	r4, #6
 800457a:	e758      	b.n	800442e <HAL_GPIO_Init+0x62>
 800457c:	2401      	movs	r4, #1
 800457e:	e756      	b.n	800442e <HAL_GPIO_Init+0x62>
 8004580:	2402      	movs	r4, #2
 8004582:	e754      	b.n	800442e <HAL_GPIO_Init+0x62>
 8004584:	2403      	movs	r4, #3
 8004586:	e752      	b.n	800442e <HAL_GPIO_Init+0x62>
 8004588:	2404      	movs	r4, #4
 800458a:	e750      	b.n	800442e <HAL_GPIO_Init+0x62>
  }
}
 800458c:	b003      	add	sp, #12
 800458e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004590:	40010000 	.word	0x40010000
 8004594:	40010400 	.word	0x40010400
 8004598:	40021000 	.word	0x40021000
 800459c:	48000400 	.word	0x48000400

080045a0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80045a0:	b10a      	cbz	r2, 80045a6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80045a2:	6181      	str	r1, [r0, #24]
 80045a4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80045a6:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80045a8:	4770      	bx	lr

080045aa <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80045aa:	6803      	ldr	r3, [r0, #0]
 80045ac:	699a      	ldr	r2, [r3, #24]
 80045ae:	f012 0f02 	tst.w	r2, #2
 80045b2:	d001      	beq.n	80045b8 <I2C_Flush_TXDR+0xe>
  {
    hi2c->Instance->TXDR = 0x00U;
 80045b4:	2200      	movs	r2, #0
 80045b6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045b8:	6803      	ldr	r3, [r0, #0]
 80045ba:	699a      	ldr	r2, [r3, #24]
 80045bc:	f012 0f01 	tst.w	r2, #1
 80045c0:	d103      	bne.n	80045ca <I2C_Flush_TXDR+0x20>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80045c2:	699a      	ldr	r2, [r3, #24]
 80045c4:	f042 0201 	orr.w	r2, r2, #1
 80045c8:	619a      	str	r2, [r3, #24]
  }
}
 80045ca:	4770      	bx	lr

080045cc <I2C_Disable_IRQ>:
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
  uint32_t tmpisr = 0U;

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80045cc:	f011 0f01 	tst.w	r1, #1
 80045d0:	d009      	beq.n	80045e6 <I2C_Disable_IRQ+0x1a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80045d2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80045d6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80045da:	2b28      	cmp	r3, #40	; 0x28
 80045dc:	d001      	beq.n	80045e2 <I2C_Disable_IRQ+0x16>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80045de:	23f2      	movs	r3, #242	; 0xf2
 80045e0:	e002      	b.n	80045e8 <I2C_Disable_IRQ+0x1c>
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80045e2:	2342      	movs	r3, #66	; 0x42
 80045e4:	e000      	b.n	80045e8 <I2C_Disable_IRQ+0x1c>
  uint32_t tmpisr = 0U;
 80045e6:	2300      	movs	r3, #0
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80045e8:	f011 0f02 	tst.w	r1, #2
 80045ec:	d009      	beq.n	8004602 <I2C_Disable_IRQ+0x36>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80045ee:	f043 0c44 	orr.w	ip, r3, #68	; 0x44

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80045f2:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 80045f6:	f002 0228 	and.w	r2, r2, #40	; 0x28
 80045fa:	2a28      	cmp	r2, #40	; 0x28
 80045fc:	d010      	beq.n	8004620 <I2C_Disable_IRQ+0x54>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80045fe:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004602:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8004606:	d10d      	bne.n	8004624 <I2C_Disable_IRQ+0x58>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004608:	2910      	cmp	r1, #16
 800460a:	d00e      	beq.n	800462a <I2C_Disable_IRQ+0x5e>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800460c:	2920      	cmp	r1, #32
 800460e:	d00f      	beq.n	8004630 <I2C_Disable_IRQ+0x64>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004610:	2940      	cmp	r1, #64	; 0x40
 8004612:	d010      	beq.n	8004636 <I2C_Disable_IRQ+0x6a>
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004614:	6801      	ldr	r1, [r0, #0]
 8004616:	680a      	ldr	r2, [r1, #0]
 8004618:	ea22 0303 	bic.w	r3, r2, r3
 800461c:	600b      	str	r3, [r1, #0]
}
 800461e:	4770      	bx	lr
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004620:	4663      	mov	r3, ip
 8004622:	e7ee      	b.n	8004602 <I2C_Disable_IRQ+0x36>
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004624:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004628:	e7ee      	b.n	8004608 <I2C_Disable_IRQ+0x3c>
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800462a:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800462e:	e7ed      	b.n	800460c <I2C_Disable_IRQ+0x40>
    tmpisr |= I2C_IT_STOPI;
 8004630:	f043 0320 	orr.w	r3, r3, #32
 8004634:	e7ec      	b.n	8004610 <I2C_Disable_IRQ+0x44>
    tmpisr |= I2C_IT_TCI;
 8004636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800463a:	e7eb      	b.n	8004614 <I2C_Disable_IRQ+0x48>

0800463c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800463c:	2800      	cmp	r0, #0
 800463e:	d059      	beq.n	80046f4 <HAL_I2C_Init+0xb8>
{
 8004640:	b510      	push	{r4, lr}
 8004642:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004644:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004648:	2b00      	cmp	r3, #0
 800464a:	d043      	beq.n	80046d4 <HAL_I2C_Init+0x98>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800464c:	2324      	movs	r3, #36	; 0x24
 800464e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8004652:	6822      	ldr	r2, [r4, #0]
 8004654:	6813      	ldr	r3, [r2, #0]
 8004656:	f023 0301 	bic.w	r3, r3, #1
 800465a:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800465c:	6863      	ldr	r3, [r4, #4]
 800465e:	6822      	ldr	r2, [r4, #0]
 8004660:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8004664:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004666:	6822      	ldr	r2, [r4, #0]
 8004668:	6893      	ldr	r3, [r2, #8]
 800466a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800466e:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004670:	68e3      	ldr	r3, [r4, #12]
 8004672:	2b01      	cmp	r3, #1
 8004674:	d033      	beq.n	80046de <HAL_I2C_Init+0xa2>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004676:	68a3      	ldr	r3, [r4, #8]
 8004678:	6822      	ldr	r2, [r4, #0]
 800467a:	f443 4304 	orr.w	r3, r3, #33792	; 0x8400
 800467e:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004680:	68e3      	ldr	r3, [r4, #12]
 8004682:	2b02      	cmp	r3, #2
 8004684:	d031      	beq.n	80046ea <HAL_I2C_Init+0xae>
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004686:	6822      	ldr	r2, [r4, #0]
 8004688:	6853      	ldr	r3, [r2, #4]
 800468a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800468e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004692:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004694:	6822      	ldr	r2, [r4, #0]
 8004696:	68d3      	ldr	r3, [r2, #12]
 8004698:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800469c:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800469e:	6923      	ldr	r3, [r4, #16]
 80046a0:	6962      	ldr	r2, [r4, #20]
 80046a2:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80046a4:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80046a6:	6822      	ldr	r2, [r4, #0]
 80046a8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80046ac:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80046ae:	69e3      	ldr	r3, [r4, #28]
 80046b0:	6a21      	ldr	r1, [r4, #32]
 80046b2:	6822      	ldr	r2, [r4, #0]
 80046b4:	430b      	orrs	r3, r1
 80046b6:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80046b8:	6822      	ldr	r2, [r4, #0]
 80046ba:	6813      	ldr	r3, [r2, #0]
 80046bc:	f043 0301 	orr.w	r3, r3, #1
 80046c0:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046c2:	2000      	movs	r0, #0
 80046c4:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80046c6:	2320      	movs	r3, #32
 80046c8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80046cc:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ce:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
}
 80046d2:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80046d4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 80046d8:	f7fd fad0 	bl	8001c7c <HAL_I2C_MspInit>
 80046dc:	e7b6      	b.n	800464c <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046de:	68a3      	ldr	r3, [r4, #8]
 80046e0:	6822      	ldr	r2, [r4, #0]
 80046e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80046e6:	6093      	str	r3, [r2, #8]
 80046e8:	e7ca      	b.n	8004680 <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80046ea:	6823      	ldr	r3, [r4, #0]
 80046ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046f0:	605a      	str	r2, [r3, #4]
 80046f2:	e7c8      	b.n	8004686 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 80046f4:	2001      	movs	r0, #1
}
 80046f6:	4770      	bx	lr

080046f8 <HAL_I2C_EV_IRQHandler>:
{
 80046f8:	b508      	push	{r3, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80046fa:	6803      	ldr	r3, [r0, #0]
 80046fc:	6999      	ldr	r1, [r3, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80046fe:	681a      	ldr	r2, [r3, #0]
  if (hi2c->XferISR != NULL)
 8004700:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004702:	b103      	cbz	r3, 8004706 <HAL_I2C_EV_IRQHandler+0xe>
    hi2c->XferISR(hi2c, itflags, itsources);
 8004704:	4798      	blx	r3
}
 8004706:	bd08      	pop	{r3, pc}

08004708 <HAL_I2C_SlaveTxCpltCallback>:
}
 8004708:	4770      	bx	lr

0800470a <HAL_I2C_SlaveRxCpltCallback>:
}
 800470a:	4770      	bx	lr

0800470c <I2C_ITSlaveSeqCplt>:
{
 800470c:	b510      	push	{r4, lr}
 800470e:	4604      	mov	r4, r0
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004710:	6803      	ldr	r3, [r0, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004714:	2100      	movs	r1, #0
 8004716:	f880 1042 	strb.w	r1, [r0, #66]	; 0x42
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800471a:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800471e:	d00e      	beq.n	800473e <I2C_ITSlaveSeqCplt+0x32>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004726:	601a      	str	r2, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004728:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 800472c:	b2db      	uxtb	r3, r3
 800472e:	2b29      	cmp	r3, #41	; 0x29
 8004730:	d00d      	beq.n	800474e <I2C_ITSlaveSeqCplt+0x42>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004732:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b2a      	cmp	r3, #42	; 0x2a
 800473a:	d018      	beq.n	800476e <I2C_ITSlaveSeqCplt+0x62>
}
 800473c:	bd10      	pop	{r4, pc}
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800473e:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8004742:	d0f1      	beq.n	8004728 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	e7ec      	b.n	8004728 <I2C_ITSlaveSeqCplt+0x1c>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800474e:	2328      	movs	r3, #40	; 0x28
 8004750:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004754:	2321      	movs	r3, #33	; 0x21
 8004756:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004758:	2101      	movs	r1, #1
 800475a:	4620      	mov	r0, r4
 800475c:	f7ff ff36 	bl	80045cc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004760:	2300      	movs	r3, #0
 8004762:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004766:	4620      	mov	r0, r4
 8004768:	f7ff ffce 	bl	8004708 <HAL_I2C_SlaveTxCpltCallback>
 800476c:	e7e6      	b.n	800473c <I2C_ITSlaveSeqCplt+0x30>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800476e:	2328      	movs	r3, #40	; 0x28
 8004770:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004774:	2322      	movs	r3, #34	; 0x22
 8004776:	6323      	str	r3, [r4, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004778:	2102      	movs	r1, #2
 800477a:	4620      	mov	r0, r4
 800477c:	f7ff ff26 	bl	80045cc <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004780:	2300      	movs	r3, #0
 8004782:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004786:	4620      	mov	r0, r4
 8004788:	f7ff ffbf 	bl	800470a <HAL_I2C_SlaveRxCpltCallback>
}
 800478c:	e7d6      	b.n	800473c <I2C_ITSlaveSeqCplt+0x30>

0800478e <HAL_I2C_AddrCallback>:
}
 800478e:	4770      	bx	lr

08004790 <I2C_ITAddrCplt>:
{
 8004790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004792:	4604      	mov	r4, r0
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004794:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004798:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800479c:	2b28      	cmp	r3, #40	; 0x28
 800479e:	d006      	beq.n	80047ae <I2C_ITAddrCplt+0x1e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80047a0:	6803      	ldr	r3, [r0, #0]
 80047a2:	2208      	movs	r2, #8
 80047a4:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80047a6:	2300      	movs	r3, #0
 80047a8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
}
 80047ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    transferdirection = I2C_GET_DIR(hi2c);
 80047ae:	6803      	ldr	r3, [r0, #0]
 80047b0:	699e      	ldr	r6, [r3, #24]
 80047b2:	f3c6 4600 	ubfx	r6, r6, #16, #1
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80047b6:	699a      	ldr	r2, [r3, #24]
 80047b8:	0c12      	lsrs	r2, r2, #16
 80047ba:	f002 05fe 	and.w	r5, r2, #254	; 0xfe
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80047be:	689a      	ldr	r2, [r3, #8]
 80047c0:	f3c2 0209 	ubfx	r2, r2, #0, #10
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80047c4:	68df      	ldr	r7, [r3, #12]
 80047c6:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80047ca:	68c1      	ldr	r1, [r0, #12]
 80047cc:	2902      	cmp	r1, #2
 80047ce:	d122      	bne.n	8004816 <I2C_ITAddrCplt+0x86>
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80047d0:	ea85 15d2 	eor.w	r5, r5, r2, lsr #7
 80047d4:	f015 0f06 	tst.w	r5, #6
 80047d8:	d110      	bne.n	80047fc <I2C_ITAddrCplt+0x6c>
        hi2c->AddrEventCount++;
 80047da:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80047dc:	3101      	adds	r1, #1
 80047de:	6481      	str	r1, [r0, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80047e0:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80047e2:	2902      	cmp	r1, #2
 80047e4:	d1e2      	bne.n	80047ac <I2C_ITAddrCplt+0x1c>
          hi2c->AddrEventCount = 0U;
 80047e6:	2100      	movs	r1, #0
 80047e8:	6481      	str	r1, [r0, #72]	; 0x48
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80047ea:	2008      	movs	r0, #8
 80047ec:	61d8      	str	r0, [r3, #28]
          __HAL_UNLOCK(hi2c);
 80047ee:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80047f2:	4631      	mov	r1, r6
 80047f4:	4620      	mov	r0, r4
 80047f6:	f7ff ffca 	bl	800478e <HAL_I2C_AddrCallback>
 80047fa:	e7d7      	b.n	80047ac <I2C_ITAddrCplt+0x1c>
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80047fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004800:	f7ff fee4 	bl	80045cc <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004804:	2300      	movs	r3, #0
 8004806:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800480a:	463a      	mov	r2, r7
 800480c:	4631      	mov	r1, r6
 800480e:	4620      	mov	r0, r4
 8004810:	f7ff ffbd 	bl	800478e <HAL_I2C_AddrCallback>
 8004814:	e7ca      	b.n	80047ac <I2C_ITAddrCplt+0x1c>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004816:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800481a:	f7ff fed7 	bl	80045cc <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800481e:	2300      	movs	r3, #0
 8004820:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004824:	462a      	mov	r2, r5
 8004826:	4631      	mov	r1, r6
 8004828:	4620      	mov	r0, r4
 800482a:	f7ff ffb0 	bl	800478e <HAL_I2C_AddrCallback>
 800482e:	e7bd      	b.n	80047ac <I2C_ITAddrCplt+0x1c>

08004830 <HAL_I2C_ListenCpltCallback>:
}
 8004830:	4770      	bx	lr
	...

08004834 <I2C_ITListenCplt>:
{
 8004834:	b510      	push	{r4, lr}
 8004836:	4604      	mov	r4, r0
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004838:	4b17      	ldr	r3, [pc, #92]	; (8004898 <I2C_ITListenCplt+0x64>)
 800483a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800483c:	2300      	movs	r3, #0
 800483e:	6303      	str	r3, [r0, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004840:	2220      	movs	r2, #32
 8004842:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004846:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  hi2c->XferISR = NULL;
 800484a:	6343      	str	r3, [r0, #52]	; 0x34
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800484c:	f011 0f04 	tst.w	r1, #4
 8004850:	d013      	beq.n	800487a <I2C_ITListenCplt+0x46>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004852:	6803      	ldr	r3, [r0, #0]
 8004854:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004856:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004858:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800485a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800485c:	3301      	adds	r3, #1
 800485e:	6243      	str	r3, [r0, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8004860:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8004862:	b153      	cbz	r3, 800487a <I2C_ITListenCplt+0x46>
      hi2c->XferSize--;
 8004864:	3b01      	subs	r3, #1
 8004866:	8503      	strh	r3, [r0, #40]	; 0x28
      hi2c->XferCount--;
 8004868:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800486a:	b29b      	uxth	r3, r3
 800486c:	3b01      	subs	r3, #1
 800486e:	b29b      	uxth	r3, r3
 8004870:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004872:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004874:	f043 0304 	orr.w	r3, r3, #4
 8004878:	6443      	str	r3, [r0, #68]	; 0x44
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800487a:	f248 0103 	movw	r1, #32771	; 0x8003
 800487e:	4620      	mov	r0, r4
 8004880:	f7ff fea4 	bl	80045cc <I2C_Disable_IRQ>
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004884:	6823      	ldr	r3, [r4, #0]
 8004886:	2210      	movs	r2, #16
 8004888:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 800488a:	2300      	movs	r3, #0
 800488c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  HAL_I2C_ListenCpltCallback(hi2c);
 8004890:	4620      	mov	r0, r4
 8004892:	f7ff ffcd 	bl	8004830 <HAL_I2C_ListenCpltCallback>
}
 8004896:	bd10      	pop	{r4, pc}
 8004898:	ffff0000 	.word	0xffff0000

0800489c <HAL_I2C_ErrorCallback>:
}
 800489c:	4770      	bx	lr

0800489e <HAL_I2C_AbortCpltCallback>:
}
 800489e:	4770      	bx	lr

080048a0 <I2C_TreatErrorCallback>:
{
 80048a0:	b508      	push	{r3, lr}
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048a2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	2b60      	cmp	r3, #96	; 0x60
 80048aa:	d006      	beq.n	80048ba <I2C_TreatErrorCallback+0x1a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80048ac:	2300      	movs	r3, #0
 80048ae:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80048b0:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80048b4:	f7ff fff2 	bl	800489c <HAL_I2C_ErrorCallback>
}
 80048b8:	bd08      	pop	{r3, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80048ba:	2320      	movs	r3, #32
 80048bc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80048c0:	2300      	movs	r3, #0
 80048c2:	6303      	str	r3, [r0, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80048c4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 80048c8:	f7ff ffe9 	bl	800489e <HAL_I2C_AbortCpltCallback>
 80048cc:	e7f4      	b.n	80048b8 <I2C_TreatErrorCallback+0x18>
	...

080048d0 <I2C_ITError>:
{
 80048d0:	b510      	push	{r4, lr}
 80048d2:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80048d4:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80048d8:	2000      	movs	r0, #0
 80048da:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80048de:	4a3b      	ldr	r2, [pc, #236]	; (80049cc <I2C_ITError+0xfc>)
 80048e0:	62e2      	str	r2, [r4, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 80048e2:	8560      	strh	r0, [r4, #42]	; 0x2a
  hi2c->ErrorCode |= ErrorCode;
 80048e4:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80048e6:	430a      	orrs	r2, r1
 80048e8:	6462      	str	r2, [r4, #68]	; 0x44
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80048ea:	3b28      	subs	r3, #40	; 0x28
 80048ec:	b2db      	uxtb	r3, r3
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d819      	bhi.n	8004926 <I2C_ITError+0x56>
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80048f2:	2103      	movs	r1, #3
 80048f4:	4620      	mov	r0, r4
 80048f6:	f7ff fe69 	bl	80045cc <I2C_Disable_IRQ>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80048fa:	2328      	movs	r3, #40	; 0x28
 80048fc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004900:	4b33      	ldr	r3, [pc, #204]	; (80049d0 <I2C_ITError+0x100>)
 8004902:	6363      	str	r3, [r4, #52]	; 0x34
  tmppreviousstate = hi2c->PreviousState;
 8004904:	6b23      	ldr	r3, [r4, #48]	; 0x30
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004906:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8004908:	b11a      	cbz	r2, 8004912 <I2C_ITError+0x42>
 800490a:	2b11      	cmp	r3, #17
 800490c:	d01b      	beq.n	8004946 <I2C_ITError+0x76>
 800490e:	2b21      	cmp	r3, #33	; 0x21
 8004910:	d019      	beq.n	8004946 <I2C_ITError+0x76>
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004912:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004914:	b11a      	cbz	r2, 800491e <I2C_ITError+0x4e>
 8004916:	2b12      	cmp	r3, #18
 8004918:	d036      	beq.n	8004988 <I2C_ITError+0xb8>
 800491a:	2b22      	cmp	r3, #34	; 0x22
 800491c:	d034      	beq.n	8004988 <I2C_ITError+0xb8>
    I2C_TreatErrorCallback(hi2c);
 800491e:	4620      	mov	r0, r4
 8004920:	f7ff ffbe 	bl	80048a0 <I2C_TreatErrorCallback>
}
 8004924:	bd10      	pop	{r4, pc}
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004926:	f248 0103 	movw	r1, #32771	; 0x8003
 800492a:	4620      	mov	r0, r4
 800492c:	f7ff fe4e 	bl	80045cc <I2C_Disable_IRQ>
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004930:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004934:	b2db      	uxtb	r3, r3
 8004936:	2b60      	cmp	r3, #96	; 0x60
 8004938:	d002      	beq.n	8004940 <I2C_ITError+0x70>
      hi2c->State         = HAL_I2C_STATE_READY;
 800493a:	2320      	movs	r3, #32
 800493c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->XferISR       = NULL;
 8004940:	2300      	movs	r3, #0
 8004942:	6363      	str	r3, [r4, #52]	; 0x34
 8004944:	e7de      	b.n	8004904 <I2C_ITError+0x34>
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004946:	6823      	ldr	r3, [r4, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800494e:	d003      	beq.n	8004958 <I2C_ITError+0x88>
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004950:	681a      	ldr	r2, [r3, #0]
 8004952:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004956:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004958:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800495a:	f7ff fc04 	bl	8004166 <HAL_DMA_GetState>
 800495e:	2801      	cmp	r0, #1
 8004960:	d00e      	beq.n	8004980 <I2C_ITError+0xb0>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004962:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004964:	4a1b      	ldr	r2, [pc, #108]	; (80049d4 <I2C_ITError+0x104>)
 8004966:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 8004968:	2300      	movs	r3, #0
 800496a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800496e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004970:	f7ff fb58 	bl	8004024 <HAL_DMA_Abort_IT>
 8004974:	2800      	cmp	r0, #0
 8004976:	d0d5      	beq.n	8004924 <I2C_ITError+0x54>
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004978:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800497a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800497c:	4798      	blx	r3
 800497e:	e7d1      	b.n	8004924 <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 8004980:	4620      	mov	r0, r4
 8004982:	f7ff ff8d 	bl	80048a0 <I2C_TreatErrorCallback>
 8004986:	e7cd      	b.n	8004924 <I2C_ITError+0x54>
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004988:	6823      	ldr	r3, [r4, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8004990:	d003      	beq.n	800499a <I2C_ITError+0xca>
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004998:	601a      	str	r2, [r3, #0]
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800499a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800499c:	f7ff fbe3 	bl	8004166 <HAL_DMA_GetState>
 80049a0:	2801      	cmp	r0, #1
 80049a2:	d00e      	beq.n	80049c2 <I2C_ITError+0xf2>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80049a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80049a6:	4a0b      	ldr	r2, [pc, #44]	; (80049d4 <I2C_ITError+0x104>)
 80049a8:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_UNLOCK(hi2c);
 80049aa:	2300      	movs	r3, #0
 80049ac:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80049b0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80049b2:	f7ff fb37 	bl	8004024 <HAL_DMA_Abort_IT>
 80049b6:	2800      	cmp	r0, #0
 80049b8:	d0b4      	beq.n	8004924 <I2C_ITError+0x54>
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80049ba:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80049bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80049be:	4798      	blx	r3
 80049c0:	e7b0      	b.n	8004924 <I2C_ITError+0x54>
      I2C_TreatErrorCallback(hi2c);
 80049c2:	4620      	mov	r0, r4
 80049c4:	f7ff ff6c 	bl	80048a0 <I2C_TreatErrorCallback>
 80049c8:	e7ac      	b.n	8004924 <I2C_ITError+0x54>
 80049ca:	bf00      	nop
 80049cc:	ffff0000 	.word	0xffff0000
 80049d0:	08004b41 	.word	0x08004b41
 80049d4:	08004cf9 	.word	0x08004cf9

080049d8 <I2C_ITSlaveCplt>:
{
 80049d8:	b570      	push	{r4, r5, r6, lr}
 80049da:	4604      	mov	r4, r0
 80049dc:	460d      	mov	r5, r1
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80049de:	6802      	ldr	r2, [r0, #0]
 80049e0:	6816      	ldr	r6, [r2, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80049e2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80049e6:	b2db      	uxtb	r3, r3
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049e8:	2120      	movs	r1, #32
 80049ea:	61d1      	str	r1, [r2, #28]
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80049ec:	2b21      	cmp	r3, #33	; 0x21
 80049ee:	d00d      	beq.n	8004a0c <I2C_ITSlaveCplt+0x34>
 80049f0:	2b29      	cmp	r3, #41	; 0x29
 80049f2:	d00b      	beq.n	8004a0c <I2C_ITSlaveCplt+0x34>
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80049f4:	2b22      	cmp	r3, #34	; 0x22
 80049f6:	d001      	beq.n	80049fc <I2C_ITSlaveCplt+0x24>
 80049f8:	2b2a      	cmp	r3, #42	; 0x2a
 80049fa:	d10e      	bne.n	8004a1a <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80049fc:	f248 0102 	movw	r1, #32770	; 0x8002
 8004a00:	4620      	mov	r0, r4
 8004a02:	f7ff fde3 	bl	80045cc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a06:	2322      	movs	r3, #34	; 0x22
 8004a08:	6323      	str	r3, [r4, #48]	; 0x30
 8004a0a:	e006      	b.n	8004a1a <I2C_ITSlaveCplt+0x42>
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004a0c:	f248 0101 	movw	r1, #32769	; 0x8001
 8004a10:	4620      	mov	r0, r4
 8004a12:	f7ff fddb 	bl	80045cc <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004a16:	2321      	movs	r3, #33	; 0x21
 8004a18:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004a1a:	6822      	ldr	r2, [r4, #0]
 8004a1c:	6853      	ldr	r3, [r2, #4]
 8004a1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a22:	6053      	str	r3, [r2, #4]
  I2C_RESET_CR2(hi2c);
 8004a24:	6822      	ldr	r2, [r4, #0]
 8004a26:	6853      	ldr	r3, [r2, #4]
 8004a28:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8004a2c:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8004a30:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8004a34:	f023 0301 	bic.w	r3, r3, #1
 8004a38:	6053      	str	r3, [r2, #4]
  I2C_Flush_TXDR(hi2c);
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	f7ff fdb5 	bl	80045aa <I2C_Flush_TXDR>
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004a40:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8004a44:	d040      	beq.n	8004ac8 <I2C_ITSlaveCplt+0xf0>
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004a46:	6822      	ldr	r2, [r4, #0]
 8004a48:	6813      	ldr	r3, [r2, #0]
 8004a4a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a4e:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmatx != NULL)
 8004a50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004a52:	b11b      	cbz	r3, 8004a5c <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004a5c:	f015 0f04 	tst.w	r5, #4
 8004a60:	d011      	beq.n	8004a86 <I2C_ITSlaveCplt+0xae>
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004a62:	f025 0504 	bic.w	r5, r5, #4
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a66:	6823      	ldr	r3, [r4, #0]
 8004a68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a6c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a70:	3301      	adds	r3, #1
 8004a72:	6263      	str	r3, [r4, #36]	; 0x24
    if ((hi2c->XferSize > 0U))
 8004a74:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004a76:	b133      	cbz	r3, 8004a86 <I2C_ITSlaveCplt+0xae>
      hi2c->XferSize--;
 8004a78:	3b01      	subs	r3, #1
 8004a7a:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8004a7c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	8563      	strh	r3, [r4, #42]	; 0x2a
  if (hi2c->XferCount != 0U)
 8004a86:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004a88:	b29b      	uxth	r3, r3
 8004a8a:	b11b      	cbz	r3, 8004a94 <I2C_ITSlaveCplt+0xbc>
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a8c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004a8e:	f043 0304 	orr.w	r3, r3, #4
 8004a92:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a94:	2300      	movs	r3, #0
 8004a96:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004a9a:	6363      	str	r3, [r4, #52]	; 0x34
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004a9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004a9e:	bb1b      	cbnz	r3, 8004ae8 <I2C_ITSlaveCplt+0x110>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004aa0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004aa2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004aa6:	d12d      	bne.n	8004b04 <I2C_ITSlaveCplt+0x12c>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004aa8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	2b22      	cmp	r3, #34	; 0x22
 8004ab0:	d038      	beq.n	8004b24 <I2C_ITSlaveCplt+0x14c>
    hi2c->State = HAL_I2C_STATE_READY;
 8004ab2:	2320      	movs	r3, #32
 8004ab4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004abc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	f7ff fe21 	bl	8004708 <HAL_I2C_SlaveTxCpltCallback>
}
 8004ac6:	e02c      	b.n	8004b22 <I2C_ITSlaveCplt+0x14a>
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004ac8:	f416 4f00 	tst.w	r6, #32768	; 0x8000
 8004acc:	d0c6      	beq.n	8004a5c <I2C_ITSlaveCplt+0x84>
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004ace:	6822      	ldr	r2, [r4, #0]
 8004ad0:	6813      	ldr	r3, [r2, #0]
 8004ad2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004ad6:	6013      	str	r3, [r2, #0]
    if (hi2c->hdmarx != NULL)
 8004ad8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d0be      	beq.n	8004a5c <I2C_ITSlaveCplt+0x84>
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	8563      	strh	r3, [r4, #42]	; 0x2a
 8004ae6:	e7b9      	b.n	8004a5c <I2C_ITSlaveCplt+0x84>
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004ae8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004aea:	4620      	mov	r0, r4
 8004aec:	f7ff fef0 	bl	80048d0 <I2C_ITError>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004af0:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004af4:	b2db      	uxtb	r3, r3
 8004af6:	2b28      	cmp	r3, #40	; 0x28
 8004af8:	d113      	bne.n	8004b22 <I2C_ITSlaveCplt+0x14a>
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004afa:	4629      	mov	r1, r5
 8004afc:	4620      	mov	r0, r4
 8004afe:	f7ff fe99 	bl	8004834 <I2C_ITListenCplt>
 8004b02:	e00e      	b.n	8004b22 <I2C_ITSlaveCplt+0x14a>
    I2C_ITSlaveSeqCplt(hi2c);
 8004b04:	4620      	mov	r0, r4
 8004b06:	f7ff fe01 	bl	800470c <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b0a:	4b0c      	ldr	r3, [pc, #48]	; (8004b3c <I2C_ITSlaveCplt+0x164>)
 8004b0c:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004b0e:	2320      	movs	r3, #32
 8004b10:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b14:	2300      	movs	r3, #0
 8004b16:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004b18:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004b1c:	4620      	mov	r0, r4
 8004b1e:	f7ff fe87 	bl	8004830 <HAL_I2C_ListenCpltCallback>
}
 8004b22:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 8004b24:	2320      	movs	r3, #32
 8004b26:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	6323      	str	r3, [r4, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004b2e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004b32:	4620      	mov	r0, r4
 8004b34:	f7ff fde9 	bl	800470a <HAL_I2C_SlaveRxCpltCallback>
 8004b38:	e7f3      	b.n	8004b22 <I2C_ITSlaveCplt+0x14a>
 8004b3a:	bf00      	nop
 8004b3c:	ffff0000 	.word	0xffff0000

08004b40 <I2C_Slave_ISR_IT>:
{
 8004b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmpoptions = hi2c->XferOptions;
 8004b42:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
  __HAL_LOCK(hi2c);
 8004b44:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	f000 809e 	beq.w	8004c8a <I2C_Slave_ISR_IT+0x14a>
 8004b4e:	4604      	mov	r4, r0
 8004b50:	460d      	mov	r5, r1
 8004b52:	4616      	mov	r6, r2
 8004b54:	2301      	movs	r3, #1
 8004b56:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004b5a:	f011 0f20 	tst.w	r1, #32
 8004b5e:	d002      	beq.n	8004b66 <I2C_Slave_ISR_IT+0x26>
 8004b60:	f012 0f20 	tst.w	r2, #32
 8004b64:	d119      	bne.n	8004b9a <I2C_Slave_ISR_IT+0x5a>
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004b66:	f015 0f10 	tst.w	r5, #16
 8004b6a:	d03e      	beq.n	8004bea <I2C_Slave_ISR_IT+0xaa>
 8004b6c:	f016 0f10 	tst.w	r6, #16
 8004b70:	d03b      	beq.n	8004bea <I2C_Slave_ISR_IT+0xaa>
    if (hi2c->XferCount == 0U)
 8004b72:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	bb43      	cbnz	r3, 8004bca <I2C_Slave_ISR_IT+0x8a>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004b78:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b28      	cmp	r3, #40	; 0x28
 8004b80:	d00e      	beq.n	8004ba0 <I2C_Slave_ISR_IT+0x60>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004b82:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	2b29      	cmp	r3, #41	; 0x29
 8004b8a:	d011      	beq.n	8004bb0 <I2C_Slave_ISR_IT+0x70>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b8c:	6823      	ldr	r3, [r4, #0]
 8004b8e:	2210      	movs	r2, #16
 8004b90:	61da      	str	r2, [r3, #28]
  __HAL_UNLOCK(hi2c);
 8004b92:	2000      	movs	r0, #0
 8004b94:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
}
 8004b98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004b9a:	f7ff ff1d 	bl	80049d8 <I2C_ITSlaveCplt>
 8004b9e:	e7e2      	b.n	8004b66 <I2C_Slave_ISR_IT+0x26>
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004ba0:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8004ba4:	d1ed      	bne.n	8004b82 <I2C_Slave_ISR_IT+0x42>
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	4620      	mov	r0, r4
 8004baa:	f7ff fe43 	bl	8004834 <I2C_ITListenCplt>
 8004bae:	e7f0      	b.n	8004b92 <I2C_Slave_ISR_IT+0x52>
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004bb0:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8004bb4:	d0ea      	beq.n	8004b8c <I2C_Slave_ISR_IT+0x4c>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bb6:	6823      	ldr	r3, [r4, #0]
 8004bb8:	2210      	movs	r2, #16
 8004bba:	61da      	str	r2, [r3, #28]
        I2C_Flush_TXDR(hi2c);
 8004bbc:	4620      	mov	r0, r4
 8004bbe:	f7ff fcf4 	bl	80045aa <I2C_Flush_TXDR>
        I2C_ITSlaveSeqCplt(hi2c);
 8004bc2:	4620      	mov	r0, r4
 8004bc4:	f7ff fda2 	bl	800470c <I2C_ITSlaveSeqCplt>
 8004bc8:	e7e3      	b.n	8004b92 <I2C_Slave_ISR_IT+0x52>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bca:	6823      	ldr	r3, [r4, #0]
 8004bcc:	2210      	movs	r2, #16
 8004bce:	61da      	str	r2, [r3, #28]
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bd0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004bd2:	f043 0304 	orr.w	r3, r3, #4
 8004bd6:	6463      	str	r3, [r4, #68]	; 0x44
      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004bd8:	b117      	cbz	r7, 8004be0 <I2C_Slave_ISR_IT+0xa0>
 8004bda:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8004bde:	d1d8      	bne.n	8004b92 <I2C_Slave_ISR_IT+0x52>
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004be0:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004be2:	4620      	mov	r0, r4
 8004be4:	f7ff fe74 	bl	80048d0 <I2C_ITError>
 8004be8:	e7d3      	b.n	8004b92 <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004bea:	f015 0f04 	tst.w	r5, #4
 8004bee:	d01f      	beq.n	8004c30 <I2C_Slave_ISR_IT+0xf0>
 8004bf0:	f016 0f04 	tst.w	r6, #4
 8004bf4:	d01c      	beq.n	8004c30 <I2C_Slave_ISR_IT+0xf0>
    if (hi2c->XferCount > 0U)
 8004bf6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	b173      	cbz	r3, 8004c1a <I2C_Slave_ISR_IT+0xda>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004bfc:	6823      	ldr	r3, [r4, #0]
 8004bfe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004c00:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c02:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004c04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c06:	3301      	adds	r3, #1
 8004c08:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004c0a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8004c10:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	3b01      	subs	r3, #1
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && \
 8004c1a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004c1c:	b29b      	uxth	r3, r3
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1b7      	bne.n	8004b92 <I2C_Slave_ISR_IT+0x52>
 8004c22:	f517 3f80 	cmn.w	r7, #65536	; 0x10000
 8004c26:	d0b4      	beq.n	8004b92 <I2C_Slave_ISR_IT+0x52>
      I2C_ITSlaveSeqCplt(hi2c);
 8004c28:	4620      	mov	r0, r4
 8004c2a:	f7ff fd6f 	bl	800470c <I2C_ITSlaveSeqCplt>
 8004c2e:	e7b0      	b.n	8004b92 <I2C_Slave_ISR_IT+0x52>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004c30:	f015 0f08 	tst.w	r5, #8
 8004c34:	d002      	beq.n	8004c3c <I2C_Slave_ISR_IT+0xfc>
 8004c36:	f016 0f08 	tst.w	r6, #8
 8004c3a:	d118      	bne.n	8004c6e <I2C_Slave_ISR_IT+0x12e>
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004c3c:	f015 0f02 	tst.w	r5, #2
 8004c40:	d0a7      	beq.n	8004b92 <I2C_Slave_ISR_IT+0x52>
 8004c42:	f016 0f02 	tst.w	r6, #2
 8004c46:	d0a4      	beq.n	8004b92 <I2C_Slave_ISR_IT+0x52>
    if (hi2c->XferCount > 0U)
 8004c48:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	b1a3      	cbz	r3, 8004c78 <I2C_Slave_ISR_IT+0x138>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004c4e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004c50:	6823      	ldr	r3, [r4, #0]
 8004c52:	7812      	ldrb	r2, [r2, #0]
 8004c54:	629a      	str	r2, [r3, #40]	; 0x28
      hi2c->pBuffPtr++;
 8004c56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c58:	3301      	adds	r3, #1
 8004c5a:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004c5c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004c5e:	b29b      	uxth	r3, r3
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8004c66:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8004c68:	3b01      	subs	r3, #1
 8004c6a:	8523      	strh	r3, [r4, #40]	; 0x28
 8004c6c:	e791      	b.n	8004b92 <I2C_Slave_ISR_IT+0x52>
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004c6e:	4629      	mov	r1, r5
 8004c70:	4620      	mov	r0, r4
 8004c72:	f7ff fd8d 	bl	8004790 <I2C_ITAddrCplt>
 8004c76:	e78c      	b.n	8004b92 <I2C_Slave_ISR_IT+0x52>
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004c78:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
 8004c7c:	d001      	beq.n	8004c82 <I2C_Slave_ISR_IT+0x142>
 8004c7e:	2f00      	cmp	r7, #0
 8004c80:	d187      	bne.n	8004b92 <I2C_Slave_ISR_IT+0x52>
        I2C_ITSlaveSeqCplt(hi2c);
 8004c82:	4620      	mov	r0, r4
 8004c84:	f7ff fd42 	bl	800470c <I2C_ITSlaveSeqCplt>
 8004c88:	e783      	b.n	8004b92 <I2C_Slave_ISR_IT+0x52>
  __HAL_LOCK(hi2c);
 8004c8a:	2002      	movs	r0, #2
 8004c8c:	e784      	b.n	8004b98 <I2C_Slave_ISR_IT+0x58>

08004c8e <HAL_I2C_ER_IRQHandler>:
{
 8004c8e:	b510      	push	{r4, lr}
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004c90:	6802      	ldr	r2, [r0, #0]
 8004c92:	6993      	ldr	r3, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004c94:	6811      	ldr	r1, [r2, #0]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004c96:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004c9a:	d009      	beq.n	8004cb0 <HAL_I2C_ER_IRQHandler+0x22>
 8004c9c:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004ca0:	d006      	beq.n	8004cb0 <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004ca2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8004ca4:	f044 0401 	orr.w	r4, r4, #1
 8004ca8:	6444      	str	r4, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004caa:	f44f 7480 	mov.w	r4, #256	; 0x100
 8004cae:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004cb0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8004cb4:	d00a      	beq.n	8004ccc <HAL_I2C_ER_IRQHandler+0x3e>
 8004cb6:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004cba:	d007      	beq.n	8004ccc <HAL_I2C_ER_IRQHandler+0x3e>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004cbc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8004cbe:	f042 0208 	orr.w	r2, r2, #8
 8004cc2:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004cc4:	6802      	ldr	r2, [r0, #0]
 8004cc6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8004cca:	61d4      	str	r4, [r2, #28]
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004ccc:	f413 7f00 	tst.w	r3, #512	; 0x200
 8004cd0:	d00a      	beq.n	8004ce8 <HAL_I2C_ER_IRQHandler+0x5a>
 8004cd2:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004cd6:	d007      	beq.n	8004ce8 <HAL_I2C_ER_IRQHandler+0x5a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004cd8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004cda:	f043 0302 	orr.w	r3, r3, #2
 8004cde:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ce0:	6803      	ldr	r3, [r0, #0]
 8004ce2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ce6:	61da      	str	r2, [r3, #28]
  tmperror = hi2c->ErrorCode;
 8004ce8:	6c41      	ldr	r1, [r0, #68]	; 0x44
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004cea:	f011 0f0b 	tst.w	r1, #11
 8004cee:	d100      	bne.n	8004cf2 <HAL_I2C_ER_IRQHandler+0x64>
}
 8004cf0:	bd10      	pop	{r4, pc}
    I2C_ITError(hi2c, tmperror);
 8004cf2:	f7ff fded 	bl	80048d0 <I2C_ITError>
}
 8004cf6:	e7fb      	b.n	8004cf0 <HAL_I2C_ER_IRQHandler+0x62>

08004cf8 <I2C_DMAAbort>:
{
 8004cf8:	b508      	push	{r3, lr}
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004cfa:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (hi2c->hdmatx != NULL)
 8004cfc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004cfe:	b10b      	cbz	r3, 8004d04 <I2C_DMAAbort+0xc>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004d00:	2200      	movs	r2, #0
 8004d02:	639a      	str	r2, [r3, #56]	; 0x38
  if (hi2c->hdmarx != NULL)
 8004d04:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8004d06:	b10b      	cbz	r3, 8004d0c <I2C_DMAAbort+0x14>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004d08:	2200      	movs	r2, #0
 8004d0a:	639a      	str	r2, [r3, #56]	; 0x38
  I2C_TreatErrorCallback(hi2c);
 8004d0c:	f7ff fdc8 	bl	80048a0 <I2C_TreatErrorCallback>
}
 8004d10:	bd08      	pop	{r3, pc}

08004d12 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d12:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004d16:	b2db      	uxtb	r3, r3
 8004d18:	2b20      	cmp	r3, #32
 8004d1a:	d124      	bne.n	8004d66 <HAL_I2CEx_ConfigAnalogFilter+0x54>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d1c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004d20:	2b01      	cmp	r3, #1
 8004d22:	d022      	beq.n	8004d6a <HAL_I2CEx_ConfigAnalogFilter+0x58>
 8004d24:	2301      	movs	r3, #1
 8004d26:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d2a:	2324      	movs	r3, #36	; 0x24
 8004d2c:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d30:	6802      	ldr	r2, [r0, #0]
 8004d32:	6813      	ldr	r3, [r2, #0]
 8004d34:	f023 0301 	bic.w	r3, r3, #1
 8004d38:	6013      	str	r3, [r2, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004d3a:	6802      	ldr	r2, [r0, #0]
 8004d3c:	6813      	ldr	r3, [r2, #0]
 8004d3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004d42:	6013      	str	r3, [r2, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004d44:	6802      	ldr	r2, [r0, #0]
 8004d46:	6813      	ldr	r3, [r2, #0]
 8004d48:	4319      	orrs	r1, r3
 8004d4a:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d4c:	6802      	ldr	r2, [r0, #0]
 8004d4e:	6813      	ldr	r3, [r2, #0]
 8004d50:	f043 0301 	orr.w	r3, r3, #1
 8004d54:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d56:	2320      	movs	r3, #32
 8004d58:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8004d62:	4618      	mov	r0, r3
 8004d64:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8004d66:	2002      	movs	r0, #2
 8004d68:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8004d6a:	2002      	movs	r0, #2
  }
}
 8004d6c:	4770      	bx	lr

08004d6e <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d6e:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	2b20      	cmp	r3, #32
 8004d76:	d122      	bne.n	8004dbe <HAL_I2CEx_ConfigDigitalFilter+0x50>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d78:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d020      	beq.n	8004dc2 <HAL_I2CEx_ConfigDigitalFilter+0x54>
 8004d80:	2301      	movs	r3, #1
 8004d82:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d86:	2324      	movs	r3, #36	; 0x24
 8004d88:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d8c:	6802      	ldr	r2, [r0, #0]
 8004d8e:	6813      	ldr	r3, [r2, #0]
 8004d90:	f023 0301 	bic.w	r3, r3, #1
 8004d94:	6013      	str	r3, [r2, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004d96:	6802      	ldr	r2, [r0, #0]
 8004d98:	6813      	ldr	r3, [r2, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004d9a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004d9e:	ea43 2101 	orr.w	r1, r3, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004da2:	6011      	str	r1, [r2, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004da4:	6802      	ldr	r2, [r0, #0]
 8004da6:	6813      	ldr	r3, [r2, #0]
 8004da8:	f043 0301 	orr.w	r3, r3, #1
 8004dac:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dae:	2320      	movs	r3, #32
 8004db0:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004db4:	2300      	movs	r3, #0
 8004db6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8004dba:	4618      	mov	r0, r3
 8004dbc:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8004dbe:	2002      	movs	r0, #2
 8004dc0:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8004dc2:	2002      	movs	r0, #2
  }
}
 8004dc4:	4770      	bx	lr

08004dc6 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004dc6:	b538      	push	{r3, r4, r5, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8004dc8:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8004dcc:	d043      	beq.n	8004e56 <HAL_PCD_EP_DB_Receive+0x90>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004dce:	6804      	ldr	r4, [r0, #0]
 8004dd0:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 8004dd4:	f891 c000 	ldrb.w	ip, [r1]
 8004dd8:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 8004ddc:	fa1e f383 	uxtah	r3, lr, r3
 8004de0:	4423      	add	r3, r4
 8004de2:	f8b3 4402 	ldrh.w	r4, [r3, #1026]	; 0x402
 8004de6:	f3c4 0409 	ubfx	r4, r4, #0, #10

    if (ep->xfer_len >= count)
 8004dea:	698b      	ldr	r3, [r1, #24]
 8004dec:	42a3      	cmp	r3, r4
 8004dee:	d328      	bcc.n	8004e42 <HAL_PCD_EP_DB_Receive+0x7c>
    {
      ep->xfer_len -= count;
 8004df0:	1b1b      	subs	r3, r3, r4
 8004df2:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 8004df4:	698b      	ldr	r3, [r1, #24]
 8004df6:	b97b      	cbnz	r3, 8004e18 <HAL_PCD_EP_DB_Receive+0x52>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004df8:	6805      	ldr	r5, [r0, #0]
 8004dfa:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8004dfe:	b29b      	uxth	r3, r3
 8004e00:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e08:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004e0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e14:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004e18:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004e1c:	d00e      	beq.n	8004e3c <HAL_PCD_EP_DB_Receive+0x76>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004e1e:	6802      	ldr	r2, [r0, #0]
 8004e20:	780d      	ldrb	r5, [r1, #0]
 8004e22:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e34:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004e38:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]
    }

    if (count != 0U)
 8004e3c:	b924      	cbnz	r4, 8004e48 <HAL_PCD_EP_DB_Receive+0x82>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 8004e3e:	4620      	mov	r0, r4
 8004e40:	bd38      	pop	{r3, r4, r5, pc}
      ep->xfer_len = 0U;
 8004e42:	2300      	movs	r3, #0
 8004e44:	618b      	str	r3, [r1, #24]
 8004e46:	e7d5      	b.n	8004df4 <HAL_PCD_EP_DB_Receive+0x2e>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004e48:	4623      	mov	r3, r4
 8004e4a:	890a      	ldrh	r2, [r1, #8]
 8004e4c:	6949      	ldr	r1, [r1, #20]
 8004e4e:	6800      	ldr	r0, [r0, #0]
 8004e50:	f004 fa1d 	bl	800928e <USB_ReadPMA>
 8004e54:	e7f3      	b.n	8004e3e <HAL_PCD_EP_DB_Receive+0x78>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004e56:	6804      	ldr	r4, [r0, #0]
 8004e58:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 8004e5c:	f891 c000 	ldrb.w	ip, [r1]
 8004e60:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 8004e64:	fa1e f383 	uxtah	r3, lr, r3
 8004e68:	4423      	add	r3, r4
 8004e6a:	f8b3 4406 	ldrh.w	r4, [r3, #1030]	; 0x406
 8004e6e:	f3c4 0409 	ubfx	r4, r4, #0, #10
    if (ep->xfer_len >= count)
 8004e72:	698b      	ldr	r3, [r1, #24]
 8004e74:	42a3      	cmp	r3, r4
 8004e76:	d32f      	bcc.n	8004ed8 <HAL_PCD_EP_DB_Receive+0x112>
      ep->xfer_len -= count;
 8004e78:	1b1b      	subs	r3, r3, r4
 8004e7a:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 8004e7c:	698b      	ldr	r3, [r1, #24]
 8004e7e:	b97b      	cbnz	r3, 8004ea0 <HAL_PCD_EP_DB_Receive+0xda>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8004e80:	6805      	ldr	r5, [r0, #0]
 8004e82:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e90:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004e94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e98:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e9c:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8004ea0:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004ea4:	d10f      	bne.n	8004ec6 <HAL_PCD_EP_DB_Receive+0x100>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004ea6:	6802      	ldr	r2, [r0, #0]
 8004ea8:	f891 c000 	ldrb.w	ip, [r1]
 8004eac:	f832 302c 	ldrh.w	r3, [r2, ip, lsl #2]
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ebe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004ec2:	f822 302c 	strh.w	r3, [r2, ip, lsl #2]
    if (count != 0U)
 8004ec6:	2c00      	cmp	r4, #0
 8004ec8:	d0b9      	beq.n	8004e3e <HAL_PCD_EP_DB_Receive+0x78>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004eca:	4623      	mov	r3, r4
 8004ecc:	894a      	ldrh	r2, [r1, #10]
 8004ece:	6949      	ldr	r1, [r1, #20]
 8004ed0:	6800      	ldr	r0, [r0, #0]
 8004ed2:	f004 f9dc 	bl	800928e <USB_ReadPMA>
 8004ed6:	e7b2      	b.n	8004e3e <HAL_PCD_EP_DB_Receive+0x78>
      ep->xfer_len = 0U;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	618b      	str	r3, [r1, #24]
 8004edc:	e7ce      	b.n	8004e7c <HAL_PCD_EP_DB_Receive+0xb6>

08004ede <HAL_PCD_Init>:
  if (hpcd == NULL)
 8004ede:	2800      	cmp	r0, #0
 8004ee0:	d06d      	beq.n	8004fbe <HAL_PCD_Init+0xe0>
{
 8004ee2:	b530      	push	{r4, r5, lr}
 8004ee4:	b087      	sub	sp, #28
 8004ee6:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004ee8:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 8004eec:	b13b      	cbz	r3, 8004efe <HAL_PCD_Init+0x20>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  __HAL_PCD_DISABLE(hpcd);
 8004ef4:	6820      	ldr	r0, [r4, #0]
 8004ef6:	f003 faa8 	bl	800844a <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004efa:	2300      	movs	r3, #0
 8004efc:	e01f      	b.n	8004f3e <HAL_PCD_Init+0x60>
    hpcd->Lock = HAL_UNLOCKED;
 8004efe:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 8004f02:	f005 fc05 	bl	800a710 <HAL_PCD_MspInit>
 8004f06:	e7f2      	b.n	8004eee <HAL_PCD_Init+0x10>
    hpcd->IN_ep[i].is_in = 1U;
 8004f08:	1c5a      	adds	r2, r3, #1
 8004f0a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8004f0e:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8004f12:	2001      	movs	r0, #1
 8004f14:	7048      	strb	r0, [r1, #1]
    hpcd->IN_ep[i].num = i;
 8004f16:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8004f1a:	f804 3031 	strb.w	r3, [r4, r1, lsl #3]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004f1e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8004f22:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8004f26:	86cb      	strh	r3, [r1, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004f28:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 8004f2c:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8004f30:	2000      	movs	r0, #0
 8004f32:	f88c 0003 	strb.w	r0, [ip, #3]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004f36:	6388      	str	r0, [r1, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004f38:	63c8      	str	r0, [r1, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 8004f3a:	6408      	str	r0, [r1, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f3c:	b2d3      	uxtb	r3, r2
 8004f3e:	6860      	ldr	r0, [r4, #4]
 8004f40:	4283      	cmp	r3, r0
 8004f42:	d3e1      	bcc.n	8004f08 <HAL_PCD_Init+0x2a>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f44:	2300      	movs	r3, #0
 8004f46:	e016      	b.n	8004f76 <HAL_PCD_Init+0x98>
    hpcd->OUT_ep[i].is_in = 0U;
 8004f48:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004f4c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8004f50:	2100      	movs	r1, #0
 8004f52:	f882 1169 	strb.w	r1, [r2, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 8004f56:	f882 3168 	strb.w	r3, [r2, #360]	; 0x168
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004f5a:	f882 116b 	strb.w	r1, [r2, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004f5e:	f8c2 1178 	str.w	r1, [r2, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004f62:	f8c2 117c 	str.w	r1, [r2, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004f66:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8004f6a:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8004f6e:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f72:	3301      	adds	r3, #1
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	4298      	cmp	r0, r3
 8004f78:	d8e6      	bhi.n	8004f48 <HAL_PCD_Init+0x6a>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004f7a:	46a4      	mov	ip, r4
 8004f7c:	f85c 5b10 	ldr.w	r5, [ip], #16
 8004f80:	46ee      	mov	lr, sp
 8004f82:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8004f86:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8004f8a:	f8dc 3000 	ldr.w	r3, [ip]
 8004f8e:	f8ce 3000 	str.w	r3, [lr]
 8004f92:	1d23      	adds	r3, r4, #4
 8004f94:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f96:	4628      	mov	r0, r5
 8004f98:	f003 fa61 	bl	800845e <USB_DevInit>
  hpcd->USB_Address = 0U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9
  if (hpcd->Init.lpm_enable == 1U)
 8004fa8:	69e3      	ldr	r3, [r4, #28]
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d002      	beq.n	8004fb4 <HAL_PCD_Init+0xd6>
  return HAL_OK;
 8004fae:	2000      	movs	r0, #0
}
 8004fb0:	b007      	add	sp, #28
 8004fb2:	bd30      	pop	{r4, r5, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004fb4:	4620      	mov	r0, r4
 8004fb6:	f000 fee8 	bl	8005d8a <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 8004fba:	2000      	movs	r0, #0
 8004fbc:	e7f8      	b.n	8004fb0 <HAL_PCD_Init+0xd2>
    return HAL_ERROR;
 8004fbe:	2001      	movs	r0, #1
}
 8004fc0:	4770      	bx	lr

08004fc2 <HAL_PCD_Start>:
  __HAL_LOCK(hpcd);
 8004fc2:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d00e      	beq.n	8004fe8 <HAL_PCD_Start+0x26>
{
 8004fca:	b510      	push	{r4, lr}
 8004fcc:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8004fce:	2301      	movs	r3, #1
 8004fd0:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8004fd4:	6800      	ldr	r0, [r0, #0]
 8004fd6:	f003 fa2f 	bl	8008438 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004fda:	6820      	ldr	r0, [r4, #0]
 8004fdc:	f003 fd84 	bl	8008ae8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004fe0:	2000      	movs	r0, #0
 8004fe2:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8004fe6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8004fe8:	2002      	movs	r0, #2
}
 8004fea:	4770      	bx	lr

08004fec <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8004fec:	b570      	push	{r4, r5, r6, lr}
 8004fee:	4605      	mov	r5, r0
 8004ff0:	460c      	mov	r4, r1
 8004ff2:	4616      	mov	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004ff4:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004ff8:	f000 8109 	beq.w	800520e <HAL_PCD_EP_DB_Transmit+0x222>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004ffc:	6802      	ldr	r2, [r0, #0]
 8004ffe:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8005002:	7809      	ldrb	r1, [r1, #0]
 8005004:	00c8      	lsls	r0, r1, #3
 8005006:	fa10 f383 	uxtah	r3, r0, r3
 800500a:	4413      	add	r3, r2
 800500c:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8005010:	f3c2 0209 	ubfx	r2, r2, #0, #10

    if (ep->xfer_len > TxPctSize)
 8005014:	69a3      	ldr	r3, [r4, #24]
 8005016:	4293      	cmp	r3, r2
 8005018:	d951      	bls.n	80050be <HAL_PCD_EP_DB_Transmit+0xd2>
    {
      ep->xfer_len -= TxPctSize;
 800501a:	1a9b      	subs	r3, r3, r2
 800501c:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800501e:	69a3      	ldr	r3, [r4, #24]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d168      	bne.n	80050f6 <HAL_PCD_EP_DB_Transmit+0x10a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005024:	7863      	ldrb	r3, [r4, #1]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d14c      	bne.n	80050c4 <HAL_PCD_EP_DB_Transmit+0xd8>
 800502a:	682a      	ldr	r2, [r5, #0]
 800502c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8005030:	fa12 f383 	uxtah	r3, r2, r3
 8005034:	4403      	add	r3, r0
 8005036:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800503a:	b292      	uxth	r2, r2
 800503c:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8005040:	b292      	uxth	r2, r2
 8005042:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8005046:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800504a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800504e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005052:	b292      	uxth	r2, r2
 8005054:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005058:	6829      	ldr	r1, [r5, #0]
 800505a:	7862      	ldrb	r2, [r4, #1]
 800505c:	2a00      	cmp	r2, #0
 800505e:	d13d      	bne.n	80050dc <HAL_PCD_EP_DB_Transmit+0xf0>
 8005060:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8005064:	fa11 f383 	uxtah	r3, r1, r3
 8005068:	7822      	ldrb	r2, [r4, #0]
 800506a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800506e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8005072:	b292      	uxth	r2, r2
 8005074:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8005078:	b292      	uxth	r2, r2
 800507a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800507e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8005082:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005086:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800508a:	b292      	uxth	r2, r2
 800508c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005090:	7821      	ldrb	r1, [r4, #0]
 8005092:	4628      	mov	r0, r5
 8005094:	f005 fb80 	bl	800a798 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005098:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 800509c:	d040      	beq.n	8005120 <HAL_PCD_EP_DB_Transmit+0x134>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800509e:	682a      	ldr	r2, [r5, #0]
 80050a0:	7821      	ldrb	r1, [r4, #0]
 80050a2:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80050ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050b0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050b8:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80050bc:	e030      	b.n	8005120 <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	61a3      	str	r3, [r4, #24]
 80050c2:	e7ac      	b.n	800501e <HAL_PCD_EP_DB_Transmit+0x32>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d1c7      	bne.n	8005058 <HAL_PCD_EP_DB_Transmit+0x6c>
 80050c8:	682a      	ldr	r2, [r5, #0]
 80050ca:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 80050ce:	fa12 f383 	uxtah	r3, r2, r3
 80050d2:	4403      	add	r3, r0
 80050d4:	2200      	movs	r2, #0
 80050d6:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80050da:	e7bd      	b.n	8005058 <HAL_PCD_EP_DB_Transmit+0x6c>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80050dc:	2a01      	cmp	r2, #1
 80050de:	d1d7      	bne.n	8005090 <HAL_PCD_EP_DB_Transmit+0xa4>
 80050e0:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 80050e4:	fa11 f383 	uxtah	r3, r1, r3
 80050e8:	7821      	ldrb	r1, [r4, #0]
 80050ea:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80050ee:	2200      	movs	r2, #0
 80050f0:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80050f4:	e7cc      	b.n	8005090 <HAL_PCD_EP_DB_Transmit+0xa4>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80050f6:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 80050fa:	d00d      	beq.n	8005118 <HAL_PCD_EP_DB_Transmit+0x12c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80050fc:	6828      	ldr	r0, [r5, #0]
 80050fe:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8005102:	b29b      	uxth	r3, r3
 8005104:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005108:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800510c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005114:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005118:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800511c:	2b01      	cmp	r3, #1
 800511e:	d012      	beq.n	8005146 <HAL_PCD_EP_DB_Transmit+0x15a>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005120:	682a      	ldr	r2, [r5, #0]
 8005122:	7821      	ldrb	r1, [r4, #0]
 8005124:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8005128:	b29b      	uxth	r3, r3
 800512a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800512e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005132:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8005136:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800513a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800513e:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 8005142:	2000      	movs	r0, #0
 8005144:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_buff += TxPctSize;
 8005146:	6963      	ldr	r3, [r4, #20]
 8005148:	4413      	add	r3, r2
 800514a:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 800514c:	69e3      	ldr	r3, [r4, #28]
 800514e:	4413      	add	r3, r2
 8005150:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8005152:	6a21      	ldr	r1, [r4, #32]
 8005154:	6923      	ldr	r3, [r4, #16]
 8005156:	4299      	cmp	r1, r3
 8005158:	d31b      	bcc.n	8005192 <HAL_PCD_EP_DB_Transmit+0x1a6>
          ep->xfer_len_db -= len;
 800515a:	1ac9      	subs	r1, r1, r3
 800515c:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800515e:	7862      	ldrb	r2, [r4, #1]
 8005160:	2a00      	cmp	r2, #0
 8005162:	d13f      	bne.n	80051e4 <HAL_PCD_EP_DB_Transmit+0x1f8>
 8005164:	6829      	ldr	r1, [r5, #0]
 8005166:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 800516a:	fa11 f282 	uxtah	r2, r1, r2
 800516e:	7821      	ldrb	r1, [r4, #0]
 8005170:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005174:	2b3e      	cmp	r3, #62	; 0x3e
 8005176:	d918      	bls.n	80051aa <HAL_PCD_EP_DB_Transmit+0x1be>
 8005178:	0959      	lsrs	r1, r3, #5
 800517a:	f013 0f1f 	tst.w	r3, #31
 800517e:	d100      	bne.n	8005182 <HAL_PCD_EP_DB_Transmit+0x196>
 8005180:	3901      	subs	r1, #1
 8005182:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8005186:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800518a:	b289      	uxth	r1, r1
 800518c:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8005190:	e02a      	b.n	80051e8 <HAL_PCD_EP_DB_Transmit+0x1fc>
        else if (ep->xfer_len_db == 0U)
 8005192:	b921      	cbnz	r1, 800519e <HAL_PCD_EP_DB_Transmit+0x1b2>
          ep->xfer_fill_db = 0U;
 8005194:	2300      	movs	r3, #0
 8005196:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = TxPctSize;
 800519a:	4613      	mov	r3, r2
 800519c:	e7df      	b.n	800515e <HAL_PCD_EP_DB_Transmit+0x172>
          ep->xfer_fill_db = 0U;
 800519e:	2300      	movs	r3, #0
 80051a0:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          ep->xfer_len_db = 0U;
 80051a4:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 80051a6:	460b      	mov	r3, r1
 80051a8:	e7d9      	b.n	800515e <HAL_PCD_EP_DB_Transmit+0x172>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80051aa:	b98b      	cbnz	r3, 80051d0 <HAL_PCD_EP_DB_Transmit+0x1e4>
 80051ac:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 80051b0:	b289      	uxth	r1, r1
 80051b2:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 80051b6:	b289      	uxth	r1, r1
 80051b8:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80051bc:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 80051c0:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80051c4:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80051c8:	b289      	uxth	r1, r1
 80051ca:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80051ce:	e00b      	b.n	80051e8 <HAL_PCD_EP_DB_Transmit+0x1fc>
 80051d0:	0859      	lsrs	r1, r3, #1
 80051d2:	f013 0f01 	tst.w	r3, #1
 80051d6:	d000      	beq.n	80051da <HAL_PCD_EP_DB_Transmit+0x1ee>
 80051d8:	3101      	adds	r1, #1
 80051da:	0289      	lsls	r1, r1, #10
 80051dc:	b289      	uxth	r1, r1
 80051de:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 80051e2:	e001      	b.n	80051e8 <HAL_PCD_EP_DB_Transmit+0x1fc>
 80051e4:	2a01      	cmp	r2, #1
 80051e6:	d006      	beq.n	80051f6 <HAL_PCD_EP_DB_Transmit+0x20a>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80051e8:	b29b      	uxth	r3, r3
 80051ea:	8922      	ldrh	r2, [r4, #8]
 80051ec:	6961      	ldr	r1, [r4, #20]
 80051ee:	6828      	ldr	r0, [r5, #0]
 80051f0:	f003 fc89 	bl	8008b06 <USB_WritePMA>
 80051f4:	e794      	b.n	8005120 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80051f6:	6829      	ldr	r1, [r5, #0]
 80051f8:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 80051fc:	fa11 f282 	uxtah	r2, r1, r2
 8005200:	7821      	ldrb	r1, [r4, #0]
 8005202:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005206:	b299      	uxth	r1, r3
 8005208:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800520c:	e7ec      	b.n	80051e8 <HAL_PCD_EP_DB_Transmit+0x1fc>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800520e:	6802      	ldr	r2, [r0, #0]
 8005210:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8005214:	7809      	ldrb	r1, [r1, #0]
 8005216:	00c8      	lsls	r0, r1, #3
 8005218:	fa10 f383 	uxtah	r3, r0, r3
 800521c:	4413      	add	r3, r2
 800521e:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8005222:	f3c2 0209 	ubfx	r2, r2, #0, #10
    if (ep->xfer_len >= TxPctSize)
 8005226:	69a3      	ldr	r3, [r4, #24]
 8005228:	4293      	cmp	r3, r2
 800522a:	d352      	bcc.n	80052d2 <HAL_PCD_EP_DB_Transmit+0x2e6>
      ep->xfer_len -= TxPctSize;
 800522c:	1a9b      	subs	r3, r3, r2
 800522e:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 8005230:	69a3      	ldr	r3, [r4, #24]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d169      	bne.n	800530a <HAL_PCD_EP_DB_Transmit+0x31e>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005236:	7863      	ldrb	r3, [r4, #1]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d14d      	bne.n	80052d8 <HAL_PCD_EP_DB_Transmit+0x2ec>
 800523c:	682a      	ldr	r2, [r5, #0]
 800523e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8005242:	fa12 f383 	uxtah	r3, r2, r3
 8005246:	4418      	add	r0, r3
 8005248:	f8b0 3402 	ldrh.w	r3, [r0, #1026]	; 0x402
 800524c:	b29b      	uxth	r3, r3
 800524e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005252:	b29b      	uxth	r3, r3
 8005254:	f8a0 3402 	strh.w	r3, [r0, #1026]	; 0x402
 8005258:	f8b0 3402 	ldrh.w	r3, [r0, #1026]	; 0x402
 800525c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005260:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005264:	b29b      	uxth	r3, r3
 8005266:	f8a0 3402 	strh.w	r3, [r0, #1026]	; 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800526a:	6829      	ldr	r1, [r5, #0]
 800526c:	7862      	ldrb	r2, [r4, #1]
 800526e:	2a00      	cmp	r2, #0
 8005270:	d13e      	bne.n	80052f0 <HAL_PCD_EP_DB_Transmit+0x304>
 8005272:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8005276:	fa11 f383 	uxtah	r3, r1, r3
 800527a:	7822      	ldrb	r2, [r4, #0]
 800527c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005280:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8005284:	b292      	uxth	r2, r2
 8005286:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800528a:	b292      	uxth	r2, r2
 800528c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8005290:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8005294:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005298:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800529c:	b292      	uxth	r2, r2
 800529e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80052a2:	7821      	ldrb	r1, [r4, #0]
 80052a4:	4628      	mov	r0, r5
 80052a6:	f005 fa77 	bl	800a798 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80052aa:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 80052ae:	f47f af37 	bne.w	8005120 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80052b2:	682a      	ldr	r2, [r5, #0]
 80052b4:	7821      	ldrb	r1, [r4, #0]
 80052b6:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80052c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052cc:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80052d0:	e726      	b.n	8005120 <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 80052d2:	2300      	movs	r3, #0
 80052d4:	61a3      	str	r3, [r4, #24]
 80052d6:	e7ab      	b.n	8005230 <HAL_PCD_EP_DB_Transmit+0x244>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d1c6      	bne.n	800526a <HAL_PCD_EP_DB_Transmit+0x27e>
 80052dc:	682a      	ldr	r2, [r5, #0]
 80052de:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 80052e2:	fa12 f383 	uxtah	r3, r2, r3
 80052e6:	4418      	add	r0, r3
 80052e8:	2300      	movs	r3, #0
 80052ea:	f8a0 3402 	strh.w	r3, [r0, #1026]	; 0x402
 80052ee:	e7bc      	b.n	800526a <HAL_PCD_EP_DB_Transmit+0x27e>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80052f0:	2a01      	cmp	r2, #1
 80052f2:	d1d6      	bne.n	80052a2 <HAL_PCD_EP_DB_Transmit+0x2b6>
 80052f4:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 80052f8:	fa11 f383 	uxtah	r3, r1, r3
 80052fc:	7821      	ldrb	r1, [r4, #0]
 80052fe:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005302:	2200      	movs	r2, #0
 8005304:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8005308:	e7cb      	b.n	80052a2 <HAL_PCD_EP_DB_Transmit+0x2b6>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 800530a:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 800530e:	d10d      	bne.n	800532c <HAL_PCD_EP_DB_Transmit+0x340>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005310:	6828      	ldr	r0, [r5, #0]
 8005312:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8005316:	b29b      	uxth	r3, r3
 8005318:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800531c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005320:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005324:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005328:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 800532c:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8005330:	2b01      	cmp	r3, #1
 8005332:	f47f aef5 	bne.w	8005120 <HAL_PCD_EP_DB_Transmit+0x134>
        ep->xfer_buff += TxPctSize;
 8005336:	6963      	ldr	r3, [r4, #20]
 8005338:	4413      	add	r3, r2
 800533a:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 800533c:	69e3      	ldr	r3, [r4, #28]
 800533e:	4413      	add	r3, r2
 8005340:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8005342:	6a21      	ldr	r1, [r4, #32]
 8005344:	6923      	ldr	r3, [r4, #16]
 8005346:	4299      	cmp	r1, r3
 8005348:	d31b      	bcc.n	8005382 <HAL_PCD_EP_DB_Transmit+0x396>
          ep->xfer_len_db -= len;
 800534a:	1ac9      	subs	r1, r1, r3
 800534c:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800534e:	6829      	ldr	r1, [r5, #0]
 8005350:	7862      	ldrb	r2, [r4, #1]
 8005352:	2a00      	cmp	r2, #0
 8005354:	d13e      	bne.n	80053d4 <HAL_PCD_EP_DB_Transmit+0x3e8>
 8005356:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 800535a:	fa11 f282 	uxtah	r2, r1, r2
 800535e:	7821      	ldrb	r1, [r4, #0]
 8005360:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005364:	2b3e      	cmp	r3, #62	; 0x3e
 8005366:	d918      	bls.n	800539a <HAL_PCD_EP_DB_Transmit+0x3ae>
 8005368:	0959      	lsrs	r1, r3, #5
 800536a:	f013 0f1f 	tst.w	r3, #31
 800536e:	d100      	bne.n	8005372 <HAL_PCD_EP_DB_Transmit+0x386>
 8005370:	3901      	subs	r1, #1
 8005372:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8005376:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800537a:	b289      	uxth	r1, r1
 800537c:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 8005380:	e02a      	b.n	80053d8 <HAL_PCD_EP_DB_Transmit+0x3ec>
        else if (ep->xfer_len_db == 0U)
 8005382:	b921      	cbnz	r1, 800538e <HAL_PCD_EP_DB_Transmit+0x3a2>
          ep->xfer_fill_db = 0U;
 8005384:	2300      	movs	r3, #0
 8005386:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = TxPctSize;
 800538a:	4613      	mov	r3, r2
 800538c:	e7df      	b.n	800534e <HAL_PCD_EP_DB_Transmit+0x362>
          ep->xfer_len_db = 0U;
 800538e:	2300      	movs	r3, #0
 8005390:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 8005392:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          len = ep->xfer_len_db;
 8005396:	460b      	mov	r3, r1
 8005398:	e7d9      	b.n	800534e <HAL_PCD_EP_DB_Transmit+0x362>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800539a:	b98b      	cbnz	r3, 80053c0 <HAL_PCD_EP_DB_Transmit+0x3d4>
 800539c:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	; 0x406
 80053a0:	b289      	uxth	r1, r1
 80053a2:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 80053a6:	b289      	uxth	r1, r1
 80053a8:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 80053ac:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	; 0x406
 80053b0:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 80053b4:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80053b8:	b289      	uxth	r1, r1
 80053ba:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 80053be:	e00b      	b.n	80053d8 <HAL_PCD_EP_DB_Transmit+0x3ec>
 80053c0:	0859      	lsrs	r1, r3, #1
 80053c2:	f013 0f01 	tst.w	r3, #1
 80053c6:	d000      	beq.n	80053ca <HAL_PCD_EP_DB_Transmit+0x3de>
 80053c8:	3101      	adds	r1, #1
 80053ca:	0289      	lsls	r1, r1, #10
 80053cc:	b289      	uxth	r1, r1
 80053ce:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 80053d2:	e001      	b.n	80053d8 <HAL_PCD_EP_DB_Transmit+0x3ec>
 80053d4:	2a01      	cmp	r2, #1
 80053d6:	d006      	beq.n	80053e6 <HAL_PCD_EP_DB_Transmit+0x3fa>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80053d8:	b29b      	uxth	r3, r3
 80053da:	8962      	ldrh	r2, [r4, #10]
 80053dc:	6961      	ldr	r1, [r4, #20]
 80053de:	6828      	ldr	r0, [r5, #0]
 80053e0:	f003 fb91 	bl	8008b06 <USB_WritePMA>
 80053e4:	e69c      	b.n	8005120 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80053e6:	f8b1 2050 	ldrh.w	r2, [r1, #80]	; 0x50
 80053ea:	fa11 f282 	uxtah	r2, r1, r2
 80053ee:	7821      	ldrb	r1, [r4, #0]
 80053f0:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80053f4:	b299      	uxth	r1, r3
 80053f6:	f8a2 1406 	strh.w	r1, [r2, #1030]	; 0x406
 80053fa:	e7ed      	b.n	80053d8 <HAL_PCD_EP_DB_Transmit+0x3ec>

080053fc <PCD_EP_ISR_Handler>:
{
 80053fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005400:	4605      	mov	r5, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005402:	e0ca      	b.n	800559a <PCD_EP_ISR_Handler+0x19e>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005404:	8803      	ldrh	r3, [r0, #0]
 8005406:	b29b      	uxth	r3, r3
 8005408:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800540c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005410:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005414:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005418:	b29b      	uxth	r3, r3
 800541a:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800541c:	6829      	ldr	r1, [r5, #0]
 800541e:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8005422:	f895 2028 	ldrb.w	r2, [r5, #40]	; 0x28
 8005426:	00d2      	lsls	r2, r2, #3
 8005428:	fa12 f383 	uxtah	r3, r2, r3
 800542c:	440b      	add	r3, r1
 800542e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 8005432:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005436:	646b      	str	r3, [r5, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 8005438:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800543a:	4413      	add	r3, r2
 800543c:	63eb      	str	r3, [r5, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800543e:	2100      	movs	r1, #0
 8005440:	4628      	mov	r0, r5
 8005442:	f005 f9a9 	bl	800a798 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005446:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 800544a:	2b00      	cmp	r3, #0
 800544c:	f000 80a5 	beq.w	800559a <PCD_EP_ISR_Handler+0x19e>
 8005450:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8005452:	2b00      	cmp	r3, #0
 8005454:	f040 80a1 	bne.w	800559a <PCD_EP_ISR_Handler+0x19e>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8005458:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 800545c:	682a      	ldr	r2, [r5, #0]
 800545e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005462:	f8a2 304c 	strh.w	r3, [r2, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8005466:	2300      	movs	r3, #0
 8005468:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
 800546c:	e095      	b.n	800559a <PCD_EP_ISR_Handler+0x19e>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800546e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8005472:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 8005476:	00d2      	lsls	r2, r2, #3
 8005478:	fa12 f383 	uxtah	r3, r2, r3
 800547c:	4403      	add	r3, r0
 800547e:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 8005482:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005486:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800548a:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 800548e:	f505 712c 	add.w	r1, r5, #688	; 0x2b0
 8005492:	f003 fefc 	bl	800928e <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005496:	682a      	ldr	r2, [r5, #0]
 8005498:	8813      	ldrh	r3, [r2, #0]
 800549a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800549e:	051b      	lsls	r3, r3, #20
 80054a0:	0d1b      	lsrs	r3, r3, #20
 80054a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054a6:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80054a8:	4628      	mov	r0, r5
 80054aa:	f005 f961 	bl	800a770 <HAL_PCD_SetupStageCallback>
 80054ae:	e074      	b.n	800559a <PCD_EP_ISR_Handler+0x19e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80054b0:	b989      	cbnz	r1, 80054d6 <PCD_EP_ISR_Handler+0xda>
 80054b2:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80054b6:	b292      	uxth	r2, r2
 80054b8:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80054bc:	b292      	uxth	r2, r2
 80054be:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80054c2:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 80054c6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80054ca:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80054ce:	b292      	uxth	r2, r2
 80054d0:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80054d4:	e0bf      	b.n	8005656 <PCD_EP_ISR_Handler+0x25a>
 80054d6:	084a      	lsrs	r2, r1, #1
 80054d8:	f011 0f01 	tst.w	r1, #1
 80054dc:	d000      	beq.n	80054e0 <PCD_EP_ISR_Handler+0xe4>
 80054de:	3201      	adds	r2, #1
 80054e0:	0292      	lsls	r2, r2, #10
 80054e2:	b292      	uxth	r2, r2
 80054e4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80054e8:	e0b5      	b.n	8005656 <PCD_EP_ISR_Handler+0x25a>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80054ea:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 80054ee:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80054f0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80054f4:	f040 80be 	bne.w	8005674 <PCD_EP_ISR_Handler+0x278>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80054f8:	f016 0f80 	tst.w	r6, #128	; 0x80
 80054fc:	d04d      	beq.n	800559a <PCD_EP_ISR_Handler+0x19e>
        ep = &hpcd->IN_ep[epindex];
 80054fe:	1c62      	adds	r2, r4, #1
 8005500:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005504:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005508:	6828      	ldr	r0, [r5, #0]
 800550a:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 800550e:	b29b      	uxth	r3, r3
 8005510:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005514:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005518:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800551c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005520:	b29b      	uxth	r3, r3
 8005522:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        if (ep->type != EP_TYPE_BULK)
 8005526:	78cb      	ldrb	r3, [r1, #3]
 8005528:	2b02      	cmp	r3, #2
 800552a:	f000 81a7 	beq.w	800587c <PCD_EP_ISR_Handler+0x480>
          ep->xfer_len = 0U;
 800552e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005532:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8005536:	2200      	movs	r2, #0
 8005538:	641a      	str	r2, [r3, #64]	; 0x40
          if (ep->doublebuffer != 0U)
 800553a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800553e:	b323      	cbz	r3, 800558a <PCD_EP_ISR_Handler+0x18e>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005540:	f016 0f40 	tst.w	r6, #64	; 0x40
 8005544:	f000 8163 	beq.w	800580e <PCD_EP_ISR_Handler+0x412>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005548:	784b      	ldrb	r3, [r1, #1]
 800554a:	2b00      	cmp	r3, #0
 800554c:	f040 814c 	bne.w	80057e8 <PCD_EP_ISR_Handler+0x3ec>
 8005550:	682a      	ldr	r2, [r5, #0]
 8005552:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 8005556:	fa12 f383 	uxtah	r3, r2, r3
 800555a:	1c62      	adds	r2, r4, #1
 800555c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005560:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8005564:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005568:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800556c:	b292      	uxth	r2, r2
 800556e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8005572:	b292      	uxth	r2, r2
 8005574:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8005578:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800557c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8005580:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005584:	b292      	uxth	r2, r2
 8005586:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800558a:	3401      	adds	r4, #1
 800558c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8005590:	f815 1034 	ldrb.w	r1, [r5, r4, lsl #3]
 8005594:	4628      	mov	r0, r5
 8005596:	f005 f8ff 	bl	800a798 <HAL_PCD_DataInStageCallback>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800559a:	6828      	ldr	r0, [r5, #0]
 800559c:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80055a0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80055a4:	f000 81ae 	beq.w	8005904 <PCD_EP_ISR_Handler+0x508>
    wIstr = hpcd->Instance->ISTR;
 80055a8:	f8b0 4044 	ldrh.w	r4, [r0, #68]	; 0x44
 80055ac:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 80055ae:	f014 040f 	ands.w	r4, r4, #15
 80055b2:	d19a      	bne.n	80054ea <PCD_EP_ISR_Handler+0xee>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80055b4:	f013 0f10 	tst.w	r3, #16
 80055b8:	f43f af24 	beq.w	8005404 <PCD_EP_ISR_Handler+0x8>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80055bc:	8803      	ldrh	r3, [r0, #0]
 80055be:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 80055c0:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80055c4:	f47f af53 	bne.w	800546e <PCD_EP_ISR_Handler+0x72>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80055c8:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80055cc:	d0e5      	beq.n	800559a <PCD_EP_ISR_Handler+0x19e>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80055ce:	8803      	ldrh	r3, [r0, #0]
 80055d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055d4:	051b      	lsls	r3, r3, #20
 80055d6:	0d1b      	lsrs	r3, r3, #20
 80055d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80055dc:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80055de:	6828      	ldr	r0, [r5, #0]
 80055e0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80055e4:	f895 2168 	ldrb.w	r2, [r5, #360]	; 0x168
 80055e8:	00d2      	lsls	r2, r2, #3
 80055ea:	fa12 f383 	uxtah	r3, r2, r3
 80055ee:	4403      	add	r3, r0
 80055f0:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	; 0x406
 80055f4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80055f8:	f8c5 3184 	str.w	r3, [r5, #388]	; 0x184
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80055fc:	b18b      	cbz	r3, 8005622 <PCD_EP_ISR_Handler+0x226>
 80055fe:	f8d5 117c 	ldr.w	r1, [r5, #380]	; 0x17c
 8005602:	b171      	cbz	r1, 8005622 <PCD_EP_ISR_Handler+0x226>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005604:	f8b5 216e 	ldrh.w	r2, [r5, #366]	; 0x16e
 8005608:	f003 fe41 	bl	800928e <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 800560c:	f8d5 2184 	ldr.w	r2, [r5, #388]	; 0x184
 8005610:	f8d5 317c 	ldr.w	r3, [r5, #380]	; 0x17c
 8005614:	4413      	add	r3, r2
 8005616:	f8c5 317c 	str.w	r3, [r5, #380]	; 0x17c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800561a:	2100      	movs	r1, #0
 800561c:	4628      	mov	r0, r5
 800561e:	f005 f8af 	bl	800a780 <HAL_PCD_DataOutStageCallback>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8005622:	682b      	ldr	r3, [r5, #0]
 8005624:	881a      	ldrh	r2, [r3, #0]
 8005626:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800562a:	d1b6      	bne.n	800559a <PCD_EP_ISR_Handler+0x19e>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800562c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8005630:	fa13 f382 	uxtah	r3, r3, r2
 8005634:	f8d5 1178 	ldr.w	r1, [r5, #376]	; 0x178
 8005638:	293e      	cmp	r1, #62	; 0x3e
 800563a:	f67f af39 	bls.w	80054b0 <PCD_EP_ISR_Handler+0xb4>
 800563e:	094a      	lsrs	r2, r1, #5
 8005640:	f011 0f1f 	tst.w	r1, #31
 8005644:	d100      	bne.n	8005648 <PCD_EP_ISR_Handler+0x24c>
 8005646:	3a01      	subs	r2, #1
 8005648:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800564c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005650:	b292      	uxth	r2, r2
 8005652:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005656:	682a      	ldr	r2, [r5, #0]
 8005658:	8813      	ldrh	r3, [r2, #0]
 800565a:	b29b      	uxth	r3, r3
 800565c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005664:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8005668:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800566c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005670:	8013      	strh	r3, [r2, #0]
 8005672:	e792      	b.n	800559a <PCD_EP_ISR_Handler+0x19e>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005674:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8005678:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800567c:	051b      	lsls	r3, r3, #20
 800567e:	0d1b      	lsrs	r3, r3, #20
 8005680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005684:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
 8005688:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 800568c:	00c9      	lsls	r1, r1, #3
 800568e:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005692:	eb05 0801 	add.w	r8, r5, r1
        if (ep->doublebuffer == 0U)
 8005696:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800569a:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800569e:	f893 3174 	ldrb.w	r3, [r3, #372]	; 0x174
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d140      	bne.n	8005728 <PCD_EP_ISR_Handler+0x32c>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80056a6:	6828      	ldr	r0, [r5, #0]
 80056a8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80056ac:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80056b0:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80056b4:	f892 2168 	ldrb.w	r2, [r2, #360]	; 0x168
 80056b8:	00d2      	lsls	r2, r2, #3
 80056ba:	fa12 f383 	uxtah	r3, r2, r3
 80056be:	4403      	add	r3, r0
 80056c0:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	; 0x406
 80056c4:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 80056c8:	bb17      	cbnz	r7, 8005710 <PCD_EP_ISR_Handler+0x314>
        ep->xfer_count += count;
 80056ca:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80056ce:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80056d2:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 80056d6:	443a      	add	r2, r7
 80056d8:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
        ep->xfer_buff += count;
 80056dc:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 80056e0:	443a      	add	r2, r7
 80056e2:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80056e6:	f8d3 3180 	ldr.w	r3, [r3, #384]	; 0x180
 80056ea:	b13b      	cbz	r3, 80056fc <PCD_EP_ISR_Handler+0x300>
 80056ec:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80056f0:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80056f4:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80056f8:	429f      	cmp	r7, r3
 80056fa:	d270      	bcs.n	80057de <PCD_EP_ISR_Handler+0x3e2>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80056fc:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8005700:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8005704:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8005708:	4628      	mov	r0, r5
 800570a:	f005 f839 	bl	800a780 <HAL_PCD_DataOutStageCallback>
 800570e:	e6f3      	b.n	80054f8 <PCD_EP_ISR_Handler+0xfc>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005710:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8005714:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8005718:	463b      	mov	r3, r7
 800571a:	f8b1 216e 	ldrh.w	r2, [r1, #366]	; 0x16e
 800571e:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 8005722:	f003 fdb4 	bl	800928e <USB_ReadPMA>
 8005726:	e7d0      	b.n	80056ca <PCD_EP_ISR_Handler+0x2ce>
          if (ep->type == EP_TYPE_BULK)
 8005728:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800572c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8005730:	f893 316b 	ldrb.w	r3, [r3, #363]	; 0x16b
 8005734:	2b02      	cmp	r3, #2
 8005736:	d033      	beq.n	80057a0 <PCD_EP_ISR_Handler+0x3a4>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005738:	6829      	ldr	r1, [r5, #0]
 800573a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800573e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005742:	f892 0168 	ldrb.w	r0, [r2, #360]	; 0x168
 8005746:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 800574a:	b29b      	uxth	r3, r3
 800574c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005750:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005754:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005758:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800575c:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005760:	6828      	ldr	r0, [r5, #0]
 8005762:	f892 3168 	ldrb.w	r3, [r2, #360]	; 0x168
 8005766:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800576a:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 800576e:	d01e      	beq.n	80057ae <PCD_EP_ISR_Handler+0x3b2>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005770:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8005774:	00db      	lsls	r3, r3, #3
 8005776:	fa13 f382 	uxtah	r3, r3, r2
 800577a:	4403      	add	r3, r0
 800577c:	f8b3 7402 	ldrh.w	r7, [r3, #1026]	; 0x402
 8005780:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8005784:	2f00      	cmp	r7, #0
 8005786:	d0a0      	beq.n	80056ca <PCD_EP_ISR_Handler+0x2ce>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005788:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 800578c:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8005790:	463b      	mov	r3, r7
 8005792:	f8b1 2170 	ldrh.w	r2, [r1, #368]	; 0x170
 8005796:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 800579a:	f003 fd78 	bl	800928e <USB_ReadPMA>
 800579e:	e794      	b.n	80056ca <PCD_EP_ISR_Handler+0x2ce>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80057a0:	4632      	mov	r2, r6
 80057a2:	4641      	mov	r1, r8
 80057a4:	4628      	mov	r0, r5
 80057a6:	f7ff fb0e 	bl	8004dc6 <HAL_PCD_EP_DB_Receive>
 80057aa:	4607      	mov	r7, r0
 80057ac:	e78d      	b.n	80056ca <PCD_EP_ISR_Handler+0x2ce>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80057ae:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80057b2:	00db      	lsls	r3, r3, #3
 80057b4:	fa13 f382 	uxtah	r3, r3, r2
 80057b8:	4403      	add	r3, r0
 80057ba:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	; 0x406
 80057be:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 80057c2:	2f00      	cmp	r7, #0
 80057c4:	d081      	beq.n	80056ca <PCD_EP_ISR_Handler+0x2ce>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80057c6:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 80057ca:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 80057ce:	463b      	mov	r3, r7
 80057d0:	f8b1 2172 	ldrh.w	r2, [r1, #370]	; 0x172
 80057d4:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 80057d8:	f003 fd59 	bl	800928e <USB_ReadPMA>
 80057dc:	e775      	b.n	80056ca <PCD_EP_ISR_Handler+0x2ce>
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 80057de:	4641      	mov	r1, r8
 80057e0:	6828      	ldr	r0, [r5, #0]
 80057e2:	f003 f9a4 	bl	8008b2e <USB_EPStartXfer>
 80057e6:	e687      	b.n	80054f8 <PCD_EP_ISR_Handler+0xfc>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	f47f aece 	bne.w	800558a <PCD_EP_ISR_Handler+0x18e>
 80057ee:	682a      	ldr	r2, [r5, #0]
 80057f0:	f8b2 3050 	ldrh.w	r3, [r2, #80]	; 0x50
 80057f4:	fa12 f383 	uxtah	r3, r2, r3
 80057f8:	1c62      	adds	r2, r4, #1
 80057fa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80057fe:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8005802:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005806:	2200      	movs	r2, #0
 8005808:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800580c:	e6bd      	b.n	800558a <PCD_EP_ISR_Handler+0x18e>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800580e:	6829      	ldr	r1, [r5, #0]
 8005810:	1c63      	adds	r3, r4, #1
 8005812:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005816:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800581a:	785a      	ldrb	r2, [r3, #1]
 800581c:	b9e2      	cbnz	r2, 8005858 <PCD_EP_ISR_Handler+0x45c>
 800581e:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8005822:	fa11 f383 	uxtah	r3, r1, r3
 8005826:	1c62      	adds	r2, r4, #1
 8005828:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800582c:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8005830:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005834:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8005838:	b292      	uxth	r2, r2
 800583a:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800583e:	b292      	uxth	r2, r2
 8005840:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8005844:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8005848:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800584c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8005850:	b292      	uxth	r2, r2
 8005852:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8005856:	e698      	b.n	800558a <PCD_EP_ISR_Handler+0x18e>
 8005858:	2a01      	cmp	r2, #1
 800585a:	f47f ae96 	bne.w	800558a <PCD_EP_ISR_Handler+0x18e>
 800585e:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8005862:	fa11 f383 	uxtah	r3, r1, r3
 8005866:	1c62      	adds	r2, r4, #1
 8005868:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800586c:	f815 2032 	ldrb.w	r2, [r5, r2, lsl #3]
 8005870:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005874:	2200      	movs	r2, #0
 8005876:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800587a:	e686      	b.n	800558a <PCD_EP_ISR_Handler+0x18e>
          if ((wEPVal & USB_EP_KIND) == 0U)
 800587c:	f416 7f80 	tst.w	r6, #256	; 0x100
 8005880:	d13b      	bne.n	80058fa <PCD_EP_ISR_Handler+0x4fe>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005882:	6828      	ldr	r0, [r5, #0]
 8005884:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8005888:	1c62      	adds	r2, r4, #1
 800588a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800588e:	f815 6032 	ldrb.w	r6, [r5, r2, lsl #3]
 8005892:	00f2      	lsls	r2, r6, #3
 8005894:	fa12 f383 	uxtah	r3, r2, r3
 8005898:	4403      	add	r3, r0
 800589a:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	; 0x402
 800589e:	f3c3 0309 	ubfx	r3, r3, #0, #10
            if (ep->xfer_len > TxPctSize)
 80058a2:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80058a6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80058aa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80058ac:	429a      	cmp	r2, r3
 80058ae:	d910      	bls.n	80058d2 <PCD_EP_ISR_Handler+0x4d6>
              ep->xfer_len -= TxPctSize;
 80058b0:	eb04 0784 	add.w	r7, r4, r4, lsl #2
 80058b4:	eb05 07c7 	add.w	r7, r5, r7, lsl #3
 80058b8:	1ad2      	subs	r2, r2, r3
 80058ba:	643a      	str	r2, [r7, #64]	; 0x40
            if (ep->xfer_len == 0U)
 80058bc:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80058c0:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80058c4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80058c6:	b95a      	cbnz	r2, 80058e0 <PCD_EP_ISR_Handler+0x4e4>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80058c8:	4631      	mov	r1, r6
 80058ca:	4628      	mov	r0, r5
 80058cc:	f004 ff64 	bl	800a798 <HAL_PCD_DataInStageCallback>
 80058d0:	e663      	b.n	800559a <PCD_EP_ISR_Handler+0x19e>
              ep->xfer_len = 0U;
 80058d2:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80058d6:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80058da:	2700      	movs	r7, #0
 80058dc:	6417      	str	r7, [r2, #64]	; 0x40
 80058de:	e7ed      	b.n	80058bc <PCD_EP_ISR_Handler+0x4c0>
              ep->xfer_buff += TxPctSize;
 80058e0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80058e4:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80058e8:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 80058ea:	441e      	add	r6, r3
 80058ec:	63d6      	str	r6, [r2, #60]	; 0x3c
              ep->xfer_count += TxPctSize;
 80058ee:	6c54      	ldr	r4, [r2, #68]	; 0x44
 80058f0:	4423      	add	r3, r4
 80058f2:	6453      	str	r3, [r2, #68]	; 0x44
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80058f4:	f003 f91b 	bl	8008b2e <USB_EPStartXfer>
 80058f8:	e64f      	b.n	800559a <PCD_EP_ISR_Handler+0x19e>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80058fa:	4632      	mov	r2, r6
 80058fc:	4628      	mov	r0, r5
 80058fe:	f7ff fb75 	bl	8004fec <HAL_PCD_EP_DB_Transmit>
 8005902:	e64a      	b.n	800559a <PCD_EP_ISR_Handler+0x19e>
}
 8005904:	2000      	movs	r0, #0
 8005906:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800590a <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 800590a:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 800590e:	2b01      	cmp	r3, #1
 8005910:	d00d      	beq.n	800592e <HAL_PCD_SetAddress+0x24>
{
 8005912:	b510      	push	{r4, lr}
 8005914:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8005916:	2301      	movs	r3, #1
 8005918:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  hpcd->USB_Address = address;
 800591c:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005920:	6800      	ldr	r0, [r0, #0]
 8005922:	f003 f8db 	bl	8008adc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005926:	2000      	movs	r0, #0
 8005928:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 800592c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800592e:	2002      	movs	r0, #2
}
 8005930:	4770      	bx	lr

08005932 <HAL_PCD_IRQHandler>:
{
 8005932:	b510      	push	{r4, lr}
 8005934:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005936:	6800      	ldr	r0, [r0, #0]
 8005938:	f003 f8e1 	bl	8008afe <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800593c:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8005940:	d123      	bne.n	800598a <HAL_PCD_IRQHandler+0x58>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005942:	f410 6f80 	tst.w	r0, #1024	; 0x400
 8005946:	d124      	bne.n	8005992 <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005948:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 800594c:	d132      	bne.n	80059b4 <HAL_PCD_IRQHandler+0x82>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 800594e:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 8005952:	d139      	bne.n	80059c8 <HAL_PCD_IRQHandler+0x96>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005954:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 8005958:	d140      	bne.n	80059dc <HAL_PCD_IRQHandler+0xaa>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800595a:	f410 6f00 	tst.w	r0, #2048	; 0x800
 800595e:	d167      	bne.n	8005a30 <HAL_PCD_IRQHandler+0xfe>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8005960:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005964:	f040 8081 	bne.w	8005a6a <HAL_PCD_IRQHandler+0x138>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005968:	f410 7f00 	tst.w	r0, #512	; 0x200
 800596c:	f040 80ad 	bne.w	8005aca <HAL_PCD_IRQHandler+0x198>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005970:	f410 7f80 	tst.w	r0, #256	; 0x100
 8005974:	d027      	beq.n	80059c6 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005976:	6822      	ldr	r2, [r4, #0]
 8005978:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800597c:	b29b      	uxth	r3, r3
 800597e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005982:	b29b      	uxth	r3, r3
 8005984:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8005988:	e01d      	b.n	80059c6 <HAL_PCD_IRQHandler+0x94>
    (void)PCD_EP_ISR_Handler(hpcd);
 800598a:	4620      	mov	r0, r4
 800598c:	f7ff fd36 	bl	80053fc <PCD_EP_ISR_Handler>
    return;
 8005990:	e019      	b.n	80059c6 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005992:	6822      	ldr	r2, [r4, #0]
 8005994:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005998:	b29b      	uxth	r3, r3
 800599a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800599e:	b29b      	uxth	r3, r3
 80059a0:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80059a4:	4620      	mov	r0, r4
 80059a6:	f004 ff08 	bl	800a7ba <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80059aa:	2100      	movs	r1, #0
 80059ac:	4620      	mov	r0, r4
 80059ae:	f7ff ffac 	bl	800590a <HAL_PCD_SetAddress>
    return;
 80059b2:	e008      	b.n	80059c6 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80059b4:	6822      	ldr	r2, [r4, #0]
 80059b6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80059ba:	b29b      	uxth	r3, r3
 80059bc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
}
 80059c6:	bd10      	pop	{r4, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80059c8:	6822      	ldr	r2, [r4, #0]
 80059ca:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 80059da:	e7f4      	b.n	80059c6 <HAL_PCD_IRQHandler+0x94>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80059dc:	6822      	ldr	r2, [r4, #0]
 80059de:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	f023 0304 	bic.w	r3, r3, #4
 80059e8:	b29b      	uxth	r3, r3
 80059ea:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80059ee:	6822      	ldr	r2, [r4, #0]
 80059f0:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	f023 0308 	bic.w	r3, r3, #8
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    if (hpcd->LPM_State == LPM_L1)
 8005a00:	f894 32e0 	ldrb.w	r3, [r4, #736]	; 0x2e0
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d00c      	beq.n	8005a22 <HAL_PCD_IRQHandler+0xf0>
    HAL_PCD_ResumeCallback(hpcd);
 8005a08:	4620      	mov	r0, r4
 8005a0a:	f004 fef9 	bl	800a800 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005a0e:	6822      	ldr	r2, [r4, #0]
 8005a10:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005a14:	b29b      	uxth	r3, r3
 8005a16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8005a20:	e7d1      	b.n	80059c6 <HAL_PCD_IRQHandler+0x94>
      hpcd->LPM_State = LPM_L0;
 8005a22:	2100      	movs	r1, #0
 8005a24:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005a28:	4620      	mov	r0, r4
 8005a2a:	f004 ffa1 	bl	800a970 <HAL_PCDEx_LPM_Callback>
 8005a2e:	e7eb      	b.n	8005a08 <HAL_PCD_IRQHandler+0xd6>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005a30:	6822      	ldr	r2, [r4, #0]
 8005a32:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	f043 0308 	orr.w	r3, r3, #8
 8005a3c:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005a40:	6822      	ldr	r2, [r4, #0]
 8005a42:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005a46:	b29b      	uxth	r3, r3
 8005a48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005a52:	6822      	ldr	r2, [r4, #0]
 8005a54:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	f043 0304 	orr.w	r3, r3, #4
 8005a5e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    HAL_PCD_SuspendCallback(hpcd);
 8005a62:	4620      	mov	r0, r4
 8005a64:	f004 febc 	bl	800a7e0 <HAL_PCD_SuspendCallback>
    return;
 8005a68:	e7ad      	b.n	80059c6 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8005a6a:	6822      	ldr	r2, [r4, #0]
 8005a6c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a76:	b29b      	uxth	r3, r3
 8005a78:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8005a7c:	f894 32e0 	ldrb.w	r3, [r4, #736]	; 0x2e0
 8005a80:	b9fb      	cbnz	r3, 8005ac2 <HAL_PCD_IRQHandler+0x190>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8005a82:	6822      	ldr	r2, [r4, #0]
 8005a84:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	f043 0304 	orr.w	r3, r3, #4
 8005a8e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005a92:	6822      	ldr	r2, [r4, #0]
 8005a94:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	f043 0308 	orr.w	r3, r3, #8
 8005a9e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
      hpcd->LPM_State = LPM_L1;
 8005aa2:	2101      	movs	r1, #1
 8005aa4:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005aa8:	6823      	ldr	r3, [r4, #0]
 8005aaa:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8005aae:	f3c3 038d 	ubfx	r3, r3, #2, #14
 8005ab2:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8005ab6:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005aba:	4620      	mov	r0, r4
 8005abc:	f004 ff58 	bl	800a970 <HAL_PCDEx_LPM_Callback>
 8005ac0:	e781      	b.n	80059c6 <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_SuspendCallback(hpcd);
 8005ac2:	4620      	mov	r0, r4
 8005ac4:	f004 fe8c 	bl	800a7e0 <HAL_PCD_SuspendCallback>
    return;
 8005ac8:	e77d      	b.n	80059c6 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005aca:	6822      	ldr	r2, [r4, #0]
 8005acc:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005ad6:	b29b      	uxth	r3, r3
 8005ad8:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8005adc:	4620      	mov	r0, r4
 8005ade:	f004 fe66 	bl	800a7ae <HAL_PCD_SOFCallback>
    return;
 8005ae2:	e770      	b.n	80059c6 <HAL_PCD_IRQHandler+0x94>

08005ae4 <HAL_PCD_EP_Open>:
{
 8005ae4:	b510      	push	{r4, lr}
 8005ae6:	4604      	mov	r4, r0
 8005ae8:	468c      	mov	ip, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8005aea:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005aee:	d12a      	bne.n	8005b46 <HAL_PCD_EP_Open+0x62>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005af0:	f001 0007 	and.w	r0, r1, #7
 8005af4:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 8005af8:	00c9      	lsls	r1, r1, #3
 8005afa:	f501 7eb4 	add.w	lr, r1, #360	; 0x168
 8005afe:	eb04 010e 	add.w	r1, r4, lr
    ep->is_in = 0U;
 8005b02:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8005b06:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8005b0a:	f04f 0e00 	mov.w	lr, #0
 8005b0e:	f880 e169 	strb.w	lr, [r0, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b12:	f00c 0c07 	and.w	ip, ip, #7
 8005b16:	f881 c000 	strb.w	ip, [r1]
  ep->maxpacket = ep_mps;
 8005b1a:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8005b1c:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8005b1e:	784a      	ldrb	r2, [r1, #1]
 8005b20:	b10a      	cbz	r2, 8005b26 <HAL_PCD_EP_Open+0x42>
    ep->tx_fifo_num = ep->num;
 8005b22:	f8a1 c00e 	strh.w	ip, [r1, #14]
  if (ep_type == EP_TYPE_BULK)
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	d019      	beq.n	8005b5e <HAL_PCD_EP_Open+0x7a>
  __HAL_LOCK(hpcd);
 8005b2a:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d018      	beq.n	8005b64 <HAL_PCD_EP_Open+0x80>
 8005b32:	2301      	movs	r3, #1
 8005b34:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005b38:	6820      	ldr	r0, [r4, #0]
 8005b3a:	f002 fca1 	bl	8008480 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005b3e:	2000      	movs	r0, #0
 8005b40:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8005b44:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b46:	f001 0007 	and.w	r0, r1, #7
 8005b4a:	3001      	adds	r0, #1
 8005b4c:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 8005b50:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
    ep->is_in = 1U;
 8005b54:	f04f 0e01 	mov.w	lr, #1
 8005b58:	f881 e001 	strb.w	lr, [r1, #1]
 8005b5c:	e7d9      	b.n	8005b12 <HAL_PCD_EP_Open+0x2e>
    ep->data_pid_start = 0U;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	710b      	strb	r3, [r1, #4]
 8005b62:	e7e2      	b.n	8005b2a <HAL_PCD_EP_Open+0x46>
  __HAL_LOCK(hpcd);
 8005b64:	2002      	movs	r0, #2
 8005b66:	e7ed      	b.n	8005b44 <HAL_PCD_EP_Open+0x60>

08005b68 <HAL_PCD_EP_Close>:
{
 8005b68:	b510      	push	{r4, lr}
 8005b6a:	4604      	mov	r4, r0
 8005b6c:	460b      	mov	r3, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8005b6e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005b72:	d11f      	bne.n	8005bb4 <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b74:	f001 0207 	and.w	r2, r1, #7
 8005b78:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005b7c:	00c9      	lsls	r1, r1, #3
 8005b7e:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005b82:	4401      	add	r1, r0
    ep->is_in = 0U;
 8005b84:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005b88:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8005b8c:	2000      	movs	r0, #0
 8005b8e:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005b92:	f003 0307 	and.w	r3, r3, #7
 8005b96:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8005b98:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d013      	beq.n	8005bc8 <HAL_PCD_EP_Close+0x60>
 8005ba0:	2301      	movs	r3, #1
 8005ba2:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005ba6:	6820      	ldr	r0, [r4, #0]
 8005ba8:	f002 fe37 	bl	800881a <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005bac:	2000      	movs	r0, #0
 8005bae:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8005bb2:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bb4:	f001 0207 	and.w	r2, r1, #7
 8005bb8:	3201      	adds	r2, #1
 8005bba:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005bbe:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8005bc2:	2001      	movs	r0, #1
 8005bc4:	7048      	strb	r0, [r1, #1]
 8005bc6:	e7e4      	b.n	8005b92 <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 8005bc8:	2002      	movs	r0, #2
 8005bca:	e7f2      	b.n	8005bb2 <HAL_PCD_EP_Close+0x4a>

08005bcc <HAL_PCD_EP_Receive>:
{
 8005bcc:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005bce:	f001 0407 	and.w	r4, r1, #7
 8005bd2:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8005bd6:	00c9      	lsls	r1, r1, #3
 8005bd8:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005bdc:	4401      	add	r1, r0
  ep->xfer_buff = pBuf;
 8005bde:	eb04 0c84 	add.w	ip, r4, r4, lsl #2
 8005be2:	eb00 0ccc 	add.w	ip, r0, ip, lsl #3
 8005be6:	f8cc 217c 	str.w	r2, [ip, #380]	; 0x17c
  ep->xfer_len = len;
 8005bea:	f8cc 3180 	str.w	r3, [ip, #384]	; 0x180
  ep->xfer_count = 0U;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	f8cc 3184 	str.w	r3, [ip, #388]	; 0x184
  ep->is_in = 0U;
 8005bf4:	f88c 3169 	strb.w	r3, [ip, #361]	; 0x169
  ep->num = ep_addr & EP_ADDR_MSK;
 8005bf8:	f88c 4168 	strb.w	r4, [ip, #360]	; 0x168
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005bfc:	b924      	cbnz	r4, 8005c08 <HAL_PCD_EP_Receive+0x3c>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005bfe:	6800      	ldr	r0, [r0, #0]
 8005c00:	f002 ff95 	bl	8008b2e <USB_EPStartXfer>
}
 8005c04:	2000      	movs	r0, #0
 8005c06:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005c08:	6800      	ldr	r0, [r0, #0]
 8005c0a:	f002 ff90 	bl	8008b2e <USB_EPStartXfer>
 8005c0e:	e7f9      	b.n	8005c04 <HAL_PCD_EP_Receive+0x38>

08005c10 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005c10:	f001 0107 	and.w	r1, r1, #7
 8005c14:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005c18:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
}
 8005c1c:	f8d1 0184 	ldr.w	r0, [r1, #388]	; 0x184
 8005c20:	4770      	bx	lr

08005c22 <HAL_PCD_EP_Transmit>:
{
 8005c22:	b510      	push	{r4, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c24:	f001 0407 	and.w	r4, r1, #7
 8005c28:	f104 0c01 	add.w	ip, r4, #1
 8005c2c:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8005c30:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  ep->xfer_buff = pBuf;
 8005c34:	eb04 0e84 	add.w	lr, r4, r4, lsl #2
 8005c38:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 8005c3c:	f8ce 203c 	str.w	r2, [lr, #60]	; 0x3c
  ep->xfer_len = len;
 8005c40:	f8ce 3040 	str.w	r3, [lr, #64]	; 0x40
  ep->xfer_fill_db = 1U;
 8005c44:	2201      	movs	r2, #1
 8005c46:	f88e 204c 	strb.w	r2, [lr, #76]	; 0x4c
  ep->xfer_len_db = len;
 8005c4a:	f8ce 3048 	str.w	r3, [lr, #72]	; 0x48
  ep->xfer_count = 0U;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	f8ce 3044 	str.w	r3, [lr, #68]	; 0x44
  ep->is_in = 1U;
 8005c54:	704a      	strb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c56:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8005c5a:	f800 403c 	strb.w	r4, [r0, ip, lsl #3]
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005c5e:	b924      	cbnz	r4, 8005c6a <HAL_PCD_EP_Transmit+0x48>
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8005c60:	6800      	ldr	r0, [r0, #0]
 8005c62:	f002 ff64 	bl	8008b2e <USB_EPStartXfer>
}
 8005c66:	2000      	movs	r0, #0
 8005c68:	bd10      	pop	{r4, pc}
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005c6a:	6800      	ldr	r0, [r0, #0]
 8005c6c:	f002 ff5f 	bl	8008b2e <USB_EPStartXfer>
 8005c70:	e7f9      	b.n	8005c66 <HAL_PCD_EP_Transmit+0x44>

08005c72 <HAL_PCD_EP_SetStall>:
{
 8005c72:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005c74:	f001 0207 	and.w	r2, r1, #7
 8005c78:	6841      	ldr	r1, [r0, #4]
 8005c7a:	428a      	cmp	r2, r1
 8005c7c:	d82a      	bhi.n	8005cd4 <HAL_PCD_EP_SetStall+0x62>
{
 8005c7e:	b510      	push	{r4, lr}
 8005c80:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8005c82:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005c86:	d11d      	bne.n	8005cc4 <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 8005c88:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8005c8c:	00c9      	lsls	r1, r1, #3
 8005c8e:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005c92:	4401      	add	r1, r0
    ep->is_in = 0U;
 8005c94:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005c98:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8005c9c:	2000      	movs	r0, #0
 8005c9e:	f883 0169 	strb.w	r0, [r3, #361]	; 0x169
  ep->is_stall = 1U;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ca6:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8005ca8:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8005cac:	2b01      	cmp	r3, #1
 8005cae:	d013      	beq.n	8005cd8 <HAL_PCD_EP_SetStall+0x66>
 8005cb0:	2301      	movs	r3, #1
 8005cb2:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005cb6:	6820      	ldr	r0, [r4, #0]
 8005cb8:	f002 fe9a 	bl	80089f0 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8005cbc:	2000      	movs	r0, #0
 8005cbe:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8005cc2:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005cc4:	1c53      	adds	r3, r2, #1
 8005cc6:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8005cca:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8005cce:	2001      	movs	r0, #1
 8005cd0:	7048      	strb	r0, [r1, #1]
 8005cd2:	e7e6      	b.n	8005ca2 <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 8005cd4:	2001      	movs	r0, #1
}
 8005cd6:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8005cd8:	2002      	movs	r0, #2
 8005cda:	e7f2      	b.n	8005cc2 <HAL_PCD_EP_SetStall+0x50>

08005cdc <HAL_PCD_EP_ClrStall>:
{
 8005cdc:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005cde:	f001 010f 	and.w	r1, r1, #15
 8005ce2:	6842      	ldr	r2, [r0, #4]
 8005ce4:	4291      	cmp	r1, r2
 8005ce6:	d830      	bhi.n	8005d4a <HAL_PCD_EP_ClrStall+0x6e>
{
 8005ce8:	b510      	push	{r4, lr}
 8005cea:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8005cec:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005cf0:	d121      	bne.n	8005d36 <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cf2:	f003 0207 	and.w	r2, r3, #7
 8005cf6:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005cfa:	00c9      	lsls	r1, r1, #3
 8005cfc:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005d00:	4401      	add	r1, r0
    ep->is_in = 0U;
 8005d02:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005d06:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8005d0a:	2000      	movs	r0, #0
 8005d0c:	f882 0169 	strb.w	r0, [r2, #361]	; 0x169
  ep->is_stall = 0U;
 8005d10:	2200      	movs	r2, #0
 8005d12:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d14:	f003 0307 	and.w	r3, r3, #7
 8005d18:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8005d1a:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8005d1e:	2b01      	cmp	r3, #1
 8005d20:	d015      	beq.n	8005d4e <HAL_PCD_EP_ClrStall+0x72>
 8005d22:	2301      	movs	r3, #1
 8005d24:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005d28:	6820      	ldr	r0, [r4, #0]
 8005d2a:	f002 fe86 	bl	8008a3a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005d2e:	2000      	movs	r0, #0
 8005d30:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8005d34:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d36:	f003 0207 	and.w	r2, r3, #7
 8005d3a:	3201      	adds	r2, #1
 8005d3c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8005d40:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8005d44:	2001      	movs	r0, #1
 8005d46:	7048      	strb	r0, [r1, #1]
 8005d48:	e7e2      	b.n	8005d10 <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 8005d4a:	2001      	movs	r0, #1
}
 8005d4c:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8005d4e:	2002      	movs	r0, #2
 8005d50:	e7f0      	b.n	8005d34 <HAL_PCD_EP_ClrStall+0x58>

08005d52 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005d52:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005d56:	d00b      	beq.n	8005d70 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d58:	f001 0107 	and.w	r1, r1, #7
 8005d5c:	3101      	adds	r1, #1
 8005d5e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005d62:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005d66:	b952      	cbnz	r2, 8005d7e <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005d68:	730a      	strb	r2, [r1, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005d6a:	80cb      	strh	r3, [r1, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8005d6c:	2000      	movs	r0, #0
 8005d6e:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 8005d70:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005d74:	00c9      	lsls	r1, r1, #3
 8005d76:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8005d7a:	4401      	add	r1, r0
 8005d7c:	e7f3      	b.n	8005d66 <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 8005d7e:	2201      	movs	r2, #1
 8005d80:	730a      	strb	r2, [r1, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005d82:	810b      	strh	r3, [r1, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005d84:	0c1b      	lsrs	r3, r3, #16
 8005d86:	814b      	strh	r3, [r1, #10]
 8005d88:	e7f0      	b.n	8005d6c <HAL_PCDEx_PMAConfig+0x1a>

08005d8a <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005d8a:	4603      	mov	r3, r0

  USB_TypeDef *USBx = hpcd->Instance;
 8005d8c:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8005d8e:	2101      	movs	r1, #1
 8005d90:	f8c0 12e8 	str.w	r1, [r0, #744]	; 0x2e8
  hpcd->LPM_State = LPM_L0;
 8005d94:	2000      	movs	r0, #0
 8005d96:	f883 02e0 	strb.w	r0, [r3, #736]	; 0x2e0

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8005d9a:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	430b      	orrs	r3, r1
 8005da2:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8005da6:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8005daa:	b29b      	uxth	r3, r3
 8005dac:	f043 0302 	orr.w	r3, r3, #2
 8005db0:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 8005db4:	4770      	bx	lr
	...

08005db8 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005db8:	2800      	cmp	r0, #0
 8005dba:	d136      	bne.n	8005e2a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005dbc:	4b3e      	ldr	r3, [pc, #248]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005dc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005dc8:	d008      	beq.n	8005ddc <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005dca:	4a3b      	ldr	r2, [pc, #236]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005dcc:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8005dd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005dd4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005dd8:	2000      	movs	r0, #0
 8005dda:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ddc:	4a36      	ldr	r2, [pc, #216]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005dde:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8005de2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005de6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005dea:	6813      	ldr	r3, [r2, #0]
 8005dec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005df0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005df4:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005df6:	4b31      	ldr	r3, [pc, #196]	; (8005ebc <HAL_PWREx_ControlVoltageScaling+0x104>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	2232      	movs	r2, #50	; 0x32
 8005dfc:	fb02 f303 	mul.w	r3, r2, r3
 8005e00:	4a2f      	ldr	r2, [pc, #188]	; (8005ec0 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8005e02:	fba2 2303 	umull	r2, r3, r2, r3
 8005e06:	0c9b      	lsrs	r3, r3, #18
 8005e08:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e0a:	e000      	b.n	8005e0e <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8005e0c:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e0e:	4a2a      	ldr	r2, [pc, #168]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005e10:	6952      	ldr	r2, [r2, #20]
 8005e12:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8005e16:	d001      	beq.n	8005e1c <HAL_PWREx_ControlVoltageScaling+0x64>
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d1f7      	bne.n	8005e0c <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e1c:	4b26      	ldr	r3, [pc, #152]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005e1e:	695b      	ldr	r3, [r3, #20]
 8005e20:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005e24:	d144      	bne.n	8005eb0 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8005e26:	2000      	movs	r0, #0
 8005e28:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e2a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005e2e:	d008      	beq.n	8005e42 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005e30:	4a21      	ldr	r2, [pc, #132]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005e32:	6813      	ldr	r3, [r2, #0]
 8005e34:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005e38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005e3c:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005e3e:	2000      	movs	r0, #0
 8005e40:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e42:	4b1d      	ldr	r3, [pc, #116]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005e4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e4e:	d008      	beq.n	8005e62 <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e50:	4a19      	ldr	r2, [pc, #100]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005e52:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8005e56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e5a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8005e5e:	2000      	movs	r0, #0
 8005e60:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e62:	4a15      	ldr	r2, [pc, #84]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005e64:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8005e68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e6c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e70:	6813      	ldr	r3, [r2, #0]
 8005e72:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005e76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e7a:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005e7c:	4b0f      	ldr	r3, [pc, #60]	; (8005ebc <HAL_PWREx_ControlVoltageScaling+0x104>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2232      	movs	r2, #50	; 0x32
 8005e82:	fb02 f303 	mul.w	r3, r2, r3
 8005e86:	4a0e      	ldr	r2, [pc, #56]	; (8005ec0 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8005e88:	fba2 2303 	umull	r2, r3, r2, r3
 8005e8c:	0c9b      	lsrs	r3, r3, #18
 8005e8e:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e90:	e000      	b.n	8005e94 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8005e92:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e94:	4a08      	ldr	r2, [pc, #32]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005e96:	6952      	ldr	r2, [r2, #20]
 8005e98:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8005e9c:	d001      	beq.n	8005ea2 <HAL_PWREx_ControlVoltageScaling+0xea>
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1f7      	bne.n	8005e92 <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ea2:	4b05      	ldr	r3, [pc, #20]	; (8005eb8 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8005eaa:	d103      	bne.n	8005eb4 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8005eac:	2000      	movs	r0, #0
 8005eae:	4770      	bx	lr
        return HAL_TIMEOUT;
 8005eb0:	2003      	movs	r0, #3
 8005eb2:	4770      	bx	lr
        return HAL_TIMEOUT;
 8005eb4:	2003      	movs	r0, #3
}
 8005eb6:	4770      	bx	lr
 8005eb8:	40007000 	.word	0x40007000
 8005ebc:	20000000 	.word	0x20000000
 8005ec0:	431bde83 	.word	0x431bde83

08005ec4 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005ec4:	4a02      	ldr	r2, [pc, #8]	; (8005ed0 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8005ec6:	6893      	ldr	r3, [r2, #8]
 8005ec8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005ecc:	6093      	str	r3, [r2, #8]
}
 8005ece:	4770      	bx	lr
 8005ed0:	40007000 	.word	0x40007000

08005ed4 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005ed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ed8:	4605      	mov	r5, r0
 8005eda:	460f      	mov	r7, r1
 8005edc:	4616      	mov	r6, r2
 8005ede:	4699      	mov	r9, r3
 8005ee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005ee4:	682c      	ldr	r4, [r5, #0]
 8005ee6:	68a4      	ldr	r4, [r4, #8]
 8005ee8:	423c      	tst	r4, r7
 8005eea:	bf14      	ite	ne
 8005eec:	f04f 0c01 	movne.w	ip, #1
 8005ef0:	f04f 0c00 	moveq.w	ip, #0
 8005ef4:	45b4      	cmp	ip, r6
 8005ef6:	d014      	beq.n	8005f22 <QSPI_WaitFlagStateUntilTimeout+0x4e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005ef8:	f1b8 3fff 	cmp.w	r8, #4294967295
 8005efc:	d0f2      	beq.n	8005ee4 <QSPI_WaitFlagStateUntilTimeout+0x10>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005efe:	f7fd f83d 	bl	8002f7c <HAL_GetTick>
 8005f02:	eba0 0009 	sub.w	r0, r0, r9
 8005f06:	4540      	cmp	r0, r8
 8005f08:	d802      	bhi.n	8005f10 <QSPI_WaitFlagStateUntilTimeout+0x3c>
 8005f0a:	f1b8 0f00 	cmp.w	r8, #0
 8005f0e:	d1e9      	bne.n	8005ee4 <QSPI_WaitFlagStateUntilTimeout+0x10>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005f10:	2304      	movs	r3, #4
 8005f12:	f885 3041 	strb.w	r3, [r5, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8005f16:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8005f18:	f043 0301 	orr.w	r3, r3, #1
 8005f1c:	646b      	str	r3, [r5, #68]	; 0x44

        return HAL_ERROR;
 8005f1e:	2001      	movs	r0, #1
 8005f20:	e000      	b.n	8005f24 <QSPI_WaitFlagStateUntilTimeout+0x50>
      }
    }
  }
  return HAL_OK;
 8005f22:	2000      	movs	r0, #0
}
 8005f24:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005f28 <HAL_QSPI_SetTimeout>:
  hqspi->Timeout = Timeout;
 8005f28:	6481      	str	r1, [r0, #72]	; 0x48
}
 8005f2a:	4770      	bx	lr

08005f2c <HAL_QSPI_Init>:
{
 8005f2c:	b570      	push	{r4, r5, r6, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8005f32:	f7fd f823 	bl	8002f7c <HAL_GetTick>
  if(hqspi == NULL)
 8005f36:	2c00      	cmp	r4, #0
 8005f38:	d04c      	beq.n	8005fd4 <HAL_QSPI_Init+0xa8>
 8005f3a:	4606      	mov	r6, r0
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8005f3c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d03c      	beq.n	8005fbe <HAL_QSPI_Init+0x92>
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8005f44:	6825      	ldr	r5, [r4, #0]
 8005f46:	682a      	ldr	r2, [r5, #0]
 8005f48:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8005f4c:	68a1      	ldr	r1, [r4, #8]
 8005f4e:	3901      	subs	r1, #1
 8005f50:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8005f54:	602a      	str	r2, [r5, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005f56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8005f58:	9300      	str	r3, [sp, #0]
 8005f5a:	4633      	mov	r3, r6
 8005f5c:	2200      	movs	r2, #0
 8005f5e:	2120      	movs	r1, #32
 8005f60:	4620      	mov	r0, r4
 8005f62:	f7ff ffb7 	bl	8005ed4 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8005f66:	bb28      	cbnz	r0, 8005fb4 <HAL_QSPI_Init+0x88>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8005f68:	6821      	ldr	r1, [r4, #0]
 8005f6a:	680b      	ldr	r3, [r1, #0]
 8005f6c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8005f70:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 8005f74:	6865      	ldr	r5, [r4, #4]
 8005f76:	68e2      	ldr	r2, [r4, #12]
 8005f78:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 8005f7c:	69e5      	ldr	r5, [r4, #28]
 8005f7e:	432a      	orrs	r2, r5
 8005f80:	6a25      	ldr	r5, [r4, #32]
 8005f82:	432a      	orrs	r2, r5
 8005f84:	4313      	orrs	r3, r2
 8005f86:	600b      	str	r3, [r1, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8005f88:	6821      	ldr	r1, [r4, #0]
 8005f8a:	684a      	ldr	r2, [r1, #4]
 8005f8c:	4b12      	ldr	r3, [pc, #72]	; (8005fd8 <HAL_QSPI_Init+0xac>)
 8005f8e:	4013      	ands	r3, r2
 8005f90:	6925      	ldr	r5, [r4, #16]
 8005f92:	6962      	ldr	r2, [r4, #20]
 8005f94:	ea42 4205 	orr.w	r2, r2, r5, lsl #16
 8005f98:	69a5      	ldr	r5, [r4, #24]
 8005f9a:	432a      	orrs	r2, r5
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	604b      	str	r3, [r1, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8005fa0:	6822      	ldr	r2, [r4, #0]
 8005fa2:	6813      	ldr	r3, [r2, #0]
 8005fa4:	f043 0301 	orr.w	r3, r3, #1
 8005fa8:	6013      	str	r3, [r2, #0]
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8005faa:	2300      	movs	r3, #0
 8005fac:	6463      	str	r3, [r4, #68]	; 0x44
    hqspi->State = HAL_QSPI_STATE_READY;
 8005fae:	2301      	movs	r3, #1
 8005fb0:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UNLOCK(hqspi);
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8005fba:	b002      	add	sp, #8
 8005fbc:	bd70      	pop	{r4, r5, r6, pc}
    hqspi->Lock = HAL_UNLOCKED;
 8005fbe:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    HAL_QSPI_MspInit(hqspi);
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	f7fc f822 	bl	800200c <HAL_QSPI_MspInit>
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8005fc8:	f241 3188 	movw	r1, #5000	; 0x1388
 8005fcc:	4620      	mov	r0, r4
 8005fce:	f7ff ffab 	bl	8005f28 <HAL_QSPI_SetTimeout>
 8005fd2:	e7b7      	b.n	8005f44 <HAL_QSPI_Init+0x18>
    return HAL_ERROR;
 8005fd4:	2001      	movs	r0, #1
 8005fd6:	e7f0      	b.n	8005fba <HAL_QSPI_Init+0x8e>
 8005fd8:	ffe0f8fe 	.word	0xffe0f8fe

08005fdc <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005fdc:	4b12      	ldr	r3, [pc, #72]	; (8006028 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005fde:	68da      	ldr	r2, [r3, #12]
 8005fe0:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005fe4:	68d8      	ldr	r0, [r3, #12]
 8005fe6:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8005fea:	1c43      	adds	r3, r0, #1

  switch (pllsource)
 8005fec:	2a03      	cmp	r2, #3
 8005fee:	d011      	beq.n	8006014 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ff0:	480e      	ldr	r0, [pc, #56]	; (800602c <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8005ff2:	fbb0 f0f3 	udiv	r0, r0, r3
 8005ff6:	4b0c      	ldr	r3, [pc, #48]	; (8006028 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8005ffe:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006002:	4b09      	ldr	r3, [pc, #36]	; (8006028 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8006004:	68db      	ldr	r3, [r3, #12]
 8006006:	f3c3 6341 	ubfx	r3, r3, #25, #2
 800600a:	3301      	adds	r3, #1
 800600c:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 800600e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006012:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006014:	4806      	ldr	r0, [pc, #24]	; (8006030 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8006016:	fbb0 f0f3 	udiv	r0, r0, r3
 800601a:	4b03      	ldr	r3, [pc, #12]	; (8006028 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800601c:	68db      	ldr	r3, [r3, #12]
 800601e:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8006022:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8006026:	e7ec      	b.n	8006002 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8006028:	40021000 	.word	0x40021000
 800602c:	00f42400 	.word	0x00f42400
 8006030:	007a1200 	.word	0x007a1200

08006034 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8006034:	2800      	cmp	r0, #0
 8006036:	f000 8254 	beq.w	80064e2 <HAL_RCC_OscConfig+0x4ae>
{
 800603a:	b570      	push	{r4, r5, r6, lr}
 800603c:	b082      	sub	sp, #8
 800603e:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006040:	6803      	ldr	r3, [r0, #0]
 8006042:	f013 0f01 	tst.w	r3, #1
 8006046:	d037      	beq.n	80060b8 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006048:	4aa4      	ldr	r2, [pc, #656]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 800604a:	6893      	ldr	r3, [r2, #8]
 800604c:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006050:	68d2      	ldr	r2, [r2, #12]
 8006052:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8006056:	2b0c      	cmp	r3, #12
 8006058:	d023      	beq.n	80060a2 <HAL_RCC_OscConfig+0x6e>
 800605a:	2b08      	cmp	r3, #8
 800605c:	d023      	beq.n	80060a6 <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800605e:	6863      	ldr	r3, [r4, #4]
 8006060:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006064:	d04e      	beq.n	8006104 <HAL_RCC_OscConfig+0xd0>
 8006066:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800606a:	d051      	beq.n	8006110 <HAL_RCC_OscConfig+0xdc>
 800606c:	4b9b      	ldr	r3, [pc, #620]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006074:	601a      	str	r2, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800607c:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800607e:	6863      	ldr	r3, [r4, #4]
 8006080:	2b00      	cmp	r3, #0
 8006082:	d052      	beq.n	800612a <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8006084:	f7fc ff7a 	bl	8002f7c <HAL_GetTick>
 8006088:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800608a:	4b94      	ldr	r3, [pc, #592]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006092:	d111      	bne.n	80060b8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006094:	f7fc ff72 	bl	8002f7c <HAL_GetTick>
 8006098:	1b40      	subs	r0, r0, r5
 800609a:	2864      	cmp	r0, #100	; 0x64
 800609c:	d9f5      	bls.n	800608a <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 800609e:	2003      	movs	r0, #3
 80060a0:	e228      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80060a2:	2a03      	cmp	r2, #3
 80060a4:	d1d9      	bne.n	800605a <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80060a6:	4b8d      	ldr	r3, [pc, #564]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80060ae:	d003      	beq.n	80060b8 <HAL_RCC_OscConfig+0x84>
 80060b0:	6863      	ldr	r3, [r4, #4]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	f000 8217 	beq.w	80064e6 <HAL_RCC_OscConfig+0x4b2>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	f013 0f02 	tst.w	r3, #2
 80060be:	d05d      	beq.n	800617c <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80060c0:	4a86      	ldr	r2, [pc, #536]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 80060c2:	6893      	ldr	r3, [r2, #8]
 80060c4:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80060c8:	68d2      	ldr	r2, [r2, #12]
 80060ca:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80060ce:	2b0c      	cmp	r3, #12
 80060d0:	d03a      	beq.n	8006148 <HAL_RCC_OscConfig+0x114>
 80060d2:	2b04      	cmp	r3, #4
 80060d4:	d03a      	beq.n	800614c <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80060d6:	68e3      	ldr	r3, [r4, #12]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d075      	beq.n	80061c8 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 80060dc:	4a7f      	ldr	r2, [pc, #508]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 80060de:	6813      	ldr	r3, [r2, #0]
 80060e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060e4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80060e6:	f7fc ff49 	bl	8002f7c <HAL_GetTick>
 80060ea:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060ec:	4b7b      	ldr	r3, [pc, #492]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80060f4:	d15f      	bne.n	80061b6 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060f6:	f7fc ff41 	bl	8002f7c <HAL_GetTick>
 80060fa:	1b40      	subs	r0, r0, r5
 80060fc:	2802      	cmp	r0, #2
 80060fe:	d9f5      	bls.n	80060ec <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8006100:	2003      	movs	r0, #3
 8006102:	e1f7      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006104:	4a75      	ldr	r2, [pc, #468]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 8006106:	6813      	ldr	r3, [r2, #0]
 8006108:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800610c:	6013      	str	r3, [r2, #0]
 800610e:	e7b6      	b.n	800607e <HAL_RCC_OscConfig+0x4a>
 8006110:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006114:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	681a      	ldr	r2, [r3, #0]
 8006122:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006126:	601a      	str	r2, [r3, #0]
 8006128:	e7a9      	b.n	800607e <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 800612a:	f7fc ff27 	bl	8002f7c <HAL_GetTick>
 800612e:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006130:	4b6a      	ldr	r3, [pc, #424]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8006138:	d0be      	beq.n	80060b8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800613a:	f7fc ff1f 	bl	8002f7c <HAL_GetTick>
 800613e:	1b40      	subs	r0, r0, r5
 8006140:	2864      	cmp	r0, #100	; 0x64
 8006142:	d9f5      	bls.n	8006130 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8006144:	2003      	movs	r0, #3
 8006146:	e1d5      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006148:	2a02      	cmp	r2, #2
 800614a:	d1c2      	bne.n	80060d2 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800614c:	4b63      	ldr	r3, [pc, #396]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006154:	d003      	beq.n	800615e <HAL_RCC_OscConfig+0x12a>
 8006156:	68e3      	ldr	r3, [r4, #12]
 8006158:	2b00      	cmp	r3, #0
 800615a:	f000 81c6 	beq.w	80064ea <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800615e:	4a5f      	ldr	r2, [pc, #380]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 8006160:	6853      	ldr	r3, [r2, #4]
 8006162:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006166:	6921      	ldr	r1, [r4, #16]
 8006168:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800616c:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800616e:	4b5c      	ldr	r3, [pc, #368]	; (80062e0 <HAL_RCC_OscConfig+0x2ac>)
 8006170:	6818      	ldr	r0, [r3, #0]
 8006172:	f7fc febf 	bl	8002ef4 <HAL_InitTick>
 8006176:	2800      	cmp	r0, #0
 8006178:	f040 81b9 	bne.w	80064ee <HAL_RCC_OscConfig+0x4ba>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800617c:	6823      	ldr	r3, [r4, #0]
 800617e:	f013 0f08 	tst.w	r3, #8
 8006182:	d04c      	beq.n	800621e <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006184:	6963      	ldr	r3, [r4, #20]
 8006186:	b39b      	cbz	r3, 80061f0 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 8006188:	4a54      	ldr	r2, [pc, #336]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 800618a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800618e:	f043 0301 	orr.w	r3, r3, #1
 8006192:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8006196:	f7fc fef1 	bl	8002f7c <HAL_GetTick>
 800619a:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800619c:	4b4f      	ldr	r3, [pc, #316]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 800619e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80061a2:	f013 0f02 	tst.w	r3, #2
 80061a6:	d13a      	bne.n	800621e <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061a8:	f7fc fee8 	bl	8002f7c <HAL_GetTick>
 80061ac:	1b40      	subs	r0, r0, r5
 80061ae:	2802      	cmp	r0, #2
 80061b0:	d9f4      	bls.n	800619c <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 80061b2:	2003      	movs	r0, #3
 80061b4:	e19e      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061b6:	4a49      	ldr	r2, [pc, #292]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 80061b8:	6853      	ldr	r3, [r2, #4]
 80061ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80061be:	6921      	ldr	r1, [r4, #16]
 80061c0:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80061c4:	6053      	str	r3, [r2, #4]
 80061c6:	e7d9      	b.n	800617c <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 80061c8:	4a44      	ldr	r2, [pc, #272]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 80061ca:	6813      	ldr	r3, [r2, #0]
 80061cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80061d0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80061d2:	f7fc fed3 	bl	8002f7c <HAL_GetTick>
 80061d6:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80061d8:	4b40      	ldr	r3, [pc, #256]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80061e0:	d0cc      	beq.n	800617c <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80061e2:	f7fc fecb 	bl	8002f7c <HAL_GetTick>
 80061e6:	1b40      	subs	r0, r0, r5
 80061e8:	2802      	cmp	r0, #2
 80061ea:	d9f5      	bls.n	80061d8 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 80061ec:	2003      	movs	r0, #3
 80061ee:	e181      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_LSI_DISABLE();
 80061f0:	4a3a      	ldr	r2, [pc, #232]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 80061f2:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80061f6:	f023 0301 	bic.w	r3, r3, #1
 80061fa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 80061fe:	f7fc febd 	bl	8002f7c <HAL_GetTick>
 8006202:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006204:	4b35      	ldr	r3, [pc, #212]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 8006206:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800620a:	f013 0f02 	tst.w	r3, #2
 800620e:	d006      	beq.n	800621e <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006210:	f7fc feb4 	bl	8002f7c <HAL_GetTick>
 8006214:	1b40      	subs	r0, r0, r5
 8006216:	2802      	cmp	r0, #2
 8006218:	d9f4      	bls.n	8006204 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 800621a:	2003      	movs	r0, #3
 800621c:	e16a      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800621e:	6823      	ldr	r3, [r4, #0]
 8006220:	f013 0f04 	tst.w	r3, #4
 8006224:	f000 8081 	beq.w	800632a <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006228:	4b2c      	ldr	r3, [pc, #176]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 800622a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800622c:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8006230:	d136      	bne.n	80062a0 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8006232:	4b2a      	ldr	r3, [pc, #168]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 8006234:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006236:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800623a:	659a      	str	r2, [r3, #88]	; 0x58
 800623c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800623e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006242:	9301      	str	r3, [sp, #4]
 8006244:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8006246:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006248:	4b26      	ldr	r3, [pc, #152]	; (80062e4 <HAL_RCC_OscConfig+0x2b0>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006250:	d028      	beq.n	80062a4 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006252:	68a3      	ldr	r3, [r4, #8]
 8006254:	2b01      	cmp	r3, #1
 8006256:	d039      	beq.n	80062cc <HAL_RCC_OscConfig+0x298>
 8006258:	2b05      	cmp	r3, #5
 800625a:	d045      	beq.n	80062e8 <HAL_RCC_OscConfig+0x2b4>
 800625c:	4b1f      	ldr	r3, [pc, #124]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 800625e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006262:	f022 0201 	bic.w	r2, r2, #1
 8006266:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 800626a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800626e:	f022 0204 	bic.w	r2, r2, #4
 8006272:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006276:	68a3      	ldr	r3, [r4, #8]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d043      	beq.n	8006304 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 800627c:	f7fc fe7e 	bl	8002f7c <HAL_GetTick>
 8006280:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006282:	4b16      	ldr	r3, [pc, #88]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 8006284:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006288:	f013 0f02 	tst.w	r3, #2
 800628c:	d14c      	bne.n	8006328 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800628e:	f7fc fe75 	bl	8002f7c <HAL_GetTick>
 8006292:	1b80      	subs	r0, r0, r6
 8006294:	f241 3388 	movw	r3, #5000	; 0x1388
 8006298:	4298      	cmp	r0, r3
 800629a:	d9f2      	bls.n	8006282 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 800629c:	2003      	movs	r0, #3
 800629e:	e129      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
    FlagStatus       pwrclkchanged = RESET;
 80062a0:	2500      	movs	r5, #0
 80062a2:	e7d1      	b.n	8006248 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80062a4:	4a0f      	ldr	r2, [pc, #60]	; (80062e4 <HAL_RCC_OscConfig+0x2b0>)
 80062a6:	6813      	ldr	r3, [r2, #0]
 80062a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062ac:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80062ae:	f7fc fe65 	bl	8002f7c <HAL_GetTick>
 80062b2:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80062b4:	4b0b      	ldr	r3, [pc, #44]	; (80062e4 <HAL_RCC_OscConfig+0x2b0>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80062bc:	d1c9      	bne.n	8006252 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062be:	f7fc fe5d 	bl	8002f7c <HAL_GetTick>
 80062c2:	1b80      	subs	r0, r0, r6
 80062c4:	2802      	cmp	r0, #2
 80062c6:	d9f5      	bls.n	80062b4 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 80062c8:	2003      	movs	r0, #3
 80062ca:	e113      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80062cc:	4a03      	ldr	r2, [pc, #12]	; (80062dc <HAL_RCC_OscConfig+0x2a8>)
 80062ce:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80062d2:	f043 0301 	orr.w	r3, r3, #1
 80062d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80062da:	e7cc      	b.n	8006276 <HAL_RCC_OscConfig+0x242>
 80062dc:	40021000 	.word	0x40021000
 80062e0:	20000008 	.word	0x20000008
 80062e4:	40007000 	.word	0x40007000
 80062e8:	4b8a      	ldr	r3, [pc, #552]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 80062ea:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80062ee:	f042 0204 	orr.w	r2, r2, #4
 80062f2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80062f6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80062fa:	f042 0201 	orr.w	r2, r2, #1
 80062fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8006302:	e7b8      	b.n	8006276 <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8006304:	f7fc fe3a 	bl	8002f7c <HAL_GetTick>
 8006308:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800630a:	4b82      	ldr	r3, [pc, #520]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 800630c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006310:	f013 0f02 	tst.w	r3, #2
 8006314:	d008      	beq.n	8006328 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006316:	f7fc fe31 	bl	8002f7c <HAL_GetTick>
 800631a:	1b80      	subs	r0, r0, r6
 800631c:	f241 3388 	movw	r3, #5000	; 0x1388
 8006320:	4298      	cmp	r0, r3
 8006322:	d9f2      	bls.n	800630a <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 8006324:	2003      	movs	r0, #3
 8006326:	e0e5      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
    if (pwrclkchanged == SET)
 8006328:	b9e5      	cbnz	r5, 8006364 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800632a:	6823      	ldr	r3, [r4, #0]
 800632c:	f013 0f20 	tst.w	r3, #32
 8006330:	d035      	beq.n	800639e <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006332:	69a3      	ldr	r3, [r4, #24]
 8006334:	b1e3      	cbz	r3, 8006370 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8006336:	4a77      	ldr	r2, [pc, #476]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 8006338:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 800633c:	f043 0301 	orr.w	r3, r3, #1
 8006340:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8006344:	f7fc fe1a 	bl	8002f7c <HAL_GetTick>
 8006348:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800634a:	4b72      	ldr	r3, [pc, #456]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 800634c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006350:	f013 0f02 	tst.w	r3, #2
 8006354:	d123      	bne.n	800639e <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006356:	f7fc fe11 	bl	8002f7c <HAL_GetTick>
 800635a:	1b40      	subs	r0, r0, r5
 800635c:	2802      	cmp	r0, #2
 800635e:	d9f4      	bls.n	800634a <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8006360:	2003      	movs	r0, #3
 8006362:	e0c7      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
      __HAL_RCC_PWR_CLK_DISABLE();
 8006364:	4a6b      	ldr	r2, [pc, #428]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 8006366:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8006368:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800636c:	6593      	str	r3, [r2, #88]	; 0x58
 800636e:	e7dc      	b.n	800632a <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8006370:	4a68      	ldr	r2, [pc, #416]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 8006372:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8006376:	f023 0301 	bic.w	r3, r3, #1
 800637a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 800637e:	f7fc fdfd 	bl	8002f7c <HAL_GetTick>
 8006382:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006384:	4b63      	ldr	r3, [pc, #396]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 8006386:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800638a:	f013 0f02 	tst.w	r3, #2
 800638e:	d006      	beq.n	800639e <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006390:	f7fc fdf4 	bl	8002f7c <HAL_GetTick>
 8006394:	1b40      	subs	r0, r0, r5
 8006396:	2802      	cmp	r0, #2
 8006398:	d9f4      	bls.n	8006384 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 800639a:	2003      	movs	r0, #3
 800639c:	e0aa      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800639e:	69e3      	ldr	r3, [r4, #28]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 80a6 	beq.w	80064f2 <HAL_RCC_OscConfig+0x4be>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80063a6:	4a5b      	ldr	r2, [pc, #364]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 80063a8:	6892      	ldr	r2, [r2, #8]
 80063aa:	f002 020c 	and.w	r2, r2, #12
 80063ae:	2a0c      	cmp	r2, #12
 80063b0:	d069      	beq.n	8006486 <HAL_RCC_OscConfig+0x452>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d01d      	beq.n	80063f2 <HAL_RCC_OscConfig+0x3be>
        __HAL_RCC_PLL_DISABLE();
 80063b6:	4b57      	ldr	r3, [pc, #348]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80063be:	601a      	str	r2, [r3, #0]
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80063c0:	68da      	ldr	r2, [r3, #12]
 80063c2:	f022 0203 	bic.w	r2, r2, #3
 80063c6:	60da      	str	r2, [r3, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80063c8:	68da      	ldr	r2, [r3, #12]
 80063ca:	f022 7288 	bic.w	r2, r2, #17825792	; 0x1100000
 80063ce:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80063d2:	60da      	str	r2, [r3, #12]
        tickstart = HAL_GetTick();
 80063d4:	f7fc fdd2 	bl	8002f7c <HAL_GetTick>
 80063d8:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063da:	4b4e      	ldr	r3, [pc, #312]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80063e2:	d04e      	beq.n	8006482 <HAL_RCC_OscConfig+0x44e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063e4:	f7fc fdca 	bl	8002f7c <HAL_GetTick>
 80063e8:	1b00      	subs	r0, r0, r4
 80063ea:	2802      	cmp	r0, #2
 80063ec:	d9f5      	bls.n	80063da <HAL_RCC_OscConfig+0x3a6>
            return HAL_TIMEOUT;
 80063ee:	2003      	movs	r0, #3
 80063f0:	e080      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_DISABLE();
 80063f2:	4a48      	ldr	r2, [pc, #288]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 80063f4:	6813      	ldr	r3, [r2, #0]
 80063f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80063fa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80063fc:	f7fc fdbe 	bl	8002f7c <HAL_GetTick>
 8006400:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006402:	4b44      	ldr	r3, [pc, #272]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800640a:	d006      	beq.n	800641a <HAL_RCC_OscConfig+0x3e6>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800640c:	f7fc fdb6 	bl	8002f7c <HAL_GetTick>
 8006410:	1b40      	subs	r0, r0, r5
 8006412:	2802      	cmp	r0, #2
 8006414:	d9f5      	bls.n	8006402 <HAL_RCC_OscConfig+0x3ce>
            return HAL_TIMEOUT;
 8006416:	2003      	movs	r0, #3
 8006418:	e06c      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800641a:	4a3e      	ldr	r2, [pc, #248]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 800641c:	68d3      	ldr	r3, [r2, #12]
 800641e:	493e      	ldr	r1, [pc, #248]	; (8006518 <HAL_RCC_OscConfig+0x4e4>)
 8006420:	4019      	ands	r1, r3
 8006422:	6a23      	ldr	r3, [r4, #32]
 8006424:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006426:	3801      	subs	r0, #1
 8006428:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800642c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800642e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8006432:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8006434:	0840      	lsrs	r0, r0, #1
 8006436:	3801      	subs	r0, #1
 8006438:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 800643c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800643e:	0840      	lsrs	r0, r0, #1
 8006440:	3801      	subs	r0, #1
 8006442:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8006446:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8006448:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 800644c:	430b      	orrs	r3, r1
 800644e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8006450:	6813      	ldr	r3, [r2, #0]
 8006452:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006456:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006458:	68d3      	ldr	r3, [r2, #12]
 800645a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800645e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8006460:	f7fc fd8c 	bl	8002f7c <HAL_GetTick>
 8006464:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006466:	4b2b      	ldr	r3, [pc, #172]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800646e:	d106      	bne.n	800647e <HAL_RCC_OscConfig+0x44a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006470:	f7fc fd84 	bl	8002f7c <HAL_GetTick>
 8006474:	1b00      	subs	r0, r0, r4
 8006476:	2802      	cmp	r0, #2
 8006478:	d9f5      	bls.n	8006466 <HAL_RCC_OscConfig+0x432>
            return HAL_TIMEOUT;
 800647a:	2003      	movs	r0, #3
 800647c:	e03a      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 800647e:	2000      	movs	r0, #0
 8006480:	e038      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
 8006482:	2000      	movs	r0, #0
 8006484:	e036      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006486:	2b01      	cmp	r3, #1
 8006488:	d036      	beq.n	80064f8 <HAL_RCC_OscConfig+0x4c4>
      temp_pllckcfg = RCC->PLLCFGR;
 800648a:	4b22      	ldr	r3, [pc, #136]	; (8006514 <HAL_RCC_OscConfig+0x4e0>)
 800648c:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800648e:	f003 0103 	and.w	r1, r3, #3
 8006492:	6a22      	ldr	r2, [r4, #32]
 8006494:	4291      	cmp	r1, r2
 8006496:	d131      	bne.n	80064fc <HAL_RCC_OscConfig+0x4c8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006498:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800649c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800649e:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064a0:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80064a4:	d12c      	bne.n	8006500 <HAL_RCC_OscConfig+0x4cc>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80064a6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80064aa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80064ac:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80064b0:	d128      	bne.n	8006504 <HAL_RCC_OscConfig+0x4d0>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80064b2:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80064b6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80064b8:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80064bc:	d124      	bne.n	8006508 <HAL_RCC_OscConfig+0x4d4>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80064be:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80064c2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80064c4:	0852      	lsrs	r2, r2, #1
 80064c6:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80064c8:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80064cc:	d11e      	bne.n	800650c <HAL_RCC_OscConfig+0x4d8>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80064ce:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80064d2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80064d4:	0852      	lsrs	r2, r2, #1
 80064d6:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80064d8:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80064dc:	d118      	bne.n	8006510 <HAL_RCC_OscConfig+0x4dc>
  return HAL_OK;
 80064de:	2000      	movs	r0, #0
 80064e0:	e008      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
    return HAL_ERROR;
 80064e2:	2001      	movs	r0, #1
}
 80064e4:	4770      	bx	lr
        return HAL_ERROR;
 80064e6:	2001      	movs	r0, #1
 80064e8:	e004      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 80064ea:	2001      	movs	r0, #1
 80064ec:	e002      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
          return HAL_ERROR;
 80064ee:	2001      	movs	r0, #1
 80064f0:	e000      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
  return HAL_OK;
 80064f2:	2000      	movs	r0, #0
}
 80064f4:	b002      	add	sp, #8
 80064f6:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80064f8:	2001      	movs	r0, #1
 80064fa:	e7fb      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
        return HAL_ERROR;
 80064fc:	2001      	movs	r0, #1
 80064fe:	e7f9      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
 8006500:	2001      	movs	r0, #1
 8006502:	e7f7      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
 8006504:	2001      	movs	r0, #1
 8006506:	e7f5      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
 8006508:	2001      	movs	r0, #1
 800650a:	e7f3      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
 800650c:	2001      	movs	r0, #1
 800650e:	e7f1      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
 8006510:	2001      	movs	r0, #1
 8006512:	e7ef      	b.n	80064f4 <HAL_RCC_OscConfig+0x4c0>
 8006514:	40021000 	.word	0x40021000
 8006518:	019f800c 	.word	0x019f800c

0800651c <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800651c:	4b1e      	ldr	r3, [pc, #120]	; (8006598 <HAL_RCC_GetSysClockFreq+0x7c>)
 800651e:	689b      	ldr	r3, [r3, #8]
 8006520:	f003 030c 	and.w	r3, r3, #12
 8006524:	2b04      	cmp	r3, #4
 8006526:	d033      	beq.n	8006590 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006528:	4b1b      	ldr	r3, [pc, #108]	; (8006598 <HAL_RCC_GetSysClockFreq+0x7c>)
 800652a:	689b      	ldr	r3, [r3, #8]
 800652c:	f003 030c 	and.w	r3, r3, #12
 8006530:	2b08      	cmp	r3, #8
 8006532:	d02f      	beq.n	8006594 <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006534:	4b18      	ldr	r3, [pc, #96]	; (8006598 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f003 030c 	and.w	r3, r3, #12
 800653c:	2b0c      	cmp	r3, #12
 800653e:	d001      	beq.n	8006544 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8006540:	2000      	movs	r0, #0
}
 8006542:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006544:	4b14      	ldr	r3, [pc, #80]	; (8006598 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006546:	68da      	ldr	r2, [r3, #12]
 8006548:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800654c:	68d8      	ldr	r0, [r3, #12]
 800654e:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8006552:	1c43      	adds	r3, r0, #1
    switch (pllsource)
 8006554:	2a03      	cmp	r2, #3
 8006556:	d011      	beq.n	800657c <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006558:	4810      	ldr	r0, [pc, #64]	; (800659c <HAL_RCC_GetSysClockFreq+0x80>)
 800655a:	fbb0 f0f3 	udiv	r0, r0, r3
 800655e:	4b0e      	ldr	r3, [pc, #56]	; (8006598 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006560:	68db      	ldr	r3, [r3, #12]
 8006562:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8006566:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800656a:	4b0b      	ldr	r3, [pc, #44]	; (8006598 <HAL_RCC_GetSysClockFreq+0x7c>)
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8006572:	3301      	adds	r3, #1
 8006574:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8006576:	fbb0 f0f3 	udiv	r0, r0, r3
 800657a:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800657c:	4808      	ldr	r0, [pc, #32]	; (80065a0 <HAL_RCC_GetSysClockFreq+0x84>)
 800657e:	fbb0 f0f3 	udiv	r0, r0, r3
 8006582:	4b05      	ldr	r3, [pc, #20]	; (8006598 <HAL_RCC_GetSysClockFreq+0x7c>)
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800658a:	fb03 f000 	mul.w	r0, r3, r0
      break;
 800658e:	e7ec      	b.n	800656a <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 8006590:	4802      	ldr	r0, [pc, #8]	; (800659c <HAL_RCC_GetSysClockFreq+0x80>)
 8006592:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 8006594:	4802      	ldr	r0, [pc, #8]	; (80065a0 <HAL_RCC_GetSysClockFreq+0x84>)
 8006596:	4770      	bx	lr
 8006598:	40021000 	.word	0x40021000
 800659c:	00f42400 	.word	0x00f42400
 80065a0:	007a1200 	.word	0x007a1200

080065a4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80065a4:	2800      	cmp	r0, #0
 80065a6:	f000 80e6 	beq.w	8006776 <HAL_RCC_ClockConfig+0x1d2>
{
 80065aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ac:	460c      	mov	r4, r1
 80065ae:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80065b0:	4b74      	ldr	r3, [pc, #464]	; (8006784 <HAL_RCC_ClockConfig+0x1e0>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 030f 	and.w	r3, r3, #15
 80065b8:	428b      	cmp	r3, r1
 80065ba:	d20b      	bcs.n	80065d4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80065bc:	4a71      	ldr	r2, [pc, #452]	; (8006784 <HAL_RCC_ClockConfig+0x1e0>)
 80065be:	6813      	ldr	r3, [r2, #0]
 80065c0:	f023 030f 	bic.w	r3, r3, #15
 80065c4:	430b      	orrs	r3, r1
 80065c6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80065c8:	6813      	ldr	r3, [r2, #0]
 80065ca:	f003 030f 	and.w	r3, r3, #15
 80065ce:	428b      	cmp	r3, r1
 80065d0:	f040 80d3 	bne.w	800677a <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80065d4:	682e      	ldr	r6, [r5, #0]
 80065d6:	f016 0601 	ands.w	r6, r6, #1
 80065da:	d05f      	beq.n	800669c <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80065dc:	686b      	ldr	r3, [r5, #4]
 80065de:	2b03      	cmp	r3, #3
 80065e0:	d02f      	beq.n	8006642 <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d04d      	beq.n	8006682 <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065e6:	4b68      	ldr	r3, [pc, #416]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80065ee:	f000 80c6 	beq.w	800677e <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80065f2:	f7ff ff93 	bl	800651c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80065f6:	4b65      	ldr	r3, [pc, #404]	; (800678c <HAL_RCC_ClockConfig+0x1e8>)
 80065f8:	4298      	cmp	r0, r3
 80065fa:	d94d      	bls.n	8006698 <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80065fc:	4a62      	ldr	r2, [pc, #392]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 80065fe:	6893      	ldr	r3, [r2, #8]
 8006600:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006604:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006608:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800660a:	2680      	movs	r6, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800660c:	4a5e      	ldr	r2, [pc, #376]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 800660e:	6893      	ldr	r3, [r2, #8]
 8006610:	f023 0303 	bic.w	r3, r3, #3
 8006614:	6869      	ldr	r1, [r5, #4]
 8006616:	430b      	orrs	r3, r1
 8006618:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800661a:	f7fc fcaf 	bl	8002f7c <HAL_GetTick>
 800661e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006620:	4b59      	ldr	r3, [pc, #356]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	f003 030c 	and.w	r3, r3, #12
 8006628:	686a      	ldr	r2, [r5, #4]
 800662a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800662e:	d035      	beq.n	800669c <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006630:	f7fc fca4 	bl	8002f7c <HAL_GetTick>
 8006634:	1bc0      	subs	r0, r0, r7
 8006636:	f241 3388 	movw	r3, #5000	; 0x1388
 800663a:	4298      	cmp	r0, r3
 800663c:	d9f0      	bls.n	8006620 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 800663e:	2003      	movs	r0, #3
 8006640:	e078      	b.n	8006734 <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006642:	4b51      	ldr	r3, [pc, #324]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800664a:	d101      	bne.n	8006650 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 800664c:	2001      	movs	r0, #1
 800664e:	e071      	b.n	8006734 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006650:	f7ff fcc4 	bl	8005fdc <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 8006654:	4b4d      	ldr	r3, [pc, #308]	; (800678c <HAL_RCC_ClockConfig+0x1e8>)
 8006656:	4298      	cmp	r0, r3
 8006658:	d91a      	bls.n	8006690 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800665a:	4b4b      	ldr	r3, [pc, #300]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 800665c:	689b      	ldr	r3, [r3, #8]
 800665e:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8006662:	d005      	beq.n	8006670 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006664:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006666:	f016 0602 	ands.w	r6, r6, #2
 800666a:	d0cf      	beq.n	800660c <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800666c:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800666e:	b98b      	cbnz	r3, 8006694 <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006670:	4a45      	ldr	r2, [pc, #276]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 8006672:	6893      	ldr	r3, [r2, #8]
 8006674:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800667c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800667e:	2680      	movs	r6, #128	; 0x80
 8006680:	e7c4      	b.n	800660c <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006682:	4b41      	ldr	r3, [pc, #260]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800668a:	d1b2      	bne.n	80065f2 <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 800668c:	2001      	movs	r0, #1
 800668e:	e051      	b.n	8006734 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006690:	2600      	movs	r6, #0
 8006692:	e7bb      	b.n	800660c <HAL_RCC_ClockConfig+0x68>
 8006694:	2600      	movs	r6, #0
 8006696:	e7b9      	b.n	800660c <HAL_RCC_ClockConfig+0x68>
 8006698:	2600      	movs	r6, #0
 800669a:	e7b7      	b.n	800660c <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800669c:	682b      	ldr	r3, [r5, #0]
 800669e:	f013 0f02 	tst.w	r3, #2
 80066a2:	d048      	beq.n	8006736 <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066a4:	f013 0f04 	tst.w	r3, #4
 80066a8:	d004      	beq.n	80066b4 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066aa:	4a37      	ldr	r2, [pc, #220]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 80066ac:	6893      	ldr	r3, [r2, #8]
 80066ae:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80066b2:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066b4:	682b      	ldr	r3, [r5, #0]
 80066b6:	f013 0f08 	tst.w	r3, #8
 80066ba:	d006      	beq.n	80066ca <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80066bc:	4a32      	ldr	r2, [pc, #200]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 80066be:	6893      	ldr	r3, [r2, #8]
 80066c0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80066c4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80066c8:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066ca:	4a2f      	ldr	r2, [pc, #188]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 80066cc:	6893      	ldr	r3, [r2, #8]
 80066ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066d2:	68a9      	ldr	r1, [r5, #8]
 80066d4:	430b      	orrs	r3, r1
 80066d6:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066d8:	4b2a      	ldr	r3, [pc, #168]	; (8006784 <HAL_RCC_ClockConfig+0x1e0>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f003 030f 	and.w	r3, r3, #15
 80066e0:	42a3      	cmp	r3, r4
 80066e2:	d830      	bhi.n	8006746 <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80066e4:	682b      	ldr	r3, [r5, #0]
 80066e6:	f013 0f04 	tst.w	r3, #4
 80066ea:	d006      	beq.n	80066fa <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80066ec:	4a26      	ldr	r2, [pc, #152]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 80066ee:	6893      	ldr	r3, [r2, #8]
 80066f0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80066f4:	68e9      	ldr	r1, [r5, #12]
 80066f6:	430b      	orrs	r3, r1
 80066f8:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066fa:	682b      	ldr	r3, [r5, #0]
 80066fc:	f013 0f08 	tst.w	r3, #8
 8006700:	d007      	beq.n	8006712 <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006702:	4a21      	ldr	r2, [pc, #132]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 8006704:	6893      	ldr	r3, [r2, #8]
 8006706:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800670a:	6929      	ldr	r1, [r5, #16]
 800670c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8006710:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006712:	f7ff ff03 	bl	800651c <HAL_RCC_GetSysClockFreq>
 8006716:	4b1c      	ldr	r3, [pc, #112]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 8006718:	689b      	ldr	r3, [r3, #8]
 800671a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800671e:	4a1c      	ldr	r2, [pc, #112]	; (8006790 <HAL_RCC_ClockConfig+0x1ec>)
 8006720:	5cd3      	ldrb	r3, [r2, r3]
 8006722:	f003 031f 	and.w	r3, r3, #31
 8006726:	40d8      	lsrs	r0, r3
 8006728:	4b1a      	ldr	r3, [pc, #104]	; (8006794 <HAL_RCC_ClockConfig+0x1f0>)
 800672a:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 800672c:	4b1a      	ldr	r3, [pc, #104]	; (8006798 <HAL_RCC_ClockConfig+0x1f4>)
 800672e:	6818      	ldr	r0, [r3, #0]
 8006730:	f7fc fbe0 	bl	8002ef4 <HAL_InitTick>
}
 8006734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 8006736:	2e80      	cmp	r6, #128	; 0x80
 8006738:	d1ce      	bne.n	80066d8 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800673a:	4a13      	ldr	r2, [pc, #76]	; (8006788 <HAL_RCC_ClockConfig+0x1e4>)
 800673c:	6893      	ldr	r3, [r2, #8]
 800673e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006742:	6093      	str	r3, [r2, #8]
 8006744:	e7c8      	b.n	80066d8 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006746:	4a0f      	ldr	r2, [pc, #60]	; (8006784 <HAL_RCC_ClockConfig+0x1e0>)
 8006748:	6813      	ldr	r3, [r2, #0]
 800674a:	f023 030f 	bic.w	r3, r3, #15
 800674e:	4323      	orrs	r3, r4
 8006750:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8006752:	f7fc fc13 	bl	8002f7c <HAL_GetTick>
 8006756:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006758:	4b0a      	ldr	r3, [pc, #40]	; (8006784 <HAL_RCC_ClockConfig+0x1e0>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 030f 	and.w	r3, r3, #15
 8006760:	42a3      	cmp	r3, r4
 8006762:	d0bf      	beq.n	80066e4 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006764:	f7fc fc0a 	bl	8002f7c <HAL_GetTick>
 8006768:	1b80      	subs	r0, r0, r6
 800676a:	f241 3388 	movw	r3, #5000	; 0x1388
 800676e:	4298      	cmp	r0, r3
 8006770:	d9f2      	bls.n	8006758 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 8006772:	2003      	movs	r0, #3
 8006774:	e7de      	b.n	8006734 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 8006776:	2001      	movs	r0, #1
}
 8006778:	4770      	bx	lr
      return HAL_ERROR;
 800677a:	2001      	movs	r0, #1
 800677c:	e7da      	b.n	8006734 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 800677e:	2001      	movs	r0, #1
 8006780:	e7d8      	b.n	8006734 <HAL_RCC_ClockConfig+0x190>
 8006782:	bf00      	nop
 8006784:	40022000 	.word	0x40022000
 8006788:	40021000 	.word	0x40021000
 800678c:	04c4b400 	.word	0x04c4b400
 8006790:	0800f354 	.word	0x0800f354
 8006794:	20000000 	.word	0x20000000
 8006798:	20000008 	.word	0x20000008

0800679c <HAL_RCC_GetHCLKFreq>:
}
 800679c:	4b01      	ldr	r3, [pc, #4]	; (80067a4 <HAL_RCC_GetHCLKFreq+0x8>)
 800679e:	6818      	ldr	r0, [r3, #0]
 80067a0:	4770      	bx	lr
 80067a2:	bf00      	nop
 80067a4:	20000000 	.word	0x20000000

080067a8 <HAL_RCC_GetPCLK1Freq>:
{
 80067a8:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80067aa:	f7ff fff7 	bl	800679c <HAL_RCC_GetHCLKFreq>
 80067ae:	4b05      	ldr	r3, [pc, #20]	; (80067c4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80067b6:	4a04      	ldr	r2, [pc, #16]	; (80067c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80067b8:	5cd3      	ldrb	r3, [r2, r3]
 80067ba:	f003 031f 	and.w	r3, r3, #31
}
 80067be:	40d8      	lsrs	r0, r3
 80067c0:	bd08      	pop	{r3, pc}
 80067c2:	bf00      	nop
 80067c4:	40021000 	.word	0x40021000
 80067c8:	0800f364 	.word	0x0800f364

080067cc <HAL_RCC_GetPCLK2Freq>:
{
 80067cc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80067ce:	f7ff ffe5 	bl	800679c <HAL_RCC_GetHCLKFreq>
 80067d2:	4b05      	ldr	r3, [pc, #20]	; (80067e8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80067da:	4a04      	ldr	r2, [pc, #16]	; (80067ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80067dc:	5cd3      	ldrb	r3, [r2, r3]
 80067de:	f003 031f 	and.w	r3, r3, #31
}
 80067e2:	40d8      	lsrs	r0, r3
 80067e4:	bd08      	pop	{r3, pc}
 80067e6:	bf00      	nop
 80067e8:	40021000 	.word	0x40021000
 80067ec:	0800f364 	.word	0x0800f364

080067f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80067f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067f2:	b083      	sub	sp, #12
 80067f4:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067f6:	6803      	ldr	r3, [r0, #0]
 80067f8:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80067fc:	d06e      	beq.n	80068dc <HAL_RCCEx_PeriphCLKConfig+0xec>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80067fe:	4b35      	ldr	r3, [pc, #212]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006800:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006802:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8006806:	d11e      	bne.n	8006846 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006808:	4b32      	ldr	r3, [pc, #200]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 800680a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800680c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006810:	659a      	str	r2, [r3, #88]	; 0x58
 8006812:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006814:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006818:	9301      	str	r3, [sp, #4]
 800681a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800681c:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800681e:	4a2e      	ldr	r2, [pc, #184]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006820:	6813      	ldr	r3, [r2, #0]
 8006822:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006826:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006828:	f7fc fba8 	bl	8002f7c <HAL_GetTick>
 800682c:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800682e:	4b2a      	ldr	r3, [pc, #168]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f413 7f80 	tst.w	r3, #256	; 0x100
 8006836:	d108      	bne.n	800684a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006838:	f7fc fba0 	bl	8002f7c <HAL_GetTick>
 800683c:	1b40      	subs	r0, r0, r5
 800683e:	2802      	cmp	r0, #2
 8006840:	d9f5      	bls.n	800682e <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8006842:	2503      	movs	r5, #3
 8006844:	e002      	b.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8006846:	2600      	movs	r6, #0
 8006848:	e7e9      	b.n	800681e <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800684a:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 800684c:	bb45      	cbnz	r5, 80068a0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800684e:	4b21      	ldr	r3, [pc, #132]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006854:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8006858:	d015      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x96>
 800685a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800685c:	429a      	cmp	r2, r3
 800685e:	d012      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006860:	4a1c      	ldr	r2, [pc, #112]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006862:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800686a:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800686e:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8006872:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006876:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800687a:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800687e:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006882:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006886:	f013 0f01 	tst.w	r3, #1
 800688a:	d110      	bne.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 800688c:	b945      	cbnz	r5, 80068a0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800688e:	4a11      	ldr	r2, [pc, #68]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8006890:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8006894:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006898:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800689a:	430b      	orrs	r3, r1
 800689c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068a0:	b1ee      	cbz	r6, 80068de <HAL_RCCEx_PeriphCLKConfig+0xee>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068a2:	4a0c      	ldr	r2, [pc, #48]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80068a4:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80068a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068aa:	6593      	str	r3, [r2, #88]	; 0x58
 80068ac:	e017      	b.n	80068de <HAL_RCCEx_PeriphCLKConfig+0xee>
        tickstart = HAL_GetTick();
 80068ae:	f7fc fb65 	bl	8002f7c <HAL_GetTick>
 80068b2:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068b4:	4b07      	ldr	r3, [pc, #28]	; (80068d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80068b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068ba:	f013 0f02 	tst.w	r3, #2
 80068be:	d1e5      	bne.n	800688c <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068c0:	f7fc fb5c 	bl	8002f7c <HAL_GetTick>
 80068c4:	1bc0      	subs	r0, r0, r7
 80068c6:	f241 3388 	movw	r3, #5000	; 0x1388
 80068ca:	4298      	cmp	r0, r3
 80068cc:	d9f2      	bls.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 80068ce:	2503      	movs	r5, #3
 80068d0:	e7dc      	b.n	800688c <HAL_RCCEx_PeriphCLKConfig+0x9c>
 80068d2:	bf00      	nop
 80068d4:	40021000 	.word	0x40021000
 80068d8:	40007000 	.word	0x40007000
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80068dc:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80068de:	6823      	ldr	r3, [r4, #0]
 80068e0:	f013 0f01 	tst.w	r3, #1
 80068e4:	d008      	beq.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80068e6:	4a9f      	ldr	r2, [pc, #636]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80068e8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80068ec:	f023 0303 	bic.w	r3, r3, #3
 80068f0:	6861      	ldr	r1, [r4, #4]
 80068f2:	430b      	orrs	r3, r1
 80068f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80068f8:	6823      	ldr	r3, [r4, #0]
 80068fa:	f013 0f02 	tst.w	r3, #2
 80068fe:	d008      	beq.n	8006912 <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006900:	4a98      	ldr	r2, [pc, #608]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006902:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006906:	f023 030c 	bic.w	r3, r3, #12
 800690a:	68a1      	ldr	r1, [r4, #8]
 800690c:	430b      	orrs	r3, r1
 800690e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006912:	6823      	ldr	r3, [r4, #0]
 8006914:	f013 0f04 	tst.w	r3, #4
 8006918:	d008      	beq.n	800692c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800691a:	4a92      	ldr	r2, [pc, #584]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800691c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006920:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006924:	68e1      	ldr	r1, [r4, #12]
 8006926:	430b      	orrs	r3, r1
 8006928:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800692c:	6823      	ldr	r3, [r4, #0]
 800692e:	f013 0f08 	tst.w	r3, #8
 8006932:	d008      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006934:	4a8b      	ldr	r2, [pc, #556]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006936:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800693a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800693e:	6921      	ldr	r1, [r4, #16]
 8006940:	430b      	orrs	r3, r1
 8006942:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	f013 0f10 	tst.w	r3, #16
 800694c:	d008      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800694e:	4a85      	ldr	r2, [pc, #532]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006950:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006954:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006958:	6961      	ldr	r1, [r4, #20]
 800695a:	430b      	orrs	r3, r1
 800695c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006960:	6823      	ldr	r3, [r4, #0]
 8006962:	f013 0f20 	tst.w	r3, #32
 8006966:	d008      	beq.n	800697a <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006968:	4a7e      	ldr	r2, [pc, #504]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800696a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800696e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8006972:	69a1      	ldr	r1, [r4, #24]
 8006974:	430b      	orrs	r3, r1
 8006976:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800697a:	6823      	ldr	r3, [r4, #0]
 800697c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006980:	d008      	beq.n	8006994 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006982:	4a78      	ldr	r2, [pc, #480]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006984:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006988:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800698c:	69e1      	ldr	r1, [r4, #28]
 800698e:	430b      	orrs	r3, r1
 8006990:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006994:	6823      	ldr	r3, [r4, #0]
 8006996:	f013 0f80 	tst.w	r3, #128	; 0x80
 800699a:	d008      	beq.n	80069ae <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800699c:	4a71      	ldr	r2, [pc, #452]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800699e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80069a2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80069a6:	6a21      	ldr	r1, [r4, #32]
 80069a8:	430b      	orrs	r3, r1
 80069aa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80069b4:	d008      	beq.n	80069c8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80069b6:	4a6b      	ldr	r2, [pc, #428]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069b8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80069bc:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80069c0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80069c2:	430b      	orrs	r3, r1
 80069c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80069ce:	d008      	beq.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80069d0:	4a64      	ldr	r2, [pc, #400]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069d2:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 80069d6:	f023 0303 	bic.w	r3, r3, #3
 80069da:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80069dc:	430b      	orrs	r3, r1
 80069de:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80069e2:	6823      	ldr	r3, [r4, #0]
 80069e4:	f413 7f00 	tst.w	r3, #512	; 0x200
 80069e8:	d008      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80069ea:	4a5e      	ldr	r2, [pc, #376]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80069ec:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80069f0:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 80069f4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80069f6:	430b      	orrs	r3, r1
 80069f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80069fc:	6823      	ldr	r3, [r4, #0]
 80069fe:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8006a02:	d00c      	beq.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006a04:	4a57      	ldr	r2, [pc, #348]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a06:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006a0a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006a0e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006a10:	430b      	orrs	r3, r1
 8006a12:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006a16:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006a18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a1c:	d079      	beq.n	8006b12 <HAL_RCCEx_PeriphCLKConfig+0x322>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006a1e:	6823      	ldr	r3, [r4, #0]
 8006a20:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8006a24:	d00c      	beq.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006a26:	4a4f      	ldr	r2, [pc, #316]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a28:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006a2c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8006a30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a32:	430b      	orrs	r3, r1
 8006a34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006a38:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a3a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a3e:	d06d      	beq.n	8006b1c <HAL_RCCEx_PeriphCLKConfig+0x32c>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006a40:	6823      	ldr	r3, [r4, #0]
 8006a42:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8006a46:	d00c      	beq.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006a48:	4a46      	ldr	r2, [pc, #280]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a4a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006a4e:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8006a52:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006a54:	430b      	orrs	r3, r1
 8006a56:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006a5a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006a5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006a60:	d061      	beq.n	8006b26 <HAL_RCCEx_PeriphCLKConfig+0x336>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006a62:	6823      	ldr	r3, [r4, #0]
 8006a64:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8006a68:	d00c      	beq.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a6a:	4a3e      	ldr	r2, [pc, #248]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a6c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006a70:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8006a74:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8006a76:	430b      	orrs	r3, r1
 8006a78:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006a7c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006a7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a82:	d055      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x340>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8006a8a:	d00c      	beq.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a8c:	4a35      	ldr	r2, [pc, #212]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006a8e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006a92:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8006a96:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006a98:	430b      	orrs	r3, r1
 8006a9a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a9e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006aa0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006aa4:	d049      	beq.n	8006b3a <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006aa6:	6823      	ldr	r3, [r4, #0]
 8006aa8:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006aac:	d00c      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006aae:	4a2d      	ldr	r2, [pc, #180]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ab0:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006ab4:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8006ab8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006aba:	430b      	orrs	r3, r1
 8006abc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006ac0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006ac2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006ac6:	d03d      	beq.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x354>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006ac8:	6823      	ldr	r3, [r4, #0]
 8006aca:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8006ace:	d00c      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006ad0:	4a24      	ldr	r2, [pc, #144]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006ad2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8006ad6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006ada:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006adc:	430b      	orrs	r3, r1
 8006ade:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006ae2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8006ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ae8:	d031      	beq.n	8006b4e <HAL_RCCEx_PeriphCLKConfig+0x35e>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006aea:	6823      	ldr	r3, [r4, #0]
 8006aec:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8006af0:	d00c      	beq.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006af2:	4a1c      	ldr	r2, [pc, #112]	; (8006b64 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006af4:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8006af8:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006afc:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8006afe:	430b      	orrs	r3, r1
 8006b00:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006b04:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8006b06:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006b0a:	d025      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x368>
  }

#endif /* QUADSPI */

  return status;
}
 8006b0c:	4628      	mov	r0, r5
 8006b0e:	b003      	add	sp, #12
 8006b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b12:	68d3      	ldr	r3, [r2, #12]
 8006b14:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b18:	60d3      	str	r3, [r2, #12]
 8006b1a:	e780      	b.n	8006a1e <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b1c:	68d3      	ldr	r3, [r2, #12]
 8006b1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b22:	60d3      	str	r3, [r2, #12]
 8006b24:	e78c      	b.n	8006a40 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b26:	68d3      	ldr	r3, [r2, #12]
 8006b28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b2c:	60d3      	str	r3, [r2, #12]
 8006b2e:	e798      	b.n	8006a62 <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b30:	68d3      	ldr	r3, [r2, #12]
 8006b32:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b36:	60d3      	str	r3, [r2, #12]
 8006b38:	e7a4      	b.n	8006a84 <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b3a:	68d3      	ldr	r3, [r2, #12]
 8006b3c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b40:	60d3      	str	r3, [r2, #12]
 8006b42:	e7b0      	b.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006b44:	68d3      	ldr	r3, [r2, #12]
 8006b46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b4a:	60d3      	str	r3, [r2, #12]
 8006b4c:	e7bc      	b.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006b4e:	68d3      	ldr	r3, [r2, #12]
 8006b50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b54:	60d3      	str	r3, [r2, #12]
 8006b56:	e7c8      	b.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b58:	68d3      	ldr	r3, [r2, #12]
 8006b5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b5e:	60d3      	str	r3, [r2, #12]
 8006b60:	e7d4      	b.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8006b62:	bf00      	nop
 8006b64:	40021000 	.word	0x40021000

08006b68 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006b68:	2800      	cmp	r0, #0
 8006b6a:	d06f      	beq.n	8006c4c <HAL_SPI_Init+0xe4>
{
 8006b6c:	b510      	push	{r4, lr}
 8006b6e:	4604      	mov	r4, r0
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006b70:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006b72:	b933      	cbnz	r3, 8006b82 <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006b74:	6843      	ldr	r3, [r0, #4]
 8006b76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b7a:	d005      	beq.n	8006b88 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	61c3      	str	r3, [r0, #28]
 8006b80:	e002      	b.n	8006b88 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b82:	2300      	movs	r3, #0
 8006b84:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b86:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b8c:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d052      	beq.n	8006c3a <HAL_SPI_Init+0xd2>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b94:	2302      	movs	r3, #2
 8006b96:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b9a:	6822      	ldr	r2, [r4, #0]
 8006b9c:	6813      	ldr	r3, [r2, #0]
 8006b9e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ba2:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ba4:	68e3      	ldr	r3, [r4, #12]
 8006ba6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006baa:	d94c      	bls.n	8006c46 <HAL_SPI_Init+0xde>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006bac:	2200      	movs	r2, #0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006bae:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006bb2:	d004      	beq.n	8006bbe <HAL_SPI_Init+0x56>
 8006bb4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006bb8:	d001      	beq.n	8006bbe <HAL_SPI_Init+0x56>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006bba:	2300      	movs	r3, #0
 8006bbc:	62a3      	str	r3, [r4, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006bbe:	6863      	ldr	r3, [r4, #4]
 8006bc0:	f403 7382 	and.w	r3, r3, #260	; 0x104
 8006bc4:	68a1      	ldr	r1, [r4, #8]
 8006bc6:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 8006bca:	430b      	orrs	r3, r1
 8006bcc:	6921      	ldr	r1, [r4, #16]
 8006bce:	f001 0102 	and.w	r1, r1, #2
 8006bd2:	430b      	orrs	r3, r1
 8006bd4:	6961      	ldr	r1, [r4, #20]
 8006bd6:	f001 0101 	and.w	r1, r1, #1
 8006bda:	430b      	orrs	r3, r1
 8006bdc:	69a1      	ldr	r1, [r4, #24]
 8006bde:	f401 7100 	and.w	r1, r1, #512	; 0x200
 8006be2:	430b      	orrs	r3, r1
 8006be4:	69e1      	ldr	r1, [r4, #28]
 8006be6:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8006bea:	430b      	orrs	r3, r1
 8006bec:	6a21      	ldr	r1, [r4, #32]
 8006bee:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8006bf2:	430b      	orrs	r3, r1
 8006bf4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8006bf6:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8006bfa:	6820      	ldr	r0, [r4, #0]
 8006bfc:	430b      	orrs	r3, r1
 8006bfe:	6003      	str	r3, [r0, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006c00:	8b63      	ldrh	r3, [r4, #26]
 8006c02:	f003 0304 	and.w	r3, r3, #4
 8006c06:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006c08:	f001 0110 	and.w	r1, r1, #16
 8006c0c:	430b      	orrs	r3, r1
 8006c0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c10:	f001 0108 	and.w	r1, r1, #8
 8006c14:	430b      	orrs	r3, r1
 8006c16:	68e1      	ldr	r1, [r4, #12]
 8006c18:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8006c1c:	430b      	orrs	r3, r1
 8006c1e:	6821      	ldr	r1, [r4, #0]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c24:	6822      	ldr	r2, [r4, #0]
 8006c26:	69d3      	ldr	r3, [r2, #28]
 8006c28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006c2c:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c2e:	2000      	movs	r0, #0
 8006c30:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c32:	2301      	movs	r3, #1
 8006c34:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8006c38:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8006c3a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f7fb fa7a 	bl	8002138 <HAL_SPI_MspInit>
 8006c44:	e7a6      	b.n	8006b94 <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006c46:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8006c4a:	e7b0      	b.n	8006bae <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8006c4c:	2001      	movs	r0, #1
}
 8006c4e:	4770      	bx	lr

08006c50 <HAL_SRAM_Init>:
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8006c50:	b340      	cbz	r0, 8006ca4 <HAL_SRAM_Init+0x54>
{
 8006c52:	b570      	push	{r4, r5, r6, lr}
 8006c54:	460e      	mov	r6, r1
 8006c56:	4615      	mov	r5, r2
 8006c58:	4604      	mov	r4, r0
  {
    return HAL_ERROR;
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8006c5a:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8006c5e:	b1e3      	cbz	r3, 8006c9a <HAL_SRAM_Init+0x4a>
    HAL_SRAM_MspInit(hsram);
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006c60:	4621      	mov	r1, r4
 8006c62:	f851 0b08 	ldr.w	r0, [r1], #8
 8006c66:	f001 f87d 	bl	8007d64 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006c6a:	68a2      	ldr	r2, [r4, #8]
 8006c6c:	4631      	mov	r1, r6
 8006c6e:	6820      	ldr	r0, [r4, #0]
 8006c70:	f001 f8e8 	bl	8007e44 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006c74:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006c76:	68a2      	ldr	r2, [r4, #8]
 8006c78:	4629      	mov	r1, r5
 8006c7a:	6860      	ldr	r0, [r4, #4]
 8006c7c:	f001 f915 	bl	8007eaa <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8006c80:	6822      	ldr	r2, [r4, #0]
 8006c82:	68a1      	ldr	r1, [r4, #8]
 8006c84:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006c88:	f043 0301 	orr.w	r3, r3, #1
 8006c8c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8006c90:	2301      	movs	r3, #1
 8006c92:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
 8006c96:	2000      	movs	r0, #0
}
 8006c98:	bd70      	pop	{r4, r5, r6, pc}
    hsram->Lock = HAL_UNLOCKED;
 8006c9a:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
    HAL_SRAM_MspInit(hsram);
 8006c9e:	f7fa fe95 	bl	80019cc <HAL_SRAM_MspInit>
 8006ca2:	e7dd      	b.n	8006c60 <HAL_SRAM_Init+0x10>
    return HAL_ERROR;
 8006ca4:	2001      	movs	r0, #1
}
 8006ca6:	4770      	bx	lr

08006ca8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ca8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006caa:	6a03      	ldr	r3, [r0, #32]
 8006cac:	f023 0301 	bic.w	r3, r3, #1
 8006cb0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cb2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb4:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cb6:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006cb8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006cbc:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cc0:	680c      	ldr	r4, [r1, #0]
 8006cc2:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cc4:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006cc8:	688c      	ldr	r4, [r1, #8]
 8006cca:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006ccc:	4c21      	ldr	r4, [pc, #132]	; (8006d54 <TIM_OC1_SetConfig+0xac>)
 8006cce:	42a0      	cmp	r0, r4
 8006cd0:	d013      	beq.n	8006cfa <TIM_OC1_SetConfig+0x52>
 8006cd2:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006cd6:	42a0      	cmp	r0, r4
 8006cd8:	d00f      	beq.n	8006cfa <TIM_OC1_SetConfig+0x52>
 8006cda:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8006cde:	42a0      	cmp	r0, r4
 8006ce0:	d00b      	beq.n	8006cfa <TIM_OC1_SetConfig+0x52>
 8006ce2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006ce6:	42a0      	cmp	r0, r4
 8006ce8:	d007      	beq.n	8006cfa <TIM_OC1_SetConfig+0x52>
 8006cea:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006cee:	42a0      	cmp	r0, r4
 8006cf0:	d003      	beq.n	8006cfa <TIM_OC1_SetConfig+0x52>
 8006cf2:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006cf6:	42a0      	cmp	r0, r4
 8006cf8:	d105      	bne.n	8006d06 <TIM_OC1_SetConfig+0x5e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cfa:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006cfe:	68cc      	ldr	r4, [r1, #12]
 8006d00:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d02:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d06:	4c13      	ldr	r4, [pc, #76]	; (8006d54 <TIM_OC1_SetConfig+0xac>)
 8006d08:	42a0      	cmp	r0, r4
 8006d0a:	d013      	beq.n	8006d34 <TIM_OC1_SetConfig+0x8c>
 8006d0c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006d10:	42a0      	cmp	r0, r4
 8006d12:	d00f      	beq.n	8006d34 <TIM_OC1_SetConfig+0x8c>
 8006d14:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 8006d18:	42a0      	cmp	r0, r4
 8006d1a:	d00b      	beq.n	8006d34 <TIM_OC1_SetConfig+0x8c>
 8006d1c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006d20:	42a0      	cmp	r0, r4
 8006d22:	d007      	beq.n	8006d34 <TIM_OC1_SetConfig+0x8c>
 8006d24:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8006d28:	42a0      	cmp	r0, r4
 8006d2a:	d003      	beq.n	8006d34 <TIM_OC1_SetConfig+0x8c>
 8006d2c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 8006d30:	42a0      	cmp	r0, r4
 8006d32:	d107      	bne.n	8006d44 <TIM_OC1_SetConfig+0x9c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d34:	f425 7c40 	bic.w	ip, r5, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d38:	694c      	ldr	r4, [r1, #20]
 8006d3a:	ea44 0c0c 	orr.w	ip, r4, ip
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d3e:	698d      	ldr	r5, [r1, #24]
 8006d40:	ea45 050c 	orr.w	r5, r5, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d44:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d46:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d48:	684a      	ldr	r2, [r1, #4]
 8006d4a:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d4c:	6203      	str	r3, [r0, #32]
}
 8006d4e:	bc30      	pop	{r4, r5}
 8006d50:	4770      	bx	lr
 8006d52:	bf00      	nop
 8006d54:	40012c00 	.word	0x40012c00

08006d58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d58:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006d5a:	6a03      	ldr	r3, [r0, #32]
 8006d5c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d60:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d62:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d64:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006d66:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006d68:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006d6c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d70:	680d      	ldr	r5, [r1, #0]
 8006d72:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006d74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006d78:	688d      	ldr	r5, [r1, #8]
 8006d7a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006d7e:	4d1c      	ldr	r5, [pc, #112]	; (8006df0 <TIM_OC3_SetConfig+0x98>)
 8006d80:	42a8      	cmp	r0, r5
 8006d82:	d007      	beq.n	8006d94 <TIM_OC3_SetConfig+0x3c>
 8006d84:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006d88:	42a8      	cmp	r0, r5
 8006d8a:	d003      	beq.n	8006d94 <TIM_OC3_SetConfig+0x3c>
 8006d8c:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8006d90:	42a8      	cmp	r0, r5
 8006d92:	d106      	bne.n	8006da2 <TIM_OC3_SetConfig+0x4a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006d94:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006d98:	68cd      	ldr	r5, [r1, #12]
 8006d9a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006d9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006da2:	4d13      	ldr	r5, [pc, #76]	; (8006df0 <TIM_OC3_SetConfig+0x98>)
 8006da4:	42a8      	cmp	r0, r5
 8006da6:	d013      	beq.n	8006dd0 <TIM_OC3_SetConfig+0x78>
 8006da8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006dac:	42a8      	cmp	r0, r5
 8006dae:	d00f      	beq.n	8006dd0 <TIM_OC3_SetConfig+0x78>
 8006db0:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006db4:	42a8      	cmp	r0, r5
 8006db6:	d00b      	beq.n	8006dd0 <TIM_OC3_SetConfig+0x78>
 8006db8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006dbc:	42a8      	cmp	r0, r5
 8006dbe:	d007      	beq.n	8006dd0 <TIM_OC3_SetConfig+0x78>
 8006dc0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006dc4:	42a8      	cmp	r0, r5
 8006dc6:	d003      	beq.n	8006dd0 <TIM_OC3_SetConfig+0x78>
 8006dc8:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006dcc:	42a8      	cmp	r0, r5
 8006dce:	d107      	bne.n	8006de0 <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006dd0:	f424 5c40 	bic.w	ip, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006dd4:	694c      	ldr	r4, [r1, #20]
 8006dd6:	ea4c 1c04 	orr.w	ip, ip, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006dda:	698c      	ldr	r4, [r1, #24]
 8006ddc:	ea4c 1404 	orr.w	r4, ip, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006de0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006de2:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006de4:	684a      	ldr	r2, [r1, #4]
 8006de6:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006de8:	6203      	str	r3, [r0, #32]
}
 8006dea:	bc30      	pop	{r4, r5}
 8006dec:	4770      	bx	lr
 8006dee:	bf00      	nop
 8006df0:	40012c00 	.word	0x40012c00

08006df4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006df4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006df6:	6a03      	ldr	r3, [r0, #32]
 8006df8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006dfc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006dfe:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e00:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e02:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006e04:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006e08:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e0c:	680d      	ldr	r5, [r1, #0]
 8006e0e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006e12:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006e16:	688d      	ldr	r5, [r1, #8]
 8006e18:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8006e1c:	4d1b      	ldr	r5, [pc, #108]	; (8006e8c <TIM_OC4_SetConfig+0x98>)
 8006e1e:	42a8      	cmp	r0, r5
 8006e20:	d007      	beq.n	8006e32 <TIM_OC4_SetConfig+0x3e>
 8006e22:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006e26:	42a8      	cmp	r0, r5
 8006e28:	d003      	beq.n	8006e32 <TIM_OC4_SetConfig+0x3e>
 8006e2a:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8006e2e:	42a8      	cmp	r0, r5
 8006e30:	d106      	bne.n	8006e40 <TIM_OC4_SetConfig+0x4c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8006e32:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006e36:	68cd      	ldr	r5, [r1, #12]
 8006e38:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006e3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e40:	4d12      	ldr	r5, [pc, #72]	; (8006e8c <TIM_OC4_SetConfig+0x98>)
 8006e42:	42a8      	cmp	r0, r5
 8006e44:	d013      	beq.n	8006e6e <TIM_OC4_SetConfig+0x7a>
 8006e46:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006e4a:	42a8      	cmp	r0, r5
 8006e4c:	d00f      	beq.n	8006e6e <TIM_OC4_SetConfig+0x7a>
 8006e4e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006e52:	42a8      	cmp	r0, r5
 8006e54:	d00b      	beq.n	8006e6e <TIM_OC4_SetConfig+0x7a>
 8006e56:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006e5a:	42a8      	cmp	r0, r5
 8006e5c:	d007      	beq.n	8006e6e <TIM_OC4_SetConfig+0x7a>
 8006e5e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006e62:	42a8      	cmp	r0, r5
 8006e64:	d003      	beq.n	8006e6e <TIM_OC4_SetConfig+0x7a>
 8006e66:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006e6a:	42a8      	cmp	r0, r5
 8006e6c:	d107      	bne.n	8006e7e <TIM_OC4_SetConfig+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006e6e:	f424 4c40 	bic.w	ip, r4, #49152	; 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006e72:	694c      	ldr	r4, [r1, #20]
 8006e74:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006e78:	698c      	ldr	r4, [r1, #24]
 8006e7a:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e7e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e80:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006e82:	684a      	ldr	r2, [r1, #4]
 8006e84:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e86:	6203      	str	r3, [r0, #32]
}
 8006e88:	bc30      	pop	{r4, r5}
 8006e8a:	4770      	bx	lr
 8006e8c:	40012c00 	.word	0x40012c00

08006e90 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006e90:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006e92:	6a03      	ldr	r3, [r0, #32]
 8006e94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e98:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e9a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e9c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e9e:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006ea0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006ea4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ea8:	680d      	ldr	r5, [r1, #0]
 8006eaa:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006eac:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006eb0:	688d      	ldr	r5, [r1, #8]
 8006eb2:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb6:	4d11      	ldr	r5, [pc, #68]	; (8006efc <TIM_OC5_SetConfig+0x6c>)
 8006eb8:	42a8      	cmp	r0, r5
 8006eba:	d013      	beq.n	8006ee4 <TIM_OC5_SetConfig+0x54>
 8006ebc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006ec0:	42a8      	cmp	r0, r5
 8006ec2:	d00f      	beq.n	8006ee4 <TIM_OC5_SetConfig+0x54>
 8006ec4:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006ec8:	42a8      	cmp	r0, r5
 8006eca:	d00b      	beq.n	8006ee4 <TIM_OC5_SetConfig+0x54>
 8006ecc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006ed0:	42a8      	cmp	r0, r5
 8006ed2:	d007      	beq.n	8006ee4 <TIM_OC5_SetConfig+0x54>
 8006ed4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006ed8:	42a8      	cmp	r0, r5
 8006eda:	d003      	beq.n	8006ee4 <TIM_OC5_SetConfig+0x54>
 8006edc:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006ee0:	42a8      	cmp	r0, r5
 8006ee2:	d104      	bne.n	8006eee <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006ee4:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006ee8:	694d      	ldr	r5, [r1, #20]
 8006eea:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006eee:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ef0:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006ef2:	684a      	ldr	r2, [r1, #4]
 8006ef4:	6482      	str	r2, [r0, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ef6:	6203      	str	r3, [r0, #32]
}
 8006ef8:	bc30      	pop	{r4, r5}
 8006efa:	4770      	bx	lr
 8006efc:	40012c00 	.word	0x40012c00

08006f00 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006f00:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006f02:	6a03      	ldr	r3, [r0, #32]
 8006f04:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006f08:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f0a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f0c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006f0e:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006f10:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8006f14:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f18:	680d      	ldr	r5, [r1, #0]
 8006f1a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006f1e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006f22:	688d      	ldr	r5, [r1, #8]
 8006f24:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f28:	4d11      	ldr	r5, [pc, #68]	; (8006f70 <TIM_OC6_SetConfig+0x70>)
 8006f2a:	42a8      	cmp	r0, r5
 8006f2c:	d013      	beq.n	8006f56 <TIM_OC6_SetConfig+0x56>
 8006f2e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006f32:	42a8      	cmp	r0, r5
 8006f34:	d00f      	beq.n	8006f56 <TIM_OC6_SetConfig+0x56>
 8006f36:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8006f3a:	42a8      	cmp	r0, r5
 8006f3c:	d00b      	beq.n	8006f56 <TIM_OC6_SetConfig+0x56>
 8006f3e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f42:	42a8      	cmp	r0, r5
 8006f44:	d007      	beq.n	8006f56 <TIM_OC6_SetConfig+0x56>
 8006f46:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006f4a:	42a8      	cmp	r0, r5
 8006f4c:	d003      	beq.n	8006f56 <TIM_OC6_SetConfig+0x56>
 8006f4e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8006f52:	42a8      	cmp	r0, r5
 8006f54:	d104      	bne.n	8006f60 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006f56:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006f5a:	694d      	ldr	r5, [r1, #20]
 8006f5c:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f60:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006f62:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006f64:	684a      	ldr	r2, [r1, #4]
 8006f66:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f68:	6203      	str	r3, [r0, #32]
}
 8006f6a:	bc30      	pop	{r4, r5}
 8006f6c:	4770      	bx	lr
 8006f6e:	bf00      	nop
 8006f70:	40012c00 	.word	0x40012c00

08006f74 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f74:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f76:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f78:	6a04      	ldr	r4, [r0, #32]
 8006f7a:	f024 0401 	bic.w	r4, r4, #1
 8006f7e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f80:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f82:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f86:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f8a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8006f8e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f90:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006f92:	6203      	str	r3, [r0, #32]
}
 8006f94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f9a:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f9c:	6a04      	ldr	r4, [r0, #32]
 8006f9e:	f024 0410 	bic.w	r4, r4, #16
 8006fa2:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fa4:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8006fa6:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fa8:	f424 4c70 	bic.w	ip, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006fac:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006fb0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8006fb4:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006fb8:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8006fba:	6203      	str	r3, [r0, #32]
}
 8006fbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006fc0:	4770      	bx	lr

08006fc2 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006fc2:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fc4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006fc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006fcc:	430b      	orrs	r3, r1
 8006fce:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fd2:	6083      	str	r3, [r0, #8]
}
 8006fd4:	4770      	bx	lr

08006fd6 <HAL_TIM_PWM_MspInit>:
}
 8006fd6:	4770      	bx	lr

08006fd8 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8006fd8:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fda:	4a36      	ldr	r2, [pc, #216]	; (80070b4 <TIM_Base_SetConfig+0xdc>)
 8006fdc:	4290      	cmp	r0, r2
 8006fde:	d016      	beq.n	800700e <TIM_Base_SetConfig+0x36>
 8006fe0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8006fe4:	d013      	beq.n	800700e <TIM_Base_SetConfig+0x36>
 8006fe6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8006fea:	4290      	cmp	r0, r2
 8006fec:	d00f      	beq.n	800700e <TIM_Base_SetConfig+0x36>
 8006fee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006ff2:	4290      	cmp	r0, r2
 8006ff4:	d00b      	beq.n	800700e <TIM_Base_SetConfig+0x36>
 8006ff6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006ffa:	4290      	cmp	r0, r2
 8006ffc:	d007      	beq.n	800700e <TIM_Base_SetConfig+0x36>
 8006ffe:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8007002:	4290      	cmp	r0, r2
 8007004:	d003      	beq.n	800700e <TIM_Base_SetConfig+0x36>
 8007006:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800700a:	4290      	cmp	r0, r2
 800700c:	d103      	bne.n	8007016 <TIM_Base_SetConfig+0x3e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800700e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8007012:	684a      	ldr	r2, [r1, #4]
 8007014:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007016:	4a27      	ldr	r2, [pc, #156]	; (80070b4 <TIM_Base_SetConfig+0xdc>)
 8007018:	4290      	cmp	r0, r2
 800701a:	d022      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 800701c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8007020:	d01f      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 8007022:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007026:	4290      	cmp	r0, r2
 8007028:	d01b      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 800702a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800702e:	4290      	cmp	r0, r2
 8007030:	d017      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 8007032:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007036:	4290      	cmp	r0, r2
 8007038:	d013      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 800703a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800703e:	4290      	cmp	r0, r2
 8007040:	d00f      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 8007042:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007046:	4290      	cmp	r0, r2
 8007048:	d00b      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 800704a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800704e:	4290      	cmp	r0, r2
 8007050:	d007      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 8007052:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007056:	4290      	cmp	r0, r2
 8007058:	d003      	beq.n	8007062 <TIM_Base_SetConfig+0x8a>
 800705a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800705e:	4290      	cmp	r0, r2
 8007060:	d103      	bne.n	800706a <TIM_Base_SetConfig+0x92>
    tmpcr1 &= ~TIM_CR1_CKD;
 8007062:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007066:	68ca      	ldr	r2, [r1, #12]
 8007068:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800706a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800706e:	694a      	ldr	r2, [r1, #20]
 8007070:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8007072:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007074:	688b      	ldr	r3, [r1, #8]
 8007076:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8007078:	680b      	ldr	r3, [r1, #0]
 800707a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800707c:	4b0d      	ldr	r3, [pc, #52]	; (80070b4 <TIM_Base_SetConfig+0xdc>)
 800707e:	4298      	cmp	r0, r3
 8007080:	d013      	beq.n	80070aa <TIM_Base_SetConfig+0xd2>
 8007082:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007086:	4298      	cmp	r0, r3
 8007088:	d00f      	beq.n	80070aa <TIM_Base_SetConfig+0xd2>
 800708a:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800708e:	4298      	cmp	r0, r3
 8007090:	d00b      	beq.n	80070aa <TIM_Base_SetConfig+0xd2>
 8007092:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007096:	4298      	cmp	r0, r3
 8007098:	d007      	beq.n	80070aa <TIM_Base_SetConfig+0xd2>
 800709a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800709e:	4298      	cmp	r0, r3
 80070a0:	d003      	beq.n	80070aa <TIM_Base_SetConfig+0xd2>
 80070a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070a6:	4298      	cmp	r0, r3
 80070a8:	d101      	bne.n	80070ae <TIM_Base_SetConfig+0xd6>
    TIMx->RCR = Structure->RepetitionCounter;
 80070aa:	690b      	ldr	r3, [r1, #16]
 80070ac:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80070ae:	2301      	movs	r3, #1
 80070b0:	6143      	str	r3, [r0, #20]
}
 80070b2:	4770      	bx	lr
 80070b4:	40012c00 	.word	0x40012c00

080070b8 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 80070b8:	b360      	cbz	r0, 8007114 <HAL_TIM_Base_Init+0x5c>
{
 80070ba:	b510      	push	{r4, lr}
 80070bc:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80070be:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80070c2:	b313      	cbz	r3, 800710a <HAL_TIM_Base_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 80070c4:	2302      	movs	r3, #2
 80070c6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80070ca:	4621      	mov	r1, r4
 80070cc:	f851 0b04 	ldr.w	r0, [r1], #4
 80070d0:	f7ff ff82 	bl	8006fd8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80070d4:	2301      	movs	r3, #1
 80070d6:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070da:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80070de:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80070e2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80070e6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80070ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070f2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80070f6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80070fa:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80070fe:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007102:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007106:	2000      	movs	r0, #0
}
 8007108:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800710a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800710e:	f7fb f90f 	bl	8002330 <HAL_TIM_Base_MspInit>
 8007112:	e7d7      	b.n	80070c4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8007114:	2001      	movs	r0, #1
}
 8007116:	4770      	bx	lr

08007118 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8007118:	b360      	cbz	r0, 8007174 <HAL_TIM_PWM_Init+0x5c>
{
 800711a:	b510      	push	{r4, lr}
 800711c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800711e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8007122:	b313      	cbz	r3, 800716a <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8007124:	2302      	movs	r3, #2
 8007126:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800712a:	4621      	mov	r1, r4
 800712c:	f851 0b04 	ldr.w	r0, [r1], #4
 8007130:	f7ff ff52 	bl	8006fd8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007134:	2301      	movs	r3, #1
 8007136:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800713a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800713e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8007142:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8007146:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800714a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800714e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007152:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8007156:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800715a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800715e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007162:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8007166:	2000      	movs	r0, #0
}
 8007168:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800716a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800716e:	f7ff ff32 	bl	8006fd6 <HAL_TIM_PWM_MspInit>
 8007172:	e7d7      	b.n	8007124 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8007174:	2001      	movs	r0, #1
}
 8007176:	4770      	bx	lr

08007178 <TIM_OC2_SetConfig>:
{
 8007178:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800717a:	6a03      	ldr	r3, [r0, #32]
 800717c:	f023 0310 	bic.w	r3, r3, #16
 8007180:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8007182:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8007184:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8007186:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007188:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 800718c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007190:	680d      	ldr	r5, [r1, #0]
 8007192:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8007196:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800719a:	688d      	ldr	r5, [r1, #8]
 800719c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80071a0:	4d1b      	ldr	r5, [pc, #108]	; (8007210 <TIM_OC2_SetConfig+0x98>)
 80071a2:	42a8      	cmp	r0, r5
 80071a4:	d007      	beq.n	80071b6 <TIM_OC2_SetConfig+0x3e>
 80071a6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80071aa:	42a8      	cmp	r0, r5
 80071ac:	d003      	beq.n	80071b6 <TIM_OC2_SetConfig+0x3e>
 80071ae:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80071b2:	42a8      	cmp	r0, r5
 80071b4:	d106      	bne.n	80071c4 <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 80071b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80071ba:	68cd      	ldr	r5, [r1, #12]
 80071bc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80071c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80071c4:	4d12      	ldr	r5, [pc, #72]	; (8007210 <TIM_OC2_SetConfig+0x98>)
 80071c6:	42a8      	cmp	r0, r5
 80071c8:	d013      	beq.n	80071f2 <TIM_OC2_SetConfig+0x7a>
 80071ca:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80071ce:	42a8      	cmp	r0, r5
 80071d0:	d00f      	beq.n	80071f2 <TIM_OC2_SetConfig+0x7a>
 80071d2:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80071d6:	42a8      	cmp	r0, r5
 80071d8:	d00b      	beq.n	80071f2 <TIM_OC2_SetConfig+0x7a>
 80071da:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80071de:	42a8      	cmp	r0, r5
 80071e0:	d007      	beq.n	80071f2 <TIM_OC2_SetConfig+0x7a>
 80071e2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80071e6:	42a8      	cmp	r0, r5
 80071e8:	d003      	beq.n	80071f2 <TIM_OC2_SetConfig+0x7a>
 80071ea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80071ee:	42a8      	cmp	r0, r5
 80071f0:	d107      	bne.n	8007202 <TIM_OC2_SetConfig+0x8a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80071f2:	f424 6c40 	bic.w	ip, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80071f6:	694c      	ldr	r4, [r1, #20]
 80071f8:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071fc:	698c      	ldr	r4, [r1, #24]
 80071fe:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8007202:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007204:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8007206:	684a      	ldr	r2, [r1, #4]
 8007208:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800720a:	6203      	str	r3, [r0, #32]
}
 800720c:	bc30      	pop	{r4, r5}
 800720e:	4770      	bx	lr
 8007210:	40012c00 	.word	0x40012c00

08007214 <HAL_TIM_PWM_ConfigChannel>:
{
 8007214:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8007216:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800721a:	2b01      	cmp	r3, #1
 800721c:	f000 8095 	beq.w	800734a <HAL_TIM_PWM_ConfigChannel+0x136>
 8007220:	4604      	mov	r4, r0
 8007222:	460d      	mov	r5, r1
 8007224:	2301      	movs	r3, #1
 8007226:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 800722a:	2a14      	cmp	r2, #20
 800722c:	f200 8088 	bhi.w	8007340 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8007230:	e8df f002 	tbb	[pc, r2]
 8007234:	8686860b 	.word	0x8686860b
 8007238:	8686861f 	.word	0x8686861f
 800723c:	86868634 	.word	0x86868634
 8007240:	86868648 	.word	0x86868648
 8007244:	8686865d 	.word	0x8686865d
 8007248:	71          	.byte	0x71
 8007249:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800724a:	6800      	ldr	r0, [r0, #0]
 800724c:	f7ff fd2c 	bl	8006ca8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007250:	6822      	ldr	r2, [r4, #0]
 8007252:	6993      	ldr	r3, [r2, #24]
 8007254:	f043 0308 	orr.w	r3, r3, #8
 8007258:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800725a:	6822      	ldr	r2, [r4, #0]
 800725c:	6993      	ldr	r3, [r2, #24]
 800725e:	f023 0304 	bic.w	r3, r3, #4
 8007262:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007264:	6822      	ldr	r2, [r4, #0]
 8007266:	6993      	ldr	r3, [r2, #24]
 8007268:	6929      	ldr	r1, [r5, #16]
 800726a:	430b      	orrs	r3, r1
 800726c:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 800726e:	2000      	movs	r0, #0
      break;
 8007270:	e067      	b.n	8007342 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007272:	6800      	ldr	r0, [r0, #0]
 8007274:	f7ff ff80 	bl	8007178 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007278:	6822      	ldr	r2, [r4, #0]
 800727a:	6993      	ldr	r3, [r2, #24]
 800727c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007280:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007282:	6822      	ldr	r2, [r4, #0]
 8007284:	6993      	ldr	r3, [r2, #24]
 8007286:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800728a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800728c:	6822      	ldr	r2, [r4, #0]
 800728e:	6993      	ldr	r3, [r2, #24]
 8007290:	6929      	ldr	r1, [r5, #16]
 8007292:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8007296:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8007298:	2000      	movs	r0, #0
      break;
 800729a:	e052      	b.n	8007342 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800729c:	6800      	ldr	r0, [r0, #0]
 800729e:	f7ff fd5b 	bl	8006d58 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80072a2:	6822      	ldr	r2, [r4, #0]
 80072a4:	69d3      	ldr	r3, [r2, #28]
 80072a6:	f043 0308 	orr.w	r3, r3, #8
 80072aa:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80072ac:	6822      	ldr	r2, [r4, #0]
 80072ae:	69d3      	ldr	r3, [r2, #28]
 80072b0:	f023 0304 	bic.w	r3, r3, #4
 80072b4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80072b6:	6822      	ldr	r2, [r4, #0]
 80072b8:	69d3      	ldr	r3, [r2, #28]
 80072ba:	6929      	ldr	r1, [r5, #16]
 80072bc:	430b      	orrs	r3, r1
 80072be:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80072c0:	2000      	movs	r0, #0
      break;
 80072c2:	e03e      	b.n	8007342 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80072c4:	6800      	ldr	r0, [r0, #0]
 80072c6:	f7ff fd95 	bl	8006df4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072ca:	6822      	ldr	r2, [r4, #0]
 80072cc:	69d3      	ldr	r3, [r2, #28]
 80072ce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80072d2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80072d4:	6822      	ldr	r2, [r4, #0]
 80072d6:	69d3      	ldr	r3, [r2, #28]
 80072d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80072dc:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80072de:	6822      	ldr	r2, [r4, #0]
 80072e0:	69d3      	ldr	r3, [r2, #28]
 80072e2:	6929      	ldr	r1, [r5, #16]
 80072e4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80072e8:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80072ea:	2000      	movs	r0, #0
      break;
 80072ec:	e029      	b.n	8007342 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80072ee:	6800      	ldr	r0, [r0, #0]
 80072f0:	f7ff fdce 	bl	8006e90 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80072f4:	6822      	ldr	r2, [r4, #0]
 80072f6:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80072f8:	f043 0308 	orr.w	r3, r3, #8
 80072fc:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80072fe:	6822      	ldr	r2, [r4, #0]
 8007300:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007302:	f023 0304 	bic.w	r3, r3, #4
 8007306:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007308:	6822      	ldr	r2, [r4, #0]
 800730a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800730c:	6929      	ldr	r1, [r5, #16]
 800730e:	430b      	orrs	r3, r1
 8007310:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8007312:	2000      	movs	r0, #0
      break;
 8007314:	e015      	b.n	8007342 <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007316:	6800      	ldr	r0, [r0, #0]
 8007318:	f7ff fdf2 	bl	8006f00 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800731c:	6822      	ldr	r2, [r4, #0]
 800731e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007320:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007324:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007326:	6822      	ldr	r2, [r4, #0]
 8007328:	6d13      	ldr	r3, [r2, #80]	; 0x50
 800732a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800732e:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007330:	6822      	ldr	r2, [r4, #0]
 8007332:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8007334:	6929      	ldr	r1, [r5, #16]
 8007336:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800733a:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 800733c:	2000      	movs	r0, #0
      break;
 800733e:	e000      	b.n	8007342 <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8007340:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8007342:	2300      	movs	r3, #0
 8007344:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8007348:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 800734a:	2002      	movs	r0, #2
 800734c:	e7fc      	b.n	8007348 <HAL_TIM_PWM_ConfigChannel+0x134>

0800734e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800734e:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007350:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007352:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007356:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800735a:	430a      	orrs	r2, r1
 800735c:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007360:	6082      	str	r2, [r0, #8]
}
 8007362:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007366:	4770      	bx	lr

08007368 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8007368:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800736c:	2b01      	cmp	r3, #1
 800736e:	f000 809b 	beq.w	80074a8 <HAL_TIM_ConfigClockSource+0x140>
{
 8007372:	b510      	push	{r4, lr}
 8007374:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8007376:	2301      	movs	r3, #1
 8007378:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800737c:	2302      	movs	r3, #2
 800737e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8007382:	6802      	ldr	r2, [r0, #0]
 8007384:	6890      	ldr	r0, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007386:	4b49      	ldr	r3, [pc, #292]	; (80074ac <HAL_TIM_ConfigClockSource+0x144>)
 8007388:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 800738a:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800738c:	680b      	ldr	r3, [r1, #0]
 800738e:	2b70      	cmp	r3, #112	; 0x70
 8007390:	d061      	beq.n	8007456 <HAL_TIM_ConfigClockSource+0xee>
 8007392:	d831      	bhi.n	80073f8 <HAL_TIM_ConfigClockSource+0x90>
 8007394:	2b50      	cmp	r3, #80	; 0x50
 8007396:	d078      	beq.n	800748a <HAL_TIM_ConfigClockSource+0x122>
 8007398:	d90c      	bls.n	80073b4 <HAL_TIM_ConfigClockSource+0x4c>
 800739a:	2b60      	cmp	r3, #96	; 0x60
 800739c:	d12a      	bne.n	80073f4 <HAL_TIM_ConfigClockSource+0x8c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800739e:	68ca      	ldr	r2, [r1, #12]
 80073a0:	6849      	ldr	r1, [r1, #4]
 80073a2:	6820      	ldr	r0, [r4, #0]
 80073a4:	f7ff fdf9 	bl	8006f9a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80073a8:	2160      	movs	r1, #96	; 0x60
 80073aa:	6820      	ldr	r0, [r4, #0]
 80073ac:	f7ff fe09 	bl	8006fc2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80073b0:	2000      	movs	r0, #0
      break;
 80073b2:	e038      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 80073b4:	2b40      	cmp	r3, #64	; 0x40
 80073b6:	d10a      	bne.n	80073ce <HAL_TIM_ConfigClockSource+0x66>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80073b8:	68ca      	ldr	r2, [r1, #12]
 80073ba:	6849      	ldr	r1, [r1, #4]
 80073bc:	6820      	ldr	r0, [r4, #0]
 80073be:	f7ff fdd9 	bl	8006f74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80073c2:	2140      	movs	r1, #64	; 0x40
 80073c4:	6820      	ldr	r0, [r4, #0]
 80073c6:	f7ff fdfc 	bl	8006fc2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80073ca:	2000      	movs	r0, #0
      break;
 80073cc:	e02b      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 80073ce:	d867      	bhi.n	80074a0 <HAL_TIM_ConfigClockSource+0x138>
 80073d0:	2b20      	cmp	r3, #32
 80073d2:	d007      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
 80073d4:	d903      	bls.n	80073de <HAL_TIM_ConfigClockSource+0x76>
 80073d6:	2b30      	cmp	r3, #48	; 0x30
 80073d8:	d004      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 80073da:	2001      	movs	r0, #1
 80073dc:	e023      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 80073de:	b10b      	cbz	r3, 80073e4 <HAL_TIM_ConfigClockSource+0x7c>
 80073e0:	2b10      	cmp	r3, #16
 80073e2:	d105      	bne.n	80073f0 <HAL_TIM_ConfigClockSource+0x88>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80073e4:	4619      	mov	r1, r3
 80073e6:	6820      	ldr	r0, [r4, #0]
 80073e8:	f7ff fdeb 	bl	8006fc2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80073ec:	2000      	movs	r0, #0
      break;
 80073ee:	e01a      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 80073f0:	2001      	movs	r0, #1
 80073f2:	e018      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
 80073f4:	2001      	movs	r0, #1
 80073f6:	e016      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 80073f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80073fc:	d038      	beq.n	8007470 <HAL_TIM_ConfigClockSource+0x108>
 80073fe:	d90e      	bls.n	800741e <HAL_TIM_ConfigClockSource+0xb6>
 8007400:	4a2b      	ldr	r2, [pc, #172]	; (80074b0 <HAL_TIM_ConfigClockSource+0x148>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d0ee      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
 8007406:	d915      	bls.n	8007434 <HAL_TIM_ConfigClockSource+0xcc>
 8007408:	4a2a      	ldr	r2, [pc, #168]	; (80074b4 <HAL_TIM_ConfigClockSource+0x14c>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d0ea      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
 800740e:	3210      	adds	r2, #16
 8007410:	4293      	cmp	r3, r2
 8007412:	d0e7      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
 8007414:	3a20      	subs	r2, #32
 8007416:	4293      	cmp	r3, r2
 8007418:	d0e4      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 800741a:	2001      	movs	r0, #1
 800741c:	e003      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 800741e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007422:	d13f      	bne.n	80074a4 <HAL_TIM_ConfigClockSource+0x13c>
 8007424:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8007426:	2301      	movs	r3, #1
 8007428:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800742c:	2300      	movs	r3, #0
 800742e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8007432:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8007434:	3a20      	subs	r2, #32
 8007436:	4293      	cmp	r3, r2
 8007438:	d0d4      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
 800743a:	d904      	bls.n	8007446 <HAL_TIM_ConfigClockSource+0xde>
 800743c:	4a1e      	ldr	r2, [pc, #120]	; (80074b8 <HAL_TIM_ConfigClockSource+0x150>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d0d0      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8007442:	2001      	movs	r0, #1
 8007444:	e7ef      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 8007446:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800744a:	d0cb      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
 800744c:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8007450:	d0c8      	beq.n	80073e4 <HAL_TIM_ConfigClockSource+0x7c>
      status = HAL_ERROR;
 8007452:	2001      	movs	r0, #1
 8007454:	e7e7      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
      TIM_ETR_SetConfig(htim->Instance,
 8007456:	68cb      	ldr	r3, [r1, #12]
 8007458:	684a      	ldr	r2, [r1, #4]
 800745a:	6889      	ldr	r1, [r1, #8]
 800745c:	6820      	ldr	r0, [r4, #0]
 800745e:	f7ff ff76 	bl	800734e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007462:	6822      	ldr	r2, [r4, #0]
 8007464:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007466:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 800746a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800746c:	2000      	movs	r0, #0
      break;
 800746e:	e7da      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
      TIM_ETR_SetConfig(htim->Instance,
 8007470:	68cb      	ldr	r3, [r1, #12]
 8007472:	684a      	ldr	r2, [r1, #4]
 8007474:	6889      	ldr	r1, [r1, #8]
 8007476:	6820      	ldr	r0, [r4, #0]
 8007478:	f7ff ff69 	bl	800734e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800747c:	6822      	ldr	r2, [r4, #0]
 800747e:	6893      	ldr	r3, [r2, #8]
 8007480:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007484:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007486:	2000      	movs	r0, #0
      break;
 8007488:	e7cd      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800748a:	68ca      	ldr	r2, [r1, #12]
 800748c:	6849      	ldr	r1, [r1, #4]
 800748e:	6820      	ldr	r0, [r4, #0]
 8007490:	f7ff fd70 	bl	8006f74 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007494:	2150      	movs	r1, #80	; 0x50
 8007496:	6820      	ldr	r0, [r4, #0]
 8007498:	f7ff fd93 	bl	8006fc2 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800749c:	2000      	movs	r0, #0
      break;
 800749e:	e7c2      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
      status = HAL_ERROR;
 80074a0:	2001      	movs	r0, #1
 80074a2:	e7c0      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
 80074a4:	2001      	movs	r0, #1
 80074a6:	e7be      	b.n	8007426 <HAL_TIM_ConfigClockSource+0xbe>
  __HAL_LOCK(htim);
 80074a8:	2002      	movs	r0, #2
}
 80074aa:	4770      	bx	lr
 80074ac:	ffce0088 	.word	0xffce0088
 80074b0:	00100040 	.word	0x00100040
 80074b4:	00100060 	.word	0x00100060
 80074b8:	00100030 	.word	0x00100030

080074bc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074bc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d04c      	beq.n	800755e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
{
 80074c4:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80074c6:	2301      	movs	r3, #1
 80074c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074cc:	2302      	movs	r3, #2
 80074ce:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074d2:	6802      	ldr	r2, [r0, #0]
 80074d4:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074d6:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074d8:	4d22      	ldr	r5, [pc, #136]	; (8007564 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80074da:	42aa      	cmp	r2, r5
 80074dc:	d007      	beq.n	80074ee <HAL_TIMEx_MasterConfigSynchronization+0x32>
 80074de:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80074e2:	42aa      	cmp	r2, r5
 80074e4:	d003      	beq.n	80074ee <HAL_TIMEx_MasterConfigSynchronization+0x32>
 80074e6:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 80074ea:	42aa      	cmp	r2, r5
 80074ec:	d103      	bne.n	80074f6 <HAL_TIMEx_MasterConfigSynchronization+0x3a>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074f2:	684d      	ldr	r5, [r1, #4]
 80074f4:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074f6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80074fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074fe:	680d      	ldr	r5, [r1, #0]
 8007500:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007502:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007504:	6803      	ldr	r3, [r0, #0]
 8007506:	4a17      	ldr	r2, [pc, #92]	; (8007564 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007508:	4293      	cmp	r3, r2
 800750a:	d01a      	beq.n	8007542 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800750c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007510:	d017      	beq.n	8007542 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007512:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8007516:	4293      	cmp	r3, r2
 8007518:	d013      	beq.n	8007542 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800751a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800751e:	4293      	cmp	r3, r2
 8007520:	d00f      	beq.n	8007542 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007522:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007526:	4293      	cmp	r3, r2
 8007528:	d00b      	beq.n	8007542 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800752a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800752e:	4293      	cmp	r3, r2
 8007530:	d007      	beq.n	8007542 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007532:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8007536:	4293      	cmp	r3, r2
 8007538:	d003      	beq.n	8007542 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 800753a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800753e:	4293      	cmp	r3, r2
 8007540:	d104      	bne.n	800754c <HAL_TIMEx_MasterConfigSynchronization+0x90>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007542:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007546:	688a      	ldr	r2, [r1, #8]
 8007548:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800754a:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800754c:	2301      	movs	r3, #1
 800754e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007552:	2300      	movs	r3, #0
 8007554:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8007558:	4618      	mov	r0, r3
}
 800755a:	bc30      	pop	{r4, r5}
 800755c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800755e:	2002      	movs	r0, #2
}
 8007560:	4770      	bx	lr
 8007562:	bf00      	nop
 8007564:	40012c00 	.word	0x40012c00

08007568 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007568:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800756c:	2b01      	cmp	r3, #1
 800756e:	d060      	beq.n	8007632 <HAL_TIMEx_ConfigBreakDeadTime+0xca>
{
 8007570:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8007572:	2301      	movs	r3, #1
 8007574:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007578:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800757a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800757e:	688a      	ldr	r2, [r1, #8]
 8007580:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007582:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007586:	684a      	ldr	r2, [r1, #4]
 8007588:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800758a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800758e:	680a      	ldr	r2, [r1, #0]
 8007590:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007592:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007596:	690a      	ldr	r2, [r1, #16]
 8007598:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800759a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800759e:	694a      	ldr	r2, [r1, #20]
 80075a0:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80075a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80075a6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 80075a8:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80075aa:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80075ae:	698a      	ldr	r2, [r1, #24]
 80075b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80075b4:	6802      	ldr	r2, [r0, #0]
 80075b6:	4c20      	ldr	r4, [pc, #128]	; (8007638 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 80075b8:	42a2      	cmp	r2, r4
 80075ba:	d007      	beq.n	80075cc <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80075bc:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80075c0:	42a2      	cmp	r2, r4
 80075c2:	d003      	beq.n	80075cc <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80075c4:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80075c8:	42a2      	cmp	r2, r4
 80075ca:	d103      	bne.n	80075d4 <HAL_TIMEx_ConfigBreakDeadTime+0x6c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80075cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075d0:	69cc      	ldr	r4, [r1, #28]
 80075d2:	4323      	orrs	r3, r4
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80075d4:	4c18      	ldr	r4, [pc, #96]	; (8007638 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 80075d6:	42a2      	cmp	r2, r4
 80075d8:	d007      	beq.n	80075ea <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 80075da:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80075de:	42a2      	cmp	r2, r4
 80075e0:	d003      	beq.n	80075ea <HAL_TIMEx_ConfigBreakDeadTime+0x82>
 80075e2:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80075e6:	42a2      	cmp	r2, r4
 80075e8:	d11b      	bne.n	8007622 <HAL_TIMEx_ConfigBreakDeadTime+0xba>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80075ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80075ee:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80075f0:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80075f4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075f8:	6a0c      	ldr	r4, [r1, #32]
 80075fa:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80075fc:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8007600:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8007602:	4323      	orrs	r3, r4

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8007604:	4c0c      	ldr	r4, [pc, #48]	; (8007638 <HAL_TIMEx_ConfigBreakDeadTime+0xd0>)
 8007606:	42a2      	cmp	r2, r4
 8007608:	d007      	beq.n	800761a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 800760a:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 800760e:	42a2      	cmp	r2, r4
 8007610:	d003      	beq.n	800761a <HAL_TIMEx_ConfigBreakDeadTime+0xb2>
 8007612:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8007616:	42a2      	cmp	r2, r4
 8007618:	d103      	bne.n	8007622 <HAL_TIMEx_ConfigBreakDeadTime+0xba>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800761a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800761e:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 8007620:	430b      	orrs	r3, r1
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007622:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007624:	2300      	movs	r3, #0
 8007626:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 800762a:	4618      	mov	r0, r3
}
 800762c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007630:	4770      	bx	lr
  __HAL_LOCK(htim);
 8007632:	2002      	movs	r0, #2
}
 8007634:	4770      	bx	lr
 8007636:	bf00      	nop
 8007638:	40012c00 	.word	0x40012c00

0800763c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800763c:	b570      	push	{r4, r5, r6, lr}
 800763e:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007640:	6801      	ldr	r1, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007642:	6883      	ldr	r3, [r0, #8]
 8007644:	6902      	ldr	r2, [r0, #16]
 8007646:	4313      	orrs	r3, r2
 8007648:	6942      	ldr	r2, [r0, #20]
 800764a:	4313      	orrs	r3, r2
 800764c:	69c2      	ldr	r2, [r0, #28]
 800764e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007650:	6808      	ldr	r0, [r1, #0]
 8007652:	4a96      	ldr	r2, [pc, #600]	; (80078ac <UART_SetConfig+0x270>)
 8007654:	4002      	ands	r2, r0
 8007656:	4313      	orrs	r3, r2
 8007658:	600b      	str	r3, [r1, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800765a:	6822      	ldr	r2, [r4, #0]
 800765c:	6853      	ldr	r3, [r2, #4]
 800765e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007662:	68e1      	ldr	r1, [r4, #12]
 8007664:	430b      	orrs	r3, r1
 8007666:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007668:	69a1      	ldr	r1, [r4, #24]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800766a:	6822      	ldr	r2, [r4, #0]
 800766c:	4b90      	ldr	r3, [pc, #576]	; (80078b0 <UART_SetConfig+0x274>)
 800766e:	429a      	cmp	r2, r3
 8007670:	d001      	beq.n	8007676 <UART_SetConfig+0x3a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007672:	6a23      	ldr	r3, [r4, #32]
 8007674:	4319      	orrs	r1, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007676:	6893      	ldr	r3, [r2, #8]
 8007678:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800767c:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007680:	430b      	orrs	r3, r1
 8007682:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007684:	6822      	ldr	r2, [r4, #0]
 8007686:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8007688:	f023 030f 	bic.w	r3, r3, #15
 800768c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800768e:	430b      	orrs	r3, r1
 8007690:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007692:	6823      	ldr	r3, [r4, #0]
 8007694:	4a87      	ldr	r2, [pc, #540]	; (80078b4 <UART_SetConfig+0x278>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d010      	beq.n	80076bc <UART_SetConfig+0x80>
 800769a:	4a87      	ldr	r2, [pc, #540]	; (80078b8 <UART_SetConfig+0x27c>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d021      	beq.n	80076e4 <UART_SetConfig+0xa8>
 80076a0:	4a86      	ldr	r2, [pc, #536]	; (80078bc <UART_SetConfig+0x280>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d037      	beq.n	8007716 <UART_SetConfig+0xda>
 80076a6:	4a86      	ldr	r2, [pc, #536]	; (80078c0 <UART_SetConfig+0x284>)
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d05c      	beq.n	8007766 <UART_SetConfig+0x12a>
 80076ac:	4a85      	ldr	r2, [pc, #532]	; (80078c4 <UART_SetConfig+0x288>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d06b      	beq.n	800778a <UART_SetConfig+0x14e>
 80076b2:	4a7f      	ldr	r2, [pc, #508]	; (80078b0 <UART_SetConfig+0x274>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d07d      	beq.n	80077b4 <UART_SetConfig+0x178>
 80076b8:	2210      	movs	r2, #16
 80076ba:	e03a      	b.n	8007732 <UART_SetConfig+0xf6>
 80076bc:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
 80076c0:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80076c4:	f002 0203 	and.w	r2, r2, #3
 80076c8:	2a03      	cmp	r2, #3
 80076ca:	d809      	bhi.n	80076e0 <UART_SetConfig+0xa4>
 80076cc:	e8df f002 	tbb	[pc, r2]
 80076d0:	06870402 	.word	0x06870402
 80076d4:	2201      	movs	r2, #1
 80076d6:	e02c      	b.n	8007732 <UART_SetConfig+0xf6>
 80076d8:	2204      	movs	r2, #4
 80076da:	e02a      	b.n	8007732 <UART_SetConfig+0xf6>
 80076dc:	2208      	movs	r2, #8
 80076de:	e028      	b.n	8007732 <UART_SetConfig+0xf6>
 80076e0:	2210      	movs	r2, #16
 80076e2:	e026      	b.n	8007732 <UART_SetConfig+0xf6>
 80076e4:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
 80076e8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80076ec:	f002 020c 	and.w	r2, r2, #12
 80076f0:	2a0c      	cmp	r2, #12
 80076f2:	d80e      	bhi.n	8007712 <UART_SetConfig+0xd6>
 80076f4:	e8df f002 	tbb	[pc, r2]
 80076f8:	0d0d0d07 	.word	0x0d0d0d07
 80076fc:	0d0d0d09 	.word	0x0d0d0d09
 8007700:	0d0d0d75 	.word	0x0d0d0d75
 8007704:	0b          	.byte	0x0b
 8007705:	00          	.byte	0x00
 8007706:	2200      	movs	r2, #0
 8007708:	e013      	b.n	8007732 <UART_SetConfig+0xf6>
 800770a:	2204      	movs	r2, #4
 800770c:	e011      	b.n	8007732 <UART_SetConfig+0xf6>
 800770e:	2208      	movs	r2, #8
 8007710:	e00f      	b.n	8007732 <UART_SetConfig+0xf6>
 8007712:	2210      	movs	r2, #16
 8007714:	e00d      	b.n	8007732 <UART_SetConfig+0xf6>
 8007716:	f502 32e4 	add.w	r2, r2, #116736	; 0x1c800
 800771a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800771e:	f002 0230 	and.w	r2, r2, #48	; 0x30
 8007722:	2a20      	cmp	r2, #32
 8007724:	d05f      	beq.n	80077e6 <UART_SetConfig+0x1aa>
 8007726:	d81a      	bhi.n	800775e <UART_SetConfig+0x122>
 8007728:	2a00      	cmp	r2, #0
 800772a:	d05e      	beq.n	80077ea <UART_SetConfig+0x1ae>
 800772c:	2a10      	cmp	r2, #16
 800772e:	d15e      	bne.n	80077ee <UART_SetConfig+0x1b2>
 8007730:	2204      	movs	r2, #4

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007732:	495f      	ldr	r1, [pc, #380]	; (80078b0 <UART_SetConfig+0x274>)
 8007734:	428b      	cmp	r3, r1
 8007736:	d076      	beq.n	8007826 <UART_SetConfig+0x1ea>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007738:	69e0      	ldr	r0, [r4, #28]
 800773a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800773e:	f000 80c9 	beq.w	80078d4 <UART_SetConfig+0x298>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007742:	2a08      	cmp	r2, #8
 8007744:	f200 8134 	bhi.w	80079b0 <UART_SetConfig+0x374>
 8007748:	e8df f012 	tbh	[pc, r2, lsl #1]
 800774c:	011900f7 	.word	0x011900f7
 8007750:	013200f5 	.word	0x013200f5
 8007754:	0132011c 	.word	0x0132011c
 8007758:	01320132 	.word	0x01320132
 800775c:	011f      	.short	0x011f
  UART_GETCLOCKSOURCE(huart, clocksource);
 800775e:	2a30      	cmp	r2, #48	; 0x30
 8007760:	d147      	bne.n	80077f2 <UART_SetConfig+0x1b6>
 8007762:	2208      	movs	r2, #8
 8007764:	e7e5      	b.n	8007732 <UART_SetConfig+0xf6>
 8007766:	f502 32e2 	add.w	r2, r2, #115712	; 0x1c400
 800776a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800776e:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
 8007772:	2a80      	cmp	r2, #128	; 0x80
 8007774:	d03f      	beq.n	80077f6 <UART_SetConfig+0x1ba>
 8007776:	d804      	bhi.n	8007782 <UART_SetConfig+0x146>
 8007778:	b3fa      	cbz	r2, 80077fa <UART_SetConfig+0x1be>
 800777a:	2a40      	cmp	r2, #64	; 0x40
 800777c:	d13f      	bne.n	80077fe <UART_SetConfig+0x1c2>
 800777e:	2204      	movs	r2, #4
 8007780:	e7d7      	b.n	8007732 <UART_SetConfig+0xf6>
 8007782:	2ac0      	cmp	r2, #192	; 0xc0
 8007784:	d13d      	bne.n	8007802 <UART_SetConfig+0x1c6>
 8007786:	2208      	movs	r2, #8
 8007788:	e7d3      	b.n	8007732 <UART_SetConfig+0xf6>
 800778a:	f502 32e0 	add.w	r2, r2, #114688	; 0x1c000
 800778e:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8007792:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8007796:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800779a:	d034      	beq.n	8007806 <UART_SetConfig+0x1ca>
 800779c:	d805      	bhi.n	80077aa <UART_SetConfig+0x16e>
 800779e:	b3a2      	cbz	r2, 800780a <UART_SetConfig+0x1ce>
 80077a0:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80077a4:	d133      	bne.n	800780e <UART_SetConfig+0x1d2>
 80077a6:	2204      	movs	r2, #4
 80077a8:	e7c3      	b.n	8007732 <UART_SetConfig+0xf6>
 80077aa:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80077ae:	d130      	bne.n	8007812 <UART_SetConfig+0x1d6>
 80077b0:	2208      	movs	r2, #8
 80077b2:	e7be      	b.n	8007732 <UART_SetConfig+0xf6>
 80077b4:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
 80077b8:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 80077bc:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 80077c0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80077c4:	d027      	beq.n	8007816 <UART_SetConfig+0x1da>
 80077c6:	d805      	bhi.n	80077d4 <UART_SetConfig+0x198>
 80077c8:	b33a      	cbz	r2, 800781a <UART_SetConfig+0x1de>
 80077ca:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80077ce:	d126      	bne.n	800781e <UART_SetConfig+0x1e2>
 80077d0:	2204      	movs	r2, #4
 80077d2:	e7ae      	b.n	8007732 <UART_SetConfig+0xf6>
 80077d4:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80077d8:	d123      	bne.n	8007822 <UART_SetConfig+0x1e6>
 80077da:	2208      	movs	r2, #8
 80077dc:	e7a9      	b.n	8007732 <UART_SetConfig+0xf6>
 80077de:	2202      	movs	r2, #2
 80077e0:	e7a7      	b.n	8007732 <UART_SetConfig+0xf6>
 80077e2:	2202      	movs	r2, #2
 80077e4:	e7a5      	b.n	8007732 <UART_SetConfig+0xf6>
 80077e6:	2202      	movs	r2, #2
 80077e8:	e7a3      	b.n	8007732 <UART_SetConfig+0xf6>
 80077ea:	2200      	movs	r2, #0
 80077ec:	e7a1      	b.n	8007732 <UART_SetConfig+0xf6>
 80077ee:	2210      	movs	r2, #16
 80077f0:	e79f      	b.n	8007732 <UART_SetConfig+0xf6>
 80077f2:	2210      	movs	r2, #16
 80077f4:	e79d      	b.n	8007732 <UART_SetConfig+0xf6>
 80077f6:	2202      	movs	r2, #2
 80077f8:	e79b      	b.n	8007732 <UART_SetConfig+0xf6>
 80077fa:	2200      	movs	r2, #0
 80077fc:	e799      	b.n	8007732 <UART_SetConfig+0xf6>
 80077fe:	2210      	movs	r2, #16
 8007800:	e797      	b.n	8007732 <UART_SetConfig+0xf6>
 8007802:	2210      	movs	r2, #16
 8007804:	e795      	b.n	8007732 <UART_SetConfig+0xf6>
 8007806:	2202      	movs	r2, #2
 8007808:	e793      	b.n	8007732 <UART_SetConfig+0xf6>
 800780a:	2200      	movs	r2, #0
 800780c:	e791      	b.n	8007732 <UART_SetConfig+0xf6>
 800780e:	2210      	movs	r2, #16
 8007810:	e78f      	b.n	8007732 <UART_SetConfig+0xf6>
 8007812:	2210      	movs	r2, #16
 8007814:	e78d      	b.n	8007732 <UART_SetConfig+0xf6>
 8007816:	2202      	movs	r2, #2
 8007818:	e78b      	b.n	8007732 <UART_SetConfig+0xf6>
 800781a:	2200      	movs	r2, #0
 800781c:	e789      	b.n	8007732 <UART_SetConfig+0xf6>
 800781e:	2210      	movs	r2, #16
 8007820:	e787      	b.n	8007732 <UART_SetConfig+0xf6>
 8007822:	2210      	movs	r2, #16
 8007824:	e785      	b.n	8007732 <UART_SetConfig+0xf6>
    switch (clocksource)
 8007826:	2a08      	cmp	r2, #8
 8007828:	f200 80b2 	bhi.w	8007990 <UART_SetConfig+0x354>
 800782c:	e8df f002 	tbb	[pc, r2]
 8007830:	b03bb008 	.word	0xb03bb008
 8007834:	b0b0b038 	.word	0xb0b0b038
 8007838:	05          	.byte	0x05
 8007839:	00          	.byte	0x00
 800783a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800783e:	e004      	b.n	800784a <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007840:	f7fe ffb2 	bl	80067a8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8007844:	2800      	cmp	r0, #0
 8007846:	f000 80a5 	beq.w	8007994 <UART_SetConfig+0x358>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800784a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800784c:	4b1e      	ldr	r3, [pc, #120]	; (80078c8 <UART_SetConfig+0x28c>)
 800784e:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8007852:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007856:	6865      	ldr	r5, [r4, #4]
 8007858:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800785c:	4299      	cmp	r1, r3
 800785e:	f200 809b 	bhi.w	8007998 <UART_SetConfig+0x35c>
 8007862:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8007866:	f200 8099 	bhi.w	800799c <UART_SetConfig+0x360>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800786a:	2600      	movs	r6, #0
 800786c:	4633      	mov	r3, r6
 800786e:	4631      	mov	r1, r6
 8007870:	f7f9 fa32 	bl	8000cd8 <__aeabi_uldivmod>
 8007874:	0209      	lsls	r1, r1, #8
 8007876:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800787a:	0200      	lsls	r0, r0, #8
 800787c:	086b      	lsrs	r3, r5, #1
 800787e:	18c0      	adds	r0, r0, r3
 8007880:	462a      	mov	r2, r5
 8007882:	4633      	mov	r3, r6
 8007884:	f141 0100 	adc.w	r1, r1, #0
 8007888:	f7f9 fa26 	bl	8000cd8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800788c:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8007890:	4b0e      	ldr	r3, [pc, #56]	; (80078cc <UART_SetConfig+0x290>)
 8007892:	429a      	cmp	r2, r3
 8007894:	f200 8084 	bhi.w	80079a0 <UART_SetConfig+0x364>
          huart->Instance->BRR = usartdiv;
 8007898:	6823      	ldr	r3, [r4, #0]
 800789a:	60d8      	str	r0, [r3, #12]
 800789c:	4630      	mov	r0, r6
 800789e:	e065      	b.n	800796c <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetSysClockFreq();
 80078a0:	f7fe fe3c 	bl	800651c <HAL_RCC_GetSysClockFreq>
        break;
 80078a4:	e7ce      	b.n	8007844 <UART_SetConfig+0x208>
        pclk = (uint32_t) HSI_VALUE;
 80078a6:	480a      	ldr	r0, [pc, #40]	; (80078d0 <UART_SetConfig+0x294>)
 80078a8:	e7cf      	b.n	800784a <UART_SetConfig+0x20e>
 80078aa:	bf00      	nop
 80078ac:	cfff69f3 	.word	0xcfff69f3
 80078b0:	40008000 	.word	0x40008000
 80078b4:	40013800 	.word	0x40013800
 80078b8:	40004400 	.word	0x40004400
 80078bc:	40004800 	.word	0x40004800
 80078c0:	40004c00 	.word	0x40004c00
 80078c4:	40005000 	.word	0x40005000
 80078c8:	0800f36c 	.word	0x0800f36c
 80078cc:	000ffcff 	.word	0x000ffcff
 80078d0:	00f42400 	.word	0x00f42400
    switch (clocksource)
 80078d4:	2a08      	cmp	r2, #8
 80078d6:	d865      	bhi.n	80079a4 <UART_SetConfig+0x368>
 80078d8:	e8df f002 	tbb	[pc, r2]
 80078dc:	64052707 	.word	0x64052707
 80078e0:	6464642a 	.word	0x6464642a
 80078e4:	0b          	.byte	0x0b
 80078e5:	00          	.byte	0x00
 80078e6:	4835      	ldr	r0, [pc, #212]	; (80079bc <UART_SetConfig+0x380>)
 80078e8:	e003      	b.n	80078f2 <UART_SetConfig+0x2b6>
        pclk = HAL_RCC_GetPCLK1Freq();
 80078ea:	f7fe ff5d 	bl	80067a8 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80078ee:	2800      	cmp	r0, #0
 80078f0:	d05a      	beq.n	80079a8 <UART_SetConfig+0x36c>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80078f4:	4b32      	ldr	r3, [pc, #200]	; (80079c0 <UART_SetConfig+0x384>)
 80078f6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80078fa:	fbb0 f0f3 	udiv	r0, r0, r3
 80078fe:	6862      	ldr	r2, [r4, #4]
 8007900:	0853      	lsrs	r3, r2, #1
 8007902:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 8007906:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800790a:	f1a0 0210 	sub.w	r2, r0, #16
 800790e:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007912:	429a      	cmp	r2, r3
 8007914:	d84a      	bhi.n	80079ac <UART_SetConfig+0x370>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007916:	b283      	uxth	r3, r0
 8007918:	f023 030f 	bic.w	r3, r3, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800791c:	f3c0 0042 	ubfx	r0, r0, #1, #3
 8007920:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8007922:	6823      	ldr	r3, [r4, #0]
 8007924:	60d8      	str	r0, [r3, #12]
 8007926:	2000      	movs	r0, #0
 8007928:	e020      	b.n	800796c <UART_SetConfig+0x330>
        pclk = HAL_RCC_GetPCLK2Freq();
 800792a:	f7fe ff4f 	bl	80067cc <HAL_RCC_GetPCLK2Freq>
        break;
 800792e:	e7de      	b.n	80078ee <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetSysClockFreq();
 8007930:	f7fe fdf4 	bl	800651c <HAL_RCC_GetSysClockFreq>
        break;
 8007934:	e7db      	b.n	80078ee <UART_SetConfig+0x2b2>
    switch (clocksource)
 8007936:	4821      	ldr	r0, [pc, #132]	; (80079bc <UART_SetConfig+0x380>)
 8007938:	e003      	b.n	8007942 <UART_SetConfig+0x306>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800793a:	f7fe ff35 	bl	80067a8 <HAL_RCC_GetPCLK1Freq>
        pclk = 0U;
        ret = HAL_ERROR;
        break;
    }

    if (pclk != 0U)
 800793e:	2800      	cmp	r0, #0
 8007940:	d038      	beq.n	80079b4 <UART_SetConfig+0x378>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007942:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007944:	4b1e      	ldr	r3, [pc, #120]	; (80079c0 <UART_SetConfig+0x384>)
 8007946:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800794a:	fbb0 f0f3 	udiv	r0, r0, r3
 800794e:	6863      	ldr	r3, [r4, #4]
 8007950:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8007954:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007958:	f1a0 0210 	sub.w	r2, r0, #16
 800795c:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8007960:	429a      	cmp	r2, r3
 8007962:	d829      	bhi.n	80079b8 <UART_SetConfig+0x37c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007964:	6823      	ldr	r3, [r4, #0]
 8007966:	b280      	uxth	r0, r0
 8007968:	60d8      	str	r0, [r3, #12]
 800796a:	2000      	movs	r0, #0
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800796c:	2301      	movs	r3, #1
 800796e:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007972:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007976:	2300      	movs	r3, #0
 8007978:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 800797a:	6763      	str	r3, [r4, #116]	; 0x74

  return ret;
}
 800797c:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 800797e:	f7fe ff25 	bl	80067cc <HAL_RCC_GetPCLK2Freq>
        break;
 8007982:	e7dc      	b.n	800793e <UART_SetConfig+0x302>
        pclk = HAL_RCC_GetSysClockFreq();
 8007984:	f7fe fdca 	bl	800651c <HAL_RCC_GetSysClockFreq>
        break;
 8007988:	e7d9      	b.n	800793e <UART_SetConfig+0x302>
        pclk = (uint32_t) LSE_VALUE;
 800798a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800798e:	e7d8      	b.n	8007942 <UART_SetConfig+0x306>
    switch (clocksource)
 8007990:	2001      	movs	r0, #1
 8007992:	e7eb      	b.n	800796c <UART_SetConfig+0x330>
 8007994:	2000      	movs	r0, #0
 8007996:	e7e9      	b.n	800796c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 8007998:	2001      	movs	r0, #1
 800799a:	e7e7      	b.n	800796c <UART_SetConfig+0x330>
 800799c:	2001      	movs	r0, #1
 800799e:	e7e5      	b.n	800796c <UART_SetConfig+0x330>
          ret = HAL_ERROR;
 80079a0:	2001      	movs	r0, #1
 80079a2:	e7e3      	b.n	800796c <UART_SetConfig+0x330>
    switch (clocksource)
 80079a4:	2001      	movs	r0, #1
 80079a6:	e7e1      	b.n	800796c <UART_SetConfig+0x330>
 80079a8:	2000      	movs	r0, #0
 80079aa:	e7df      	b.n	800796c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 80079ac:	2001      	movs	r0, #1
 80079ae:	e7dd      	b.n	800796c <UART_SetConfig+0x330>
    switch (clocksource)
 80079b0:	2001      	movs	r0, #1
 80079b2:	e7db      	b.n	800796c <UART_SetConfig+0x330>
 80079b4:	2000      	movs	r0, #0
 80079b6:	e7d9      	b.n	800796c <UART_SetConfig+0x330>
        ret = HAL_ERROR;
 80079b8:	2001      	movs	r0, #1
 80079ba:	e7d7      	b.n	800796c <UART_SetConfig+0x330>
 80079bc:	00f42400 	.word	0x00f42400
 80079c0:	0800f36c 	.word	0x0800f36c

080079c4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079c4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80079c6:	f013 0f01 	tst.w	r3, #1
 80079ca:	d006      	beq.n	80079da <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079cc:	6802      	ldr	r2, [r0, #0]
 80079ce:	6853      	ldr	r3, [r2, #4]
 80079d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80079d4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80079d6:	430b      	orrs	r3, r1
 80079d8:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079da:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80079dc:	f013 0f02 	tst.w	r3, #2
 80079e0:	d006      	beq.n	80079f0 <UART_AdvFeatureConfig+0x2c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079e2:	6802      	ldr	r2, [r0, #0]
 80079e4:	6853      	ldr	r3, [r2, #4]
 80079e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80079ea:	6b01      	ldr	r1, [r0, #48]	; 0x30
 80079ec:	430b      	orrs	r3, r1
 80079ee:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80079f0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80079f2:	f013 0f04 	tst.w	r3, #4
 80079f6:	d006      	beq.n	8007a06 <UART_AdvFeatureConfig+0x42>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079f8:	6802      	ldr	r2, [r0, #0]
 80079fa:	6853      	ldr	r3, [r2, #4]
 80079fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007a00:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8007a02:	430b      	orrs	r3, r1
 8007a04:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a06:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007a08:	f013 0f08 	tst.w	r3, #8
 8007a0c:	d006      	beq.n	8007a1c <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a0e:	6802      	ldr	r2, [r0, #0]
 8007a10:	6853      	ldr	r3, [r2, #4]
 8007a12:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007a16:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8007a18:	430b      	orrs	r3, r1
 8007a1a:	6053      	str	r3, [r2, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a1c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007a1e:	f013 0f10 	tst.w	r3, #16
 8007a22:	d006      	beq.n	8007a32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a24:	6802      	ldr	r2, [r0, #0]
 8007a26:	6893      	ldr	r3, [r2, #8]
 8007a28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a2c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8007a2e:	430b      	orrs	r3, r1
 8007a30:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a32:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007a34:	f013 0f20 	tst.w	r3, #32
 8007a38:	d006      	beq.n	8007a48 <UART_AdvFeatureConfig+0x84>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a3a:	6802      	ldr	r2, [r0, #0]
 8007a3c:	6893      	ldr	r3, [r2, #8]
 8007a3e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a42:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007a44:	430b      	orrs	r3, r1
 8007a46:	6093      	str	r3, [r2, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a48:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007a4a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007a4e:	d00a      	beq.n	8007a66 <UART_AdvFeatureConfig+0xa2>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a50:	6802      	ldr	r2, [r0, #0]
 8007a52:	6853      	ldr	r3, [r2, #4]
 8007a54:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007a58:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8007a5a:	430b      	orrs	r3, r1
 8007a5c:	6053      	str	r3, [r2, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a5e:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8007a60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007a64:	d00b      	beq.n	8007a7e <UART_AdvFeatureConfig+0xba>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a66:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8007a68:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007a6c:	d006      	beq.n	8007a7c <UART_AdvFeatureConfig+0xb8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a6e:	6802      	ldr	r2, [r0, #0]
 8007a70:	6853      	ldr	r3, [r2, #4]
 8007a72:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8007a76:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8007a78:	430b      	orrs	r3, r1
 8007a7a:	6053      	str	r3, [r2, #4]
  }
}
 8007a7c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a7e:	6802      	ldr	r2, [r0, #0]
 8007a80:	6853      	ldr	r3, [r2, #4]
 8007a82:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007a86:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8007a88:	430b      	orrs	r3, r1
 8007a8a:	6053      	str	r3, [r2, #4]
 8007a8c:	e7eb      	b.n	8007a66 <UART_AdvFeatureConfig+0xa2>

08007a8e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a8e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a92:	4605      	mov	r5, r0
 8007a94:	460f      	mov	r7, r1
 8007a96:	4616      	mov	r6, r2
 8007a98:	4699      	mov	r9, r3
 8007a9a:	f8dd 8020 	ldr.w	r8, [sp, #32]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a9e:	682c      	ldr	r4, [r5, #0]
 8007aa0:	69e4      	ldr	r4, [r4, #28]
 8007aa2:	ea37 0304 	bics.w	r3, r7, r4
 8007aa6:	bf0c      	ite	eq
 8007aa8:	f04f 0c01 	moveq.w	ip, #1
 8007aac:	f04f 0c00 	movne.w	ip, #0
 8007ab0:	45b4      	cmp	ip, r6
 8007ab2:	d157      	bne.n	8007b64 <UART_WaitOnFlagUntilTimeout+0xd6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ab4:	f1b8 3fff 	cmp.w	r8, #4294967295
 8007ab8:	d0f1      	beq.n	8007a9e <UART_WaitOnFlagUntilTimeout+0x10>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aba:	f7fb fa5f 	bl	8002f7c <HAL_GetTick>
 8007abe:	eba0 0009 	sub.w	r0, r0, r9
 8007ac2:	4540      	cmp	r0, r8
 8007ac4:	d82f      	bhi.n	8007b26 <UART_WaitOnFlagUntilTimeout+0x98>
 8007ac6:	f1b8 0f00 	cmp.w	r8, #0
 8007aca:	d02c      	beq.n	8007b26 <UART_WaitOnFlagUntilTimeout+0x98>
        __HAL_UNLOCK(huart);

        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007acc:	682b      	ldr	r3, [r5, #0]
 8007ace:	681a      	ldr	r2, [r3, #0]
 8007ad0:	f012 0f04 	tst.w	r2, #4
 8007ad4:	d0e3      	beq.n	8007a9e <UART_WaitOnFlagUntilTimeout+0x10>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ad6:	69da      	ldr	r2, [r3, #28]
 8007ad8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8007adc:	d0df      	beq.n	8007a9e <UART_WaitOnFlagUntilTimeout+0x10>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ade:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007ae2:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007ae4:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae6:	e852 3f00 	ldrex	r3, [r2]
 8007aea:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aee:	e842 3100 	strex	r1, r3, [r2]
 8007af2:	2900      	cmp	r1, #0
 8007af4:	d1f6      	bne.n	8007ae4 <UART_WaitOnFlagUntilTimeout+0x56>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007af6:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007af8:	f102 0308 	add.w	r3, r2, #8
 8007afc:	e853 3f00 	ldrex	r3, [r3]
 8007b00:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b04:	3208      	adds	r2, #8
 8007b06:	e842 3100 	strex	r1, r3, [r2]
 8007b0a:	2900      	cmp	r1, #0
 8007b0c:	d1f3      	bne.n	8007af6 <UART_WaitOnFlagUntilTimeout+0x68>

          huart->gState = HAL_UART_STATE_READY;
 8007b0e:	2320      	movs	r3, #32
 8007b10:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8007b14:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b18:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80

          return HAL_TIMEOUT;
 8007b22:	2003      	movs	r0, #3
 8007b24:	e01f      	b.n	8007b66 <UART_WaitOnFlagUntilTimeout+0xd8>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8007b26:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b28:	e852 3f00 	ldrex	r3, [r2]
 8007b2c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b30:	e842 3100 	strex	r1, r3, [r2]
 8007b34:	2900      	cmp	r1, #0
 8007b36:	d1f6      	bne.n	8007b26 <UART_WaitOnFlagUntilTimeout+0x98>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b38:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3a:	f102 0308 	add.w	r3, r2, #8
 8007b3e:	e853 3f00 	ldrex	r3, [r3]
 8007b42:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b46:	3208      	adds	r2, #8
 8007b48:	e842 3100 	strex	r1, r3, [r2]
 8007b4c:	2900      	cmp	r1, #0
 8007b4e:	d1f3      	bne.n	8007b38 <UART_WaitOnFlagUntilTimeout+0xaa>
        huart->gState = HAL_UART_STATE_READY;
 8007b50:	2320      	movs	r3, #32
 8007b52:	f8c5 3084 	str.w	r3, [r5, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8007b56:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        __HAL_UNLOCK(huart);
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
        return HAL_TIMEOUT;
 8007b60:	2003      	movs	r0, #3
 8007b62:	e000      	b.n	8007b66 <UART_WaitOnFlagUntilTimeout+0xd8>
        }
      }
    }
  }
  return HAL_OK;
 8007b64:	2000      	movs	r0, #0
}
 8007b66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08007b6a <UART_CheckIdleState>:
{
 8007b6a:	b530      	push	{r4, r5, lr}
 8007b6c:	b083      	sub	sp, #12
 8007b6e:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b70:	2300      	movs	r3, #0
 8007b72:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 8007b76:	f7fb fa01 	bl	8002f7c <HAL_GetTick>
 8007b7a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b7c:	6822      	ldr	r2, [r4, #0]
 8007b7e:	6812      	ldr	r2, [r2, #0]
 8007b80:	f012 0f08 	tst.w	r2, #8
 8007b84:	d10f      	bne.n	8007ba6 <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b86:	6823      	ldr	r3, [r4, #0]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f013 0f04 	tst.w	r3, #4
 8007b8e:	d118      	bne.n	8007bc2 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 8007b90:	2320      	movs	r3, #32
 8007b92:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8007b96:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b9a:	2000      	movs	r0, #0
 8007b9c:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 8007b9e:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8007ba2:	b003      	add	sp, #12
 8007ba4:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007ba6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007baa:	9300      	str	r3, [sp, #0]
 8007bac:	4603      	mov	r3, r0
 8007bae:	2200      	movs	r2, #0
 8007bb0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	f7ff ff6a 	bl	8007a8e <UART_WaitOnFlagUntilTimeout>
 8007bba:	2800      	cmp	r0, #0
 8007bbc:	d0e3      	beq.n	8007b86 <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8007bbe:	2003      	movs	r0, #3
 8007bc0:	e7ef      	b.n	8007ba2 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bc2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007bc6:	9300      	str	r3, [sp, #0]
 8007bc8:	462b      	mov	r3, r5
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007bd0:	4620      	mov	r0, r4
 8007bd2:	f7ff ff5c 	bl	8007a8e <UART_WaitOnFlagUntilTimeout>
 8007bd6:	2800      	cmp	r0, #0
 8007bd8:	d0da      	beq.n	8007b90 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8007bda:	2003      	movs	r0, #3
 8007bdc:	e7e1      	b.n	8007ba2 <UART_CheckIdleState+0x38>

08007bde <HAL_UART_Init>:
  if (huart == NULL)
 8007bde:	b378      	cbz	r0, 8007c40 <HAL_UART_Init+0x62>
{
 8007be0:	b510      	push	{r4, lr}
 8007be2:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8007be4:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 8007be8:	b30b      	cbz	r3, 8007c2e <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8007bea:	2324      	movs	r3, #36	; 0x24
 8007bec:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8007bf0:	6822      	ldr	r2, [r4, #0]
 8007bf2:	6813      	ldr	r3, [r2, #0]
 8007bf4:	f023 0301 	bic.w	r3, r3, #1
 8007bf8:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	f7ff fd1e 	bl	800763c <UART_SetConfig>
 8007c00:	2801      	cmp	r0, #1
 8007c02:	d013      	beq.n	8007c2c <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c04:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007c06:	b9bb      	cbnz	r3, 8007c38 <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007c08:	6822      	ldr	r2, [r4, #0]
 8007c0a:	6853      	ldr	r3, [r2, #4]
 8007c0c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8007c10:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007c12:	6822      	ldr	r2, [r4, #0]
 8007c14:	6893      	ldr	r3, [r2, #8]
 8007c16:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8007c1a:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8007c1c:	6822      	ldr	r2, [r4, #0]
 8007c1e:	6813      	ldr	r3, [r2, #0]
 8007c20:	f043 0301 	orr.w	r3, r3, #1
 8007c24:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8007c26:	4620      	mov	r0, r4
 8007c28:	f7ff ff9f 	bl	8007b6a <UART_CheckIdleState>
}
 8007c2c:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8007c2e:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 8007c32:	f7fb f849 	bl	8002cc8 <HAL_UART_MspInit>
 8007c36:	e7d8      	b.n	8007bea <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8007c38:	4620      	mov	r0, r4
 8007c3a:	f7ff fec3 	bl	80079c4 <UART_AdvFeatureConfig>
 8007c3e:	e7e3      	b.n	8007c08 <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8007c40:	2001      	movs	r0, #1
}
 8007c42:	4770      	bx	lr

08007c44 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007c44:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8007c46:	b92b      	cbnz	r3, 8007c54 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8007c48:	2301      	movs	r3, #1
 8007c4a:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007c4e:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8007c52:	4770      	bx	lr
{
 8007c54:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007c56:	6803      	ldr	r3, [r0, #0]
 8007c58:	689a      	ldr	r2, [r3, #8]
 8007c5a:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007c5e:	6899      	ldr	r1, [r3, #8]
 8007c60:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c62:	4d09      	ldr	r5, [pc, #36]	; (8007c88 <UARTEx_SetNbDataToProcess+0x44>)
 8007c64:	5c6b      	ldrb	r3, [r5, r1]
 8007c66:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007c68:	4c08      	ldr	r4, [pc, #32]	; (8007c8c <UARTEx_SetNbDataToProcess+0x48>)
 8007c6a:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007c6c:	fb93 f3f1 	sdiv	r3, r3, r1
 8007c70:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c74:	5cab      	ldrb	r3, [r5, r2]
 8007c76:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007c78:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007c7a:	fb93 f3f2 	sdiv	r3, r3, r2
 8007c7e:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8007c82:	bc30      	pop	{r4, r5}
 8007c84:	4770      	bx	lr
 8007c86:	bf00      	nop
 8007c88:	0800f38c 	.word	0x0800f38c
 8007c8c:	0800f384 	.word	0x0800f384

08007c90 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8007c90:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8007c94:	2b01      	cmp	r3, #1
 8007c96:	d018      	beq.n	8007cca <HAL_UARTEx_DisableFifoMode+0x3a>
 8007c98:	2301      	movs	r3, #1
 8007c9a:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8007c9e:	2324      	movs	r3, #36	; 0x24
 8007ca0:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ca4:	6803      	ldr	r3, [r0, #0]
 8007ca6:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007ca8:	6819      	ldr	r1, [r3, #0]
 8007caa:	f021 0101 	bic.w	r1, r1, #1
 8007cae:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007cb0:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cb8:	6801      	ldr	r1, [r0, #0]
 8007cba:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007cbc:	2220      	movs	r2, #32
 8007cbe:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007cc2:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	4770      	bx	lr
  __HAL_LOCK(huart);
 8007cca:	2002      	movs	r0, #2
}
 8007ccc:	4770      	bx	lr

08007cce <HAL_UARTEx_SetTxFifoThreshold>:
{
 8007cce:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8007cd0:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d01d      	beq.n	8007d14 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8007cd8:	4604      	mov	r4, r0
 8007cda:	2301      	movs	r3, #1
 8007cdc:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8007ce0:	2324      	movs	r3, #36	; 0x24
 8007ce2:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007ce6:	6803      	ldr	r3, [r0, #0]
 8007ce8:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007cea:	681a      	ldr	r2, [r3, #0]
 8007cec:	f022 0201 	bic.w	r2, r2, #1
 8007cf0:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007cf2:	6802      	ldr	r2, [r0, #0]
 8007cf4:	6893      	ldr	r3, [r2, #8]
 8007cf6:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8007cfa:	4319      	orrs	r1, r3
 8007cfc:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007cfe:	f7ff ffa1 	bl	8007c44 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d02:	6823      	ldr	r3, [r4, #0]
 8007d04:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007d06:	2320      	movs	r3, #32
 8007d08:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8007d12:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8007d14:	2002      	movs	r0, #2
 8007d16:	e7fc      	b.n	8007d12 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08007d18 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8007d18:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8007d1a:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d01d      	beq.n	8007d5e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8007d22:	4604      	mov	r4, r0
 8007d24:	2301      	movs	r3, #1
 8007d26:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8007d2a:	2324      	movs	r3, #36	; 0x24
 8007d2c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d30:	6803      	ldr	r3, [r0, #0]
 8007d32:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8007d34:	681a      	ldr	r2, [r3, #0]
 8007d36:	f022 0201 	bic.w	r2, r2, #1
 8007d3a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007d3c:	6802      	ldr	r2, [r0, #0]
 8007d3e:	6893      	ldr	r3, [r2, #8]
 8007d40:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8007d44:	4319      	orrs	r1, r3
 8007d46:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8007d48:	f7ff ff7c 	bl	8007c44 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d4c:	6823      	ldr	r3, [r4, #0]
 8007d4e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8007d50:	2320      	movs	r3, #32
 8007d52:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8007d56:	2000      	movs	r0, #0
 8007d58:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 8007d5c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8007d5e:	2002      	movs	r0, #2
 8007d60:	e7fc      	b.n	8007d5c <HAL_UARTEx_SetRxFifoThreshold+0x44>
	...

08007d64 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 8007d64:	b430      	push	{r4, r5}
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));
  assert_param(IS_FMC_NBL_SETUPTIME(Init->NBLSetupTime));
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007d66:	680a      	ldr	r2, [r1, #0]
 8007d68:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8007d6c:	f023 0301 	bic.w	r3, r3, #1
 8007d70:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 8007d74:	688b      	ldr	r3, [r1, #8]
 8007d76:	2b08      	cmp	r3, #8
 8007d78:	d036      	beq.n	8007de8 <FMC_NORSRAM_Init+0x84>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007d7a:	2400      	movs	r4, #0
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007d7c:	684a      	ldr	r2, [r1, #4]
  btcr_reg = (flashaccess                   | \
 8007d7e:	4322      	orrs	r2, r4
              Init->DataAddressMux          | \
 8007d80:	4313      	orrs	r3, r2
              Init->MemoryType              | \
              Init->MemoryDataWidth         | \
 8007d82:	68ca      	ldr	r2, [r1, #12]
              Init->MemoryType              | \
 8007d84:	4313      	orrs	r3, r2
              Init->BurstAccessMode         | \
 8007d86:	690a      	ldr	r2, [r1, #16]
              Init->MemoryDataWidth         | \
 8007d88:	4313      	orrs	r3, r2
              Init->WaitSignalPolarity      | \
 8007d8a:	694a      	ldr	r2, [r1, #20]
              Init->BurstAccessMode         | \
 8007d8c:	4313      	orrs	r3, r2
              Init->WaitSignalActive        | \
 8007d8e:	698a      	ldr	r2, [r1, #24]
              Init->WaitSignalPolarity      | \
 8007d90:	4313      	orrs	r3, r2
              Init->WriteOperation          | \
 8007d92:	69ca      	ldr	r2, [r1, #28]
              Init->WaitSignalActive        | \
 8007d94:	4313      	orrs	r3, r2
              Init->WaitSignal              | \
 8007d96:	6a0a      	ldr	r2, [r1, #32]
              Init->WriteOperation          | \
 8007d98:	4313      	orrs	r3, r2
              Init->ExtendedMode            | \
 8007d9a:	6a4a      	ldr	r2, [r1, #36]	; 0x24
              Init->WaitSignal              | \
 8007d9c:	4313      	orrs	r3, r2
              Init->AsynchronousWait        | \
 8007d9e:	6a8a      	ldr	r2, [r1, #40]	; 0x28
              Init->ExtendedMode            | \
 8007da0:	4313      	orrs	r3, r2
              Init->WriteBurst);
 8007da2:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8007da4:	4313      	orrs	r3, r2

  btcr_reg |= Init->ContinuousClock;
 8007da6:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8007da8:	4313      	orrs	r3, r2
  btcr_reg |= Init->WriteFifo;
 8007daa:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8007dac:	431a      	orrs	r2, r3
  btcr_reg |= Init->NBLSetupTime;
 8007dae:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8007db0:	431a      	orrs	r2, r3
  btcr_reg |= Init->PageSize;
 8007db2:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8007db4:	431a      	orrs	r2, r3
  mask |= FMC_BCR1_CCLKEN;
  mask |= FMC_BCR1_WFDIS;
  mask |= FMC_BCRx_NBLSET;
  mask |= FMC_BCRx_CPSIZE;

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007db6:	680c      	ldr	r4, [r1, #0]
 8007db8:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 8007dbc:	4b20      	ldr	r3, [pc, #128]	; (8007e40 <FMC_NORSRAM_Init+0xdc>)
 8007dbe:	402b      	ands	r3, r5
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	f840 3024 	str.w	r3, [r0, r4, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8007dc6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8007dc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007dcc:	d00e      	beq.n	8007dec <FMC_NORSRAM_Init+0x88>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
  }

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 8007dce:	680b      	ldr	r3, [r1, #0]
 8007dd0:	b11b      	cbz	r3, 8007dda <FMC_NORSRAM_Init+0x76>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 8007dd2:	6803      	ldr	r3, [r0, #0]
 8007dd4:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	6003      	str	r3, [r0, #0]
  }

  /* Check PSRAM chip select counter state */
  if (Init->MaxChipSelectPulse == ENABLE)
 8007dda:	f891 3040 	ldrb.w	r3, [r1, #64]	; 0x40
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d00d      	beq.n	8007dfe <FMC_NORSRAM_Init+0x9a>
        break;
    }
  }

  return HAL_OK;
}
 8007de2:	2000      	movs	r0, #0
 8007de4:	bc30      	pop	{r4, r5}
 8007de6:	4770      	bx	lr
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007de8:	2440      	movs	r4, #64	; 0x40
 8007dea:	e7c7      	b.n	8007d7c <FMC_NORSRAM_Init+0x18>
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8007dec:	680a      	ldr	r2, [r1, #0]
 8007dee:	2a00      	cmp	r2, #0
 8007df0:	d0ed      	beq.n	8007dce <FMC_NORSRAM_Init+0x6a>
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8007df2:	6802      	ldr	r2, [r0, #0]
 8007df4:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	6003      	str	r3, [r0, #0]
 8007dfc:	e7e7      	b.n	8007dce <FMC_NORSRAM_Init+0x6a>
    MODIFY_REG(Device->PCSCNTR, FMC_PCSCNTR_CSCOUNT, (uint32_t)(Init->MaxChipSelectPulseTime));
 8007dfe:	6a03      	ldr	r3, [r0, #32]
 8007e00:	0c1b      	lsrs	r3, r3, #16
 8007e02:	041b      	lsls	r3, r3, #16
 8007e04:	6c4a      	ldr	r2, [r1, #68]	; 0x44
 8007e06:	4313      	orrs	r3, r2
 8007e08:	6203      	str	r3, [r0, #32]
    switch (Init->NSBank)
 8007e0a:	680b      	ldr	r3, [r1, #0]
 8007e0c:	2b02      	cmp	r3, #2
 8007e0e:	d00c      	beq.n	8007e2a <FMC_NORSRAM_Init+0xc6>
 8007e10:	2b04      	cmp	r3, #4
 8007e12:	d00f      	beq.n	8007e34 <FMC_NORSRAM_Init+0xd0>
 8007e14:	b123      	cbz	r3, 8007e20 <FMC_NORSRAM_Init+0xbc>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB4EN);
 8007e16:	6a03      	ldr	r3, [r0, #32]
 8007e18:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007e1c:	6203      	str	r3, [r0, #32]
        break;
 8007e1e:	e7e0      	b.n	8007de2 <FMC_NORSRAM_Init+0x7e>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB1EN);
 8007e20:	6a03      	ldr	r3, [r0, #32]
 8007e22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e26:	6203      	str	r3, [r0, #32]
        break;
 8007e28:	e7db      	b.n	8007de2 <FMC_NORSRAM_Init+0x7e>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB2EN);
 8007e2a:	6a03      	ldr	r3, [r0, #32]
 8007e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007e30:	6203      	str	r3, [r0, #32]
        break;
 8007e32:	e7d6      	b.n	8007de2 <FMC_NORSRAM_Init+0x7e>
        SET_BIT(Device->PCSCNTR, FMC_PCSCNTR_CNTB3EN);
 8007e34:	6a03      	ldr	r3, [r0, #32]
 8007e36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007e3a:	6203      	str	r3, [r0, #32]
        break;
 8007e3c:	e7d1      	b.n	8007de2 <FMC_NORSRAM_Init+0x7e>
 8007e3e:	bf00      	nop
 8007e40:	ff000480 	.word	0xff000480

08007e44 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007e44:	b410      	push	{r4}
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8007e46:	3201      	adds	r2, #1
 8007e48:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8007e4c:	680b      	ldr	r3, [r1, #0]
 8007e4e:	684c      	ldr	r4, [r1, #4]
 8007e50:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8007e54:	688c      	ldr	r4, [r1, #8]
 8007e56:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8007e5a:	68cc      	ldr	r4, [r1, #12]
 8007e5c:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 8007e60:	690c      	ldr	r4, [r1, #16]
 8007e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007e66:	694c      	ldr	r4, [r1, #20]
 8007e68:	f104 3cff 	add.w	ip, r4, #4294967295
 8007e6c:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 8007e70:	698c      	ldr	r4, [r1, #24]
 8007e72:	f1a4 0c02 	sub.w	ip, r4, #2
 8007e76:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
 8007e7a:	69cc      	ldr	r4, [r1, #28]
 8007e7c:	4323      	orrs	r3, r4
 8007e7e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
                                                       (((Timing->CLKDivision) - 1U)     << FMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8007e82:	6803      	ldr	r3, [r0, #0]
 8007e84:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8007e88:	d00b      	beq.n	8007ea2 <FMC_NORSRAM_Timing_Init+0x5e>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8007e8a:	6843      	ldr	r3, [r0, #4]
 8007e8c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 8007e90:	694a      	ldr	r2, [r1, #20]
 8007e92:	3a01      	subs	r2, #1
 8007e94:	ea43 5202 	orr.w	r2, r3, r2, lsl #20
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 8007e98:	6843      	ldr	r3, [r0, #4]
 8007e9a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	6043      	str	r3, [r0, #4]
  }

  return HAL_OK;
}
 8007ea2:	2000      	movs	r0, #0
 8007ea4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ea8:	4770      	bx	lr

08007eaa <FMC_NORSRAM_Extended_Timing_Init>:
{
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8007eaa:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007eae:	d005      	beq.n	8007ebc <FMC_NORSRAM_Extended_Timing_Init+0x12>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007eb0:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8007eb4:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8007eb8:	2000      	movs	r0, #0
 8007eba:	4770      	bx	lr
{
 8007ebc:	b410      	push	{r4}
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007ebe:	f850 3022 	ldr.w	r3, [r0, r2, lsl #2]
 8007ec2:	f003 6c7f 	and.w	ip, r3, #267386880	; 0xff00000
 8007ec6:	680b      	ldr	r3, [r1, #0]
 8007ec8:	684c      	ldr	r4, [r1, #4]
 8007eca:	ea43 1304 	orr.w	r3, r3, r4, lsl #4
 8007ece:	688c      	ldr	r4, [r1, #8]
 8007ed0:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
 8007ed4:	68cc      	ldr	r4, [r1, #12]
 8007ed6:	ea43 7384 	orr.w	r3, r3, r4, lsl #30
 8007eda:	69cc      	ldr	r4, [r1, #28]
 8007edc:	4323      	orrs	r3, r4
 8007ede:	6909      	ldr	r1, [r1, #16]
 8007ee0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8007ee4:	ea4c 0303 	orr.w	r3, ip, r3
 8007ee8:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
}
 8007eec:	2000      	movs	r0, #0
 8007eee:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ef2:	4770      	bx	lr

08007ef4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8007ef4:	b4f0      	push	{r4, r5, r6, r7}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8007ef6:	680a      	ldr	r2, [r1, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ef8:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8007efc:	b112      	cbz	r2, 8007f04 <LL_GPIO_Init+0x10>
  return __builtin_clz(value);
 8007efe:	fab2 f282 	clz	r2, r2
 8007f02:	e04e      	b.n	8007fa2 <LL_GPIO_Init+0xae>
    return 32U;
 8007f04:	2220      	movs	r2, #32

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007f06:	e04c      	b.n	8007fa2 <LL_GPIO_Init+0xae>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8007f08:	688e      	ldr	r6, [r1, #8]
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8007f0a:	6885      	ldr	r5, [r0, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f0c:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8007f10:	b1e4      	cbz	r4, 8007f4c <LL_GPIO_Init+0x58>
  return __builtin_clz(value);
 8007f12:	fab4 f484 	clz	r4, r4
 8007f16:	0064      	lsls	r4, r4, #1
 8007f18:	f04f 0c03 	mov.w	ip, #3
 8007f1c:	fa0c f404 	lsl.w	r4, ip, r4
 8007f20:	ea25 0504 	bic.w	r5, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f24:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8007f28:	b194      	cbz	r4, 8007f50 <LL_GPIO_Init+0x5c>
  return __builtin_clz(value);
 8007f2a:	fab4 f484 	clz	r4, r4
 8007f2e:	0064      	lsls	r4, r4, #1
 8007f30:	fa06 f404 	lsl.w	r4, r6, r4
 8007f34:	432c      	orrs	r4, r5
 8007f36:	6084      	str	r4, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8007f38:	680d      	ldr	r5, [r1, #0]
 8007f3a:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8007f3c:	6844      	ldr	r4, [r0, #4]
 8007f3e:	ea24 0405 	bic.w	r4, r4, r5
 8007f42:	fb06 f505 	mul.w	r5, r6, r5
 8007f46:	432c      	orrs	r4, r5
 8007f48:	6044      	str	r4, [r0, #4]
}
 8007f4a:	e039      	b.n	8007fc0 <LL_GPIO_Init+0xcc>
    return 32U;
 8007f4c:	2420      	movs	r4, #32
 8007f4e:	e7e2      	b.n	8007f16 <LL_GPIO_Init+0x22>
 8007f50:	2420      	movs	r4, #32
 8007f52:	e7ec      	b.n	8007f2e <LL_GPIO_Init+0x3a>
 8007f54:	2420      	movs	r4, #32
 8007f56:	e03b      	b.n	8007fd0 <LL_GPIO_Init+0xdc>
 8007f58:	2420      	movs	r4, #32
 8007f5a:	e046      	b.n	8007fea <LL_GPIO_Init+0xf6>
 8007f5c:	2420      	movs	r4, #32
 8007f5e:	e056      	b.n	800800e <LL_GPIO_Init+0x11a>
 8007f60:	2420      	movs	r4, #32
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8007f62:	00a4      	lsls	r4, r4, #2
 8007f64:	fa06 f404 	lsl.w	r4, r6, r4
 8007f68:	432c      	orrs	r4, r5
 8007f6a:	6204      	str	r4, [r0, #32]
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8007f6c:	684e      	ldr	r6, [r1, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8007f6e:	6805      	ldr	r5, [r0, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f70:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8007f74:	2c00      	cmp	r4, #0
 8007f76:	d075      	beq.n	8008064 <LL_GPIO_Init+0x170>
  return __builtin_clz(value);
 8007f78:	fab4 f484 	clz	r4, r4
 8007f7c:	0064      	lsls	r4, r4, #1
 8007f7e:	f04f 0c03 	mov.w	ip, #3
 8007f82:	fa0c f404 	lsl.w	r4, ip, r4
 8007f86:	ea25 0404 	bic.w	r4, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f8a:	fa93 f3a3 	rbit	r3, r3
  if (value == 0U)
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d06a      	beq.n	8008068 <LL_GPIO_Init+0x174>
  return __builtin_clz(value);
 8007f92:	fab3 f383 	clz	r3, r3
 8007f96:	005b      	lsls	r3, r3, #1
 8007f98:	fa06 f303 	lsl.w	r3, r6, r3
 8007f9c:	4323      	orrs	r3, r4
 8007f9e:	6003      	str	r3, [r0, #0]
    }
    pinpos++;
 8007fa0:	3201      	adds	r2, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8007fa2:	680b      	ldr	r3, [r1, #0]
 8007fa4:	fa33 f402 	lsrs.w	r4, r3, r2
 8007fa8:	d060      	beq.n	800806c <LL_GPIO_Init+0x178>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8007faa:	f04f 0c01 	mov.w	ip, #1
 8007fae:	fa0c fc02 	lsl.w	ip, ip, r2
    if (currentpin != 0x00u)
 8007fb2:	ea1c 0303 	ands.w	r3, ip, r3
 8007fb6:	d0f3      	beq.n	8007fa0 <LL_GPIO_Init+0xac>
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8007fb8:	684c      	ldr	r4, [r1, #4]
 8007fba:	3c01      	subs	r4, #1
 8007fbc:	2c01      	cmp	r4, #1
 8007fbe:	d9a3      	bls.n	8007f08 <LL_GPIO_Init+0x14>
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8007fc0:	690e      	ldr	r6, [r1, #16]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8007fc2:	68c5      	ldr	r5, [r0, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fc4:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8007fc8:	2c00      	cmp	r4, #0
 8007fca:	d0c3      	beq.n	8007f54 <LL_GPIO_Init+0x60>
  return __builtin_clz(value);
 8007fcc:	fab4 f484 	clz	r4, r4
 8007fd0:	0064      	lsls	r4, r4, #1
 8007fd2:	f04f 0c03 	mov.w	ip, #3
 8007fd6:	fa0c f404 	lsl.w	r4, ip, r4
 8007fda:	ea25 0504 	bic.w	r5, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fde:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8007fe2:	2c00      	cmp	r4, #0
 8007fe4:	d0b8      	beq.n	8007f58 <LL_GPIO_Init+0x64>
  return __builtin_clz(value);
 8007fe6:	fab4 f484 	clz	r4, r4
 8007fea:	0064      	lsls	r4, r4, #1
 8007fec:	fa06 f404 	lsl.w	r4, r6, r4
 8007ff0:	432c      	orrs	r4, r5
 8007ff2:	60c4      	str	r4, [r0, #12]
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8007ff4:	684c      	ldr	r4, [r1, #4]
 8007ff6:	2c02      	cmp	r4, #2
 8007ff8:	d1b8      	bne.n	8007f6c <LL_GPIO_Init+0x78>
        if (currentpin < LL_GPIO_PIN_8)
 8007ffa:	2bff      	cmp	r3, #255	; 0xff
 8007ffc:	d814      	bhi.n	8008028 <LL_GPIO_Init+0x134>
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8007ffe:	694e      	ldr	r6, [r1, #20]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8008000:	6a05      	ldr	r5, [r0, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008002:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 8008006:	2c00      	cmp	r4, #0
 8008008:	d0a8      	beq.n	8007f5c <LL_GPIO_Init+0x68>
  return __builtin_clz(value);
 800800a:	fab4 f484 	clz	r4, r4
 800800e:	00a4      	lsls	r4, r4, #2
 8008010:	270f      	movs	r7, #15
 8008012:	fa07 f404 	lsl.w	r4, r7, r4
 8008016:	ea25 0504 	bic.w	r5, r5, r4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800801a:	fa93 f4a3 	rbit	r4, r3
  if (value == 0U)
 800801e:	2c00      	cmp	r4, #0
 8008020:	d09e      	beq.n	8007f60 <LL_GPIO_Init+0x6c>
  return __builtin_clz(value);
 8008022:	fab4 f484 	clz	r4, r4
 8008026:	e79c      	b.n	8007f62 <LL_GPIO_Init+0x6e>
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8008028:	694f      	ldr	r7, [r1, #20]
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800802a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800802c:	0a1c      	lsrs	r4, r3, #8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800802e:	fa94 f5a4 	rbit	r5, r4
  if (value == 0U)
 8008032:	b19d      	cbz	r5, 800805c <LL_GPIO_Init+0x168>
  return __builtin_clz(value);
 8008034:	fab5 f585 	clz	r5, r5
 8008038:	00ad      	lsls	r5, r5, #2
 800803a:	f04f 0c0f 	mov.w	ip, #15
 800803e:	fa0c f505 	lsl.w	r5, ip, r5
 8008042:	ea26 0505 	bic.w	r5, r6, r5
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008046:	fa94 f4a4 	rbit	r4, r4
  if (value == 0U)
 800804a:	b14c      	cbz	r4, 8008060 <LL_GPIO_Init+0x16c>
  return __builtin_clz(value);
 800804c:	fab4 f484 	clz	r4, r4
 8008050:	00a4      	lsls	r4, r4, #2
 8008052:	fa07 f404 	lsl.w	r4, r7, r4
 8008056:	432c      	orrs	r4, r5
 8008058:	6244      	str	r4, [r0, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 800805a:	e787      	b.n	8007f6c <LL_GPIO_Init+0x78>
    return 32U;
 800805c:	2520      	movs	r5, #32
 800805e:	e7eb      	b.n	8008038 <LL_GPIO_Init+0x144>
 8008060:	2420      	movs	r4, #32
 8008062:	e7f5      	b.n	8008050 <LL_GPIO_Init+0x15c>
 8008064:	2420      	movs	r4, #32
 8008066:	e789      	b.n	8007f7c <LL_GPIO_Init+0x88>
 8008068:	2320      	movs	r3, #32
 800806a:	e794      	b.n	8007f96 <LL_GPIO_Init+0xa2>
  }
  return (SUCCESS);
}
 800806c:	2000      	movs	r0, #0
 800806e:	bcf0      	pop	{r4, r5, r6, r7}
 8008070:	4770      	bx	lr
	...

08008074 <RCC_GetHCLKClockFreq>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008074:	4b04      	ldr	r3, [pc, #16]	; (8008088 <RCC_GetHCLKClockFreq+0x14>)
 8008076:	689b      	ldr	r3, [r3, #8]
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8008078:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800807c:	4a03      	ldr	r2, [pc, #12]	; (800808c <RCC_GetHCLKClockFreq+0x18>)
 800807e:	5cd3      	ldrb	r3, [r2, r3]
 8008080:	f003 031f 	and.w	r3, r3, #31
}
 8008084:	40d8      	lsrs	r0, r3
 8008086:	4770      	bx	lr
 8008088:	40021000 	.word	0x40021000
 800808c:	0800f354 	.word	0x0800f354

08008090 <RCC_GetPCLK1ClockFreq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8008090:	4b04      	ldr	r3, [pc, #16]	; (80080a4 <RCC_GetPCLK1ClockFreq+0x14>)
 8008092:	689b      	ldr	r3, [r3, #8]
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8008094:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8008098:	4a03      	ldr	r2, [pc, #12]	; (80080a8 <RCC_GetPCLK1ClockFreq+0x18>)
 800809a:	5cd3      	ldrb	r3, [r2, r3]
 800809c:	f003 031f 	and.w	r3, r3, #31
}
 80080a0:	40d8      	lsrs	r0, r3
 80080a2:	4770      	bx	lr
 80080a4:	40021000 	.word	0x40021000
 80080a8:	0800f364 	.word	0x0800f364

080080ac <RCC_GetPCLK2ClockFreq>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80080ac:	4b04      	ldr	r3, [pc, #16]	; (80080c0 <RCC_GetPCLK2ClockFreq+0x14>)
 80080ae:	689b      	ldr	r3, [r3, #8]
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 80080b0:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80080b4:	4a03      	ldr	r2, [pc, #12]	; (80080c4 <RCC_GetPCLK2ClockFreq+0x18>)
 80080b6:	5cd3      	ldrb	r3, [r2, r3]
 80080b8:	f003 031f 	and.w	r3, r3, #31
}
 80080bc:	40d8      	lsrs	r0, r3
 80080be:	4770      	bx	lr
 80080c0:	40021000 	.word	0x40021000
 80080c4:	0800f364 	.word	0x0800f364

080080c8 <RCC_PLL_GetFreqDomain_SYS>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80080c8:	4b0e      	ldr	r3, [pc, #56]	; (8008104 <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 80080ca:	68db      	ldr	r3, [r3, #12]
 80080cc:	f003 0303 	and.w	r3, r3, #3
  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();

  switch (pllsource)
 80080d0:	2b03      	cmp	r3, #3
 80080d2:	d014      	beq.n	80080fe <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80080d4:	480c      	ldr	r0, [pc, #48]	; (8008108 <RCC_PLL_GetFreqDomain_SYS+0x40>)
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80080d6:	4a0b      	ldr	r2, [pc, #44]	; (8008104 <RCC_PLL_GetFreqDomain_SYS+0x3c>)
 80080d8:	68d3      	ldr	r3, [r2, #12]
 80080da:	f3c3 2306 	ubfx	r3, r3, #8, #7

    default:
      pllinputfreq = HSI_VALUE;
      break;
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80080de:	fb03 f000 	mul.w	r0, r3, r0
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80080e2:	68d3      	ldr	r3, [r2, #12]
 80080e4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80080e8:	3301      	adds	r3, #1
 80080ea:	fbb0 f0f3 	udiv	r0, r0, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80080ee:	68d3      	ldr	r3, [r2, #12]
 80080f0:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80080f4:	3301      	adds	r3, #1
 80080f6:	005b      	lsls	r3, r3, #1
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80080f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80080fc:	4770      	bx	lr
      pllinputfreq = HSE_VALUE;
 80080fe:	4803      	ldr	r0, [pc, #12]	; (800810c <RCC_PLL_GetFreqDomain_SYS+0x44>)
 8008100:	e7e9      	b.n	80080d6 <RCC_PLL_GetFreqDomain_SYS+0xe>
 8008102:	bf00      	nop
 8008104:	40021000 	.word	0x40021000
 8008108:	00f42400 	.word	0x00f42400
 800810c:	007a1200 	.word	0x007a1200

08008110 <RCC_GetSystemClockFreq>:
{
 8008110:	b508      	push	{r3, lr}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008112:	4b07      	ldr	r3, [pc, #28]	; (8008130 <RCC_GetSystemClockFreq+0x20>)
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	f003 030c 	and.w	r3, r3, #12
  switch (LL_RCC_GetSysClkSource())
 800811a:	2b08      	cmp	r3, #8
 800811c:	d004      	beq.n	8008128 <RCC_GetSystemClockFreq+0x18>
 800811e:	2b0c      	cmp	r3, #12
 8008120:	d104      	bne.n	800812c <RCC_GetSystemClockFreq+0x1c>
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8008122:	f7ff ffd1 	bl	80080c8 <RCC_PLL_GetFreqDomain_SYS>
      break;
 8008126:	e002      	b.n	800812e <RCC_GetSystemClockFreq+0x1e>
      frequency = HSE_VALUE;
 8008128:	4802      	ldr	r0, [pc, #8]	; (8008134 <RCC_GetSystemClockFreq+0x24>)
 800812a:	e000      	b.n	800812e <RCC_GetSystemClockFreq+0x1e>
  switch (LL_RCC_GetSysClkSource())
 800812c:	4802      	ldr	r0, [pc, #8]	; (8008138 <RCC_GetSystemClockFreq+0x28>)
}
 800812e:	bd08      	pop	{r3, pc}
 8008130:	40021000 	.word	0x40021000
 8008134:	007a1200 	.word	0x007a1200
 8008138:	00f42400 	.word	0x00f42400

0800813c <LL_RCC_GetUSARTClockFreq>:
{
 800813c:	b508      	push	{r3, lr}
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 800813e:	2803      	cmp	r0, #3
 8008140:	d005      	beq.n	800814e <LL_RCC_GetUSARTClockFreq+0x12>
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8008142:	280c      	cmp	r0, #12
 8008144:	d02c      	beq.n	80081a0 <LL_RCC_GetUSARTClockFreq+0x64>
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8008146:	2830      	cmp	r0, #48	; 0x30
 8008148:	d053      	beq.n	80081f2 <LL_RCC_GetUSARTClockFreq+0xb6>
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800814a:	2000      	movs	r0, #0
}
 800814c:	bd08      	pop	{r3, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800814e:	4b3d      	ldr	r3, [pc, #244]	; (8008244 <LL_RCC_GetUSARTClockFreq+0x108>)
 8008150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008154:	4003      	ands	r3, r0
 8008156:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800815a:	4b3b      	ldr	r3, [pc, #236]	; (8008248 <LL_RCC_GetUSARTClockFreq+0x10c>)
 800815c:	4298      	cmp	r0, r3
 800815e:	d00f      	beq.n	8008180 <LL_RCC_GetUSARTClockFreq+0x44>
 8008160:	f1b0 1f03 	cmp.w	r0, #196611	; 0x30003
 8008164:	d013      	beq.n	800818e <LL_RCC_GetUSARTClockFreq+0x52>
 8008166:	3b01      	subs	r3, #1
 8008168:	4298      	cmp	r0, r3
 800816a:	d006      	beq.n	800817a <LL_RCC_GetUSARTClockFreq+0x3e>
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800816c:	f7ff ffd0 	bl	8008110 <RCC_GetSystemClockFreq>
 8008170:	f7ff ff80 	bl	8008074 <RCC_GetHCLKClockFreq>
 8008174:	f7ff ff9a 	bl	80080ac <RCC_GetPCLK2ClockFreq>
        break;
 8008178:	e7e8      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
        usart_frequency = RCC_GetSystemClockFreq();
 800817a:	f7ff ffc9 	bl	8008110 <RCC_GetSystemClockFreq>
        break;
 800817e:	e7e5      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8008180:	4b30      	ldr	r3, [pc, #192]	; (8008244 <LL_RCC_GetUSARTClockFreq+0x108>)
 8008182:	6818      	ldr	r0, [r3, #0]
 8008184:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 8008188:	d0e0      	beq.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = HSI_VALUE;
 800818a:	4830      	ldr	r0, [pc, #192]	; (800824c <LL_RCC_GetUSARTClockFreq+0x110>)
 800818c:	e7de      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800818e:	4b2d      	ldr	r3, [pc, #180]	; (8008244 <LL_RCC_GetUSARTClockFreq+0x108>)
 8008190:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8008194:	f010 0002 	ands.w	r0, r0, #2
 8008198:	d0d8      	beq.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = LSE_VALUE;
 800819a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800819e:	e7d5      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80081a0:	4b28      	ldr	r3, [pc, #160]	; (8008244 <LL_RCC_GetUSARTClockFreq+0x108>)
 80081a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081a6:	4003      	ands	r3, r0
 80081a8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80081ac:	4b28      	ldr	r3, [pc, #160]	; (8008250 <LL_RCC_GetUSARTClockFreq+0x114>)
 80081ae:	4298      	cmp	r0, r3
 80081b0:	d00f      	beq.n	80081d2 <LL_RCC_GetUSARTClockFreq+0x96>
 80081b2:	f1b0 1f0c 	cmp.w	r0, #786444	; 0xc000c
 80081b6:	d013      	beq.n	80081e0 <LL_RCC_GetUSARTClockFreq+0xa4>
 80081b8:	3b04      	subs	r3, #4
 80081ba:	4298      	cmp	r0, r3
 80081bc:	d006      	beq.n	80081cc <LL_RCC_GetUSARTClockFreq+0x90>
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80081be:	f7ff ffa7 	bl	8008110 <RCC_GetSystemClockFreq>
 80081c2:	f7ff ff57 	bl	8008074 <RCC_GetHCLKClockFreq>
 80081c6:	f7ff ff63 	bl	8008090 <RCC_GetPCLK1ClockFreq>
        break;
 80081ca:	e7bf      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
        usart_frequency = RCC_GetSystemClockFreq();
 80081cc:	f7ff ffa0 	bl	8008110 <RCC_GetSystemClockFreq>
        break;
 80081d0:	e7bc      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80081d2:	4b1c      	ldr	r3, [pc, #112]	; (8008244 <LL_RCC_GetUSARTClockFreq+0x108>)
 80081d4:	6818      	ldr	r0, [r3, #0]
 80081d6:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 80081da:	d0b7      	beq.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = HSI_VALUE;
 80081dc:	481b      	ldr	r0, [pc, #108]	; (800824c <LL_RCC_GetUSARTClockFreq+0x110>)
 80081de:	e7b5      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80081e0:	4b18      	ldr	r3, [pc, #96]	; (8008244 <LL_RCC_GetUSARTClockFreq+0x108>)
 80081e2:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80081e6:	f010 0002 	ands.w	r0, r0, #2
 80081ea:	d0af      	beq.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = LSE_VALUE;
 80081ec:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80081f0:	e7ac      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80081f2:	4b14      	ldr	r3, [pc, #80]	; (8008244 <LL_RCC_GetUSARTClockFreq+0x108>)
 80081f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081f8:	4003      	ands	r3, r0
 80081fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80081fe:	4b15      	ldr	r3, [pc, #84]	; (8008254 <LL_RCC_GetUSARTClockFreq+0x118>)
 8008200:	4298      	cmp	r0, r3
 8008202:	d00f      	beq.n	8008224 <LL_RCC_GetUSARTClockFreq+0xe8>
 8008204:	f1b0 1f30 	cmp.w	r0, #3145776	; 0x300030
 8008208:	d013      	beq.n	8008232 <LL_RCC_GetUSARTClockFreq+0xf6>
 800820a:	3b10      	subs	r3, #16
 800820c:	4298      	cmp	r0, r3
 800820e:	d006      	beq.n	800821e <LL_RCC_GetUSARTClockFreq+0xe2>
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008210:	f7ff ff7e 	bl	8008110 <RCC_GetSystemClockFreq>
 8008214:	f7ff ff2e 	bl	8008074 <RCC_GetHCLKClockFreq>
 8008218:	f7ff ff3a 	bl	8008090 <RCC_GetPCLK1ClockFreq>
          break;
 800821c:	e796      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
          usart_frequency = RCC_GetSystemClockFreq();
 800821e:	f7ff ff77 	bl	8008110 <RCC_GetSystemClockFreq>
          break;
 8008222:	e793      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8008224:	4b07      	ldr	r3, [pc, #28]	; (8008244 <LL_RCC_GetUSARTClockFreq+0x108>)
 8008226:	6818      	ldr	r0, [r3, #0]
 8008228:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 800822c:	d08e      	beq.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
            usart_frequency = HSI_VALUE;
 800822e:	4807      	ldr	r0, [pc, #28]	; (800824c <LL_RCC_GetUSARTClockFreq+0x110>)
 8008230:	e78c      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008232:	4b04      	ldr	r3, [pc, #16]	; (8008244 <LL_RCC_GetUSARTClockFreq+0x108>)
 8008234:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8008238:	f010 0002 	ands.w	r0, r0, #2
 800823c:	d086      	beq.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
            usart_frequency = LSE_VALUE;
 800823e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  return usart_frequency;
 8008242:	e783      	b.n	800814c <LL_RCC_GetUSARTClockFreq+0x10>
 8008244:	40021000 	.word	0x40021000
 8008248:	00030002 	.word	0x00030002
 800824c:	00f42400 	.word	0x00f42400
 8008250:	000c0008 	.word	0x000c0008
 8008254:	00300020 	.word	0x00300020

08008258 <LL_RCC_GetUARTClockFreq>:
{
 8008258:	b510      	push	{r4, lr}
 800825a:	4604      	mov	r4, r0
  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 800825c:	28c0      	cmp	r0, #192	; 0xc0
 800825e:	d004      	beq.n	800826a <LL_RCC_GetUARTClockFreq+0x12>
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8008260:	2000      	movs	r0, #0
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8008262:	f5b4 7f40 	cmp.w	r4, #768	; 0x300
 8008266:	d029      	beq.n	80082bc <LL_RCC_GetUARTClockFreq+0x64>
}
 8008268:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 800826a:	4b29      	ldr	r3, [pc, #164]	; (8008310 <LL_RCC_GetUARTClockFreq+0xb8>)
 800826c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008270:	4003      	ands	r3, r0
 8008272:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8008276:	4a27      	ldr	r2, [pc, #156]	; (8008314 <LL_RCC_GetUARTClockFreq+0xbc>)
 8008278:	4293      	cmp	r3, r2
 800827a:	d00f      	beq.n	800829c <LL_RCC_GetUARTClockFreq+0x44>
 800827c:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8008280:	d013      	beq.n	80082aa <LL_RCC_GetUARTClockFreq+0x52>
 8008282:	3a40      	subs	r2, #64	; 0x40
 8008284:	4293      	cmp	r3, r2
 8008286:	d006      	beq.n	8008296 <LL_RCC_GetUARTClockFreq+0x3e>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8008288:	f7ff ff42 	bl	8008110 <RCC_GetSystemClockFreq>
 800828c:	f7ff fef2 	bl	8008074 <RCC_GetHCLKClockFreq>
 8008290:	f7ff fefe 	bl	8008090 <RCC_GetPCLK1ClockFreq>
        break;
 8008294:	e7e5      	b.n	8008262 <LL_RCC_GetUARTClockFreq+0xa>
        uart_frequency = RCC_GetSystemClockFreq();
 8008296:	f7ff ff3b 	bl	8008110 <RCC_GetSystemClockFreq>
        break;
 800829a:	e7e2      	b.n	8008262 <LL_RCC_GetUARTClockFreq+0xa>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800829c:	4b1c      	ldr	r3, [pc, #112]	; (8008310 <LL_RCC_GetUARTClockFreq+0xb8>)
 800829e:	6818      	ldr	r0, [r3, #0]
 80082a0:	f410 6080 	ands.w	r0, r0, #1024	; 0x400
 80082a4:	d0dd      	beq.n	8008262 <LL_RCC_GetUARTClockFreq+0xa>
          uart_frequency = HSI_VALUE;
 80082a6:	481c      	ldr	r0, [pc, #112]	; (8008318 <LL_RCC_GetUARTClockFreq+0xc0>)
 80082a8:	e7db      	b.n	8008262 <LL_RCC_GetUARTClockFreq+0xa>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80082aa:	4b19      	ldr	r3, [pc, #100]	; (8008310 <LL_RCC_GetUARTClockFreq+0xb8>)
 80082ac:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 80082b0:	f010 0002 	ands.w	r0, r0, #2
 80082b4:	d0d5      	beq.n	8008262 <LL_RCC_GetUARTClockFreq+0xa>
          uart_frequency = LSE_VALUE;
 80082b6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80082ba:	e7d2      	b.n	8008262 <LL_RCC_GetUARTClockFreq+0xa>
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 80082bc:	4b14      	ldr	r3, [pc, #80]	; (8008310 <LL_RCC_GetUARTClockFreq+0xb8>)
 80082be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082c2:	4023      	ands	r3, r4
 80082c4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80082c8:	4b14      	ldr	r3, [pc, #80]	; (800831c <LL_RCC_GetUARTClockFreq+0xc4>)
 80082ca:	429c      	cmp	r4, r3
 80082cc:	d010      	beq.n	80082f0 <LL_RCC_GetUARTClockFreq+0x98>
 80082ce:	f1b4 2f03 	cmp.w	r4, #50332416	; 0x3000300
 80082d2:	d014      	beq.n	80082fe <LL_RCC_GetUARTClockFreq+0xa6>
 80082d4:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80082d8:	429c      	cmp	r4, r3
 80082da:	d006      	beq.n	80082ea <LL_RCC_GetUARTClockFreq+0x92>
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80082dc:	f7ff ff18 	bl	8008110 <RCC_GetSystemClockFreq>
 80082e0:	f7ff fec8 	bl	8008074 <RCC_GetHCLKClockFreq>
 80082e4:	f7ff fed4 	bl	8008090 <RCC_GetPCLK1ClockFreq>
        break;
 80082e8:	e7be      	b.n	8008268 <LL_RCC_GetUARTClockFreq+0x10>
        uart_frequency = RCC_GetSystemClockFreq();
 80082ea:	f7ff ff11 	bl	8008110 <RCC_GetSystemClockFreq>
        break;
 80082ee:	e7bb      	b.n	8008268 <LL_RCC_GetUARTClockFreq+0x10>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80082f0:	4b07      	ldr	r3, [pc, #28]	; (8008310 <LL_RCC_GetUARTClockFreq+0xb8>)
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80082f8:	d0b6      	beq.n	8008268 <LL_RCC_GetUARTClockFreq+0x10>
          uart_frequency = HSI_VALUE;
 80082fa:	4807      	ldr	r0, [pc, #28]	; (8008318 <LL_RCC_GetUARTClockFreq+0xc0>)
 80082fc:	e7b4      	b.n	8008268 <LL_RCC_GetUARTClockFreq+0x10>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80082fe:	4b04      	ldr	r3, [pc, #16]	; (8008310 <LL_RCC_GetUARTClockFreq+0xb8>)
 8008300:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008304:	f013 0f02 	tst.w	r3, #2
 8008308:	d0ae      	beq.n	8008268 <LL_RCC_GetUARTClockFreq+0x10>
          uart_frequency = LSE_VALUE;
 800830a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  return uart_frequency;
 800830e:	e7ab      	b.n	8008268 <LL_RCC_GetUARTClockFreq+0x10>
 8008310:	40021000 	.word	0x40021000
 8008314:	00c00080 	.word	0x00c00080
 8008318:	00f42400 	.word	0x00f42400
 800831c:	03000200 	.word	0x03000200

08008320 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8008320:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8008322:	6803      	ldr	r3, [r0, #0]
 8008324:	f013 0f01 	tst.w	r3, #1
 8008328:	d175      	bne.n	8008416 <LL_USART_Init+0xf6>
 800832a:	4604      	mov	r4, r0
 800832c:	460d      	mov	r5, r1
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800832e:	6803      	ldr	r3, [r0, #0]
 8008330:	4a3a      	ldr	r2, [pc, #232]	; (800841c <LL_USART_Init+0xfc>)
 8008332:	401a      	ands	r2, r3
 8008334:	688b      	ldr	r3, [r1, #8]
 8008336:	6909      	ldr	r1, [r1, #16]
 8008338:	430b      	orrs	r3, r1
 800833a:	6969      	ldr	r1, [r5, #20]
 800833c:	430b      	orrs	r3, r1
 800833e:	69e9      	ldr	r1, [r5, #28]
 8008340:	430b      	orrs	r3, r1
 8008342:	4313      	orrs	r3, r2
 8008344:	6003      	str	r3, [r0, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8008346:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8008348:	6842      	ldr	r2, [r0, #4]
 800834a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800834e:	4313      	orrs	r3, r2
 8008350:	6043      	str	r3, [r0, #4]
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8008352:	69ab      	ldr	r3, [r5, #24]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8008354:	6882      	ldr	r2, [r0, #8]
 8008356:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800835a:	4313      	orrs	r3, r2
 800835c:	6083      	str	r3, [r0, #8]

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800835e:	4b30      	ldr	r3, [pc, #192]	; (8008420 <LL_USART_Init+0x100>)
 8008360:	4298      	cmp	r0, r3
 8008362:	d013      	beq.n	800838c <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
    }
    else if (USARTx == USART2)
 8008364:	4b2f      	ldr	r3, [pc, #188]	; (8008424 <LL_USART_Init+0x104>)
 8008366:	4298      	cmp	r0, r3
 8008368:	d019      	beq.n	800839e <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
    }
    else if (USARTx == USART3)
 800836a:	4b2f      	ldr	r3, [pc, #188]	; (8008428 <LL_USART_Init+0x108>)
 800836c:	4298      	cmp	r0, r3
 800836e:	d01a      	beq.n	80083a6 <LL_USART_Init+0x86>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8008370:	4b2e      	ldr	r3, [pc, #184]	; (800842c <LL_USART_Init+0x10c>)
 8008372:	4298      	cmp	r0, r3
 8008374:	d01b      	beq.n	80083ae <LL_USART_Init+0x8e>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8008376:	4b2e      	ldr	r3, [pc, #184]	; (8008430 <LL_USART_Init+0x110>)
 8008378:	4298      	cmp	r0, r3
 800837a:	d01c      	beq.n	80083b6 <LL_USART_Init+0x96>
  ErrorStatus status = ERROR;
 800837c:	2001      	movs	r0, #1
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800837e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8008380:	f022 020f 	bic.w	r2, r2, #15
 8008384:	882b      	ldrh	r3, [r5, #0]
 8008386:	4313      	orrs	r3, r2
 8008388:	62e3      	str	r3, [r4, #44]	; 0x2c
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 800838a:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800838c:	2003      	movs	r0, #3
 800838e:	f7ff fed5 	bl	800813c <LL_RCC_GetUSARTClockFreq>
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8008392:	2800      	cmp	r0, #0
 8008394:	d03d      	beq.n	8008412 <LL_USART_Init+0xf2>
        && (USART_InitStruct->BaudRate != 0U))
 8008396:	686a      	ldr	r2, [r5, #4]
 8008398:	b992      	cbnz	r2, 80083c0 <LL_USART_Init+0xa0>
  ErrorStatus status = ERROR;
 800839a:	2001      	movs	r0, #1
 800839c:	e7ef      	b.n	800837e <LL_USART_Init+0x5e>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 800839e:	200c      	movs	r0, #12
 80083a0:	f7ff fecc 	bl	800813c <LL_RCC_GetUSARTClockFreq>
 80083a4:	e7f5      	b.n	8008392 <LL_USART_Init+0x72>
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80083a6:	2030      	movs	r0, #48	; 0x30
 80083a8:	f7ff fec8 	bl	800813c <LL_RCC_GetUSARTClockFreq>
 80083ac:	e7f1      	b.n	8008392 <LL_USART_Init+0x72>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80083ae:	20c0      	movs	r0, #192	; 0xc0
 80083b0:	f7ff ff52 	bl	8008258 <LL_RCC_GetUARTClockFreq>
 80083b4:	e7ed      	b.n	8008392 <LL_USART_Init+0x72>
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80083b6:	f44f 7040 	mov.w	r0, #768	; 0x300
 80083ba:	f7ff ff4d 	bl	8008258 <LL_RCC_GetUARTClockFreq>
 80083be:	e7e8      	b.n	8008392 <LL_USART_Init+0x72>
      LL_USART_SetBaudRate(USARTx,
 80083c0:	682b      	ldr	r3, [r5, #0]
 80083c2:	69e9      	ldr	r1, [r5, #28]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80083c4:	2b0b      	cmp	r3, #11
 80083c6:	d80f      	bhi.n	80083e8 <LL_USART_Init+0xc8>
  else if (BaudRate == 0U)
 80083c8:	b172      	cbz	r2, 80083e8 <LL_USART_Init+0xc8>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80083ca:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80083ce:	d00d      	beq.n	80083ec <LL_USART_Init+0xcc>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	4918      	ldr	r1, [pc, #96]	; (8008434 <LL_USART_Init+0x114>)
 80083d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80083d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80083dc:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 80083e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80083e4:	b29b      	uxth	r3, r3
 80083e6:	60e3      	str	r3, [r4, #12]
      status = SUCCESS;
 80083e8:	2000      	movs	r0, #0
}
 80083ea:	e7c8      	b.n	800837e <LL_USART_Init+0x5e>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80083ec:	b2db      	uxtb	r3, r3
 80083ee:	4911      	ldr	r1, [pc, #68]	; (8008434 <LL_USART_Init+0x114>)
 80083f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80083f4:	fbb0 f0f3 	udiv	r0, r0, r3
 80083f8:	0853      	lsrs	r3, r2, #1
 80083fa:	eb03 0040 	add.w	r0, r3, r0, lsl #1
 80083fe:	fbb0 f3f2 	udiv	r3, r0, r2
    brrtemp = usartdiv & 0xFFF0U;
 8008402:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8008406:	401a      	ands	r2, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008408:	f3c3 0342 	ubfx	r3, r3, #1, #3
 800840c:	4313      	orrs	r3, r2
    USARTx->BRR = brrtemp;
 800840e:	60e3      	str	r3, [r4, #12]
 8008410:	e7ea      	b.n	80083e8 <LL_USART_Init+0xc8>
  ErrorStatus status = ERROR;
 8008412:	2001      	movs	r0, #1
 8008414:	e7b3      	b.n	800837e <LL_USART_Init+0x5e>
 8008416:	2001      	movs	r0, #1
 8008418:	e7b7      	b.n	800838a <LL_USART_Init+0x6a>
 800841a:	bf00      	nop
 800841c:	efff69f3 	.word	0xefff69f3
 8008420:	40013800 	.word	0x40013800
 8008424:	40004400 	.word	0x40004400
 8008428:	40004800 	.word	0x40004800
 800842c:	40004c00 	.word	0x40004c00
 8008430:	40005000 	.word	0x40005000
 8008434:	0800f394 	.word	0x0800f394

08008438 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008438:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800843a:	2000      	movs	r0, #0
 800843c:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008440:	f64b 7280 	movw	r2, #49024	; 0xbf80
 8008444:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
}
 8008448:	4770      	bx	lr

0800844a <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800844a:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 800844e:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 8008452:	045b      	lsls	r3, r3, #17
 8008454:	0c5b      	lsrs	r3, r3, #17
 8008456:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 800845a:	2000      	movs	r0, #0
 800845c:	4770      	bx	lr

0800845e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800845e:	b084      	sub	sp, #16
 8008460:	4684      	mov	ip, r0
 8008462:	a801      	add	r0, sp, #4
 8008464:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008468:	2301      	movs	r3, #1
 800846a:	f8ac 3040 	strh.w	r3, [ip, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800846e:	2000      	movs	r0, #0
 8008470:	f8ac 0040 	strh.w	r0, [ip, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008474:	f8ac 0044 	strh.w	r0, [ip, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008478:	f8ac 0050 	strh.w	r0, [ip, #80]	; 0x50

  return HAL_OK;
}
 800847c:	b004      	add	sp, #16
 800847e:	4770      	bx	lr

08008480 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008480:	b510      	push	{r4, lr}
 8008482:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008484:	780a      	ldrb	r2, [r1, #0]
 8008486:	f830 c022 	ldrh.w	ip, [r0, r2, lsl #2]
 800848a:	fa1f fc8c 	uxth.w	ip, ip
 800848e:	f42c 4cec 	bic.w	ip, ip, #30208	; 0x7600
 8008492:	f02c 0c70 	bic.w	ip, ip, #112	; 0x70
 8008496:	fa1f fc8c 	uxth.w	ip, ip

  /* initialize Endpoint */
  switch (ep->type)
 800849a:	78c8      	ldrb	r0, [r1, #3]
 800849c:	2803      	cmp	r0, #3
 800849e:	d862      	bhi.n	8008566 <USB_ActivateEndpoint+0xe6>
 80084a0:	e8df f000 	tbb	[pc, r0]
 80084a4:	59025d56 	.word	0x59025d56
 80084a8:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80084aa:	f248 0e80 	movw	lr, #32896	; 0x8080
 80084ae:	ea4c 0c0e 	orr.w	ip, ip, lr
 80084b2:	f823 c022 	strh.w	ip, [r3, r2, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80084b6:	f891 c000 	ldrb.w	ip, [r1]
 80084ba:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 80084be:	b212      	sxth	r2, r2
 80084c0:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80084c4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80084c8:	ea4c 0202 	orr.w	r2, ip, r2
 80084cc:	b292      	uxth	r2, r2
 80084ce:	ea42 020e 	orr.w	r2, r2, lr
 80084d2:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  if (ep->doublebuffer == 0U)
 80084d6:	7b0a      	ldrb	r2, [r1, #12]
 80084d8:	2a00      	cmp	r2, #0
 80084da:	f040 80c2 	bne.w	8008662 <USB_ActivateEndpoint+0x1e2>
  {
    if (ep->is_in != 0U)
 80084de:	784a      	ldrb	r2, [r1, #1]
 80084e0:	2a00      	cmp	r2, #0
 80084e2:	d051      	beq.n	8008588 <USB_ActivateEndpoint+0x108>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80084e4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80084e8:	fa13 f282 	uxtah	r2, r3, r2
 80084ec:	780c      	ldrb	r4, [r1, #0]
 80084ee:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80084f2:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 80084f6:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80084fa:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80084fe:	f8a2 c400 	strh.w	ip, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008502:	780c      	ldrb	r4, [r1, #0]
 8008504:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008508:	f012 0f40 	tst.w	r2, #64	; 0x40
 800850c:	d00c      	beq.n	8008528 <USB_ActivateEndpoint+0xa8>
 800850e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008512:	b292      	uxth	r2, r2
 8008514:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008518:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800851c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008520:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8008524:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8008528:	78ca      	ldrb	r2, [r1, #3]
 800852a:	2a01      	cmp	r2, #1
 800852c:	d01d      	beq.n	800856a <USB_ActivateEndpoint+0xea>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800852e:	7809      	ldrb	r1, [r1, #0]
 8008530:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8008534:	b292      	uxth	r2, r2
 8008536:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800853a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800853e:	f082 0220 	eor.w	r2, r2, #32
 8008542:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008546:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800854a:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 800854e:	e066      	b.n	800861e <USB_ActivateEndpoint+0x19e>
      wEpRegVal |= USB_EP_CONTROL;
 8008550:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
      break;
 8008554:	e7a9      	b.n	80084aa <USB_ActivateEndpoint+0x2a>
      wEpRegVal |= USB_EP_INTERRUPT;
 8008556:	f44c 6cc0 	orr.w	ip, ip, #1536	; 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 800855a:	2000      	movs	r0, #0
      break;
 800855c:	e7a5      	b.n	80084aa <USB_ActivateEndpoint+0x2a>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800855e:	f44c 6c80 	orr.w	ip, ip, #1024	; 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 8008562:	2000      	movs	r0, #0
      break;
 8008564:	e7a1      	b.n	80084aa <USB_ActivateEndpoint+0x2a>
      ret = HAL_ERROR;
 8008566:	2001      	movs	r0, #1
 8008568:	e79f      	b.n	80084aa <USB_ActivateEndpoint+0x2a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800856a:	7809      	ldrb	r1, [r1, #0]
 800856c:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8008570:	b292      	uxth	r2, r2
 8008572:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008576:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800857a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800857e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008582:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8008586:	e04a      	b.n	800861e <USB_ActivateEndpoint+0x19e>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008588:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 800858c:	fa13 f282 	uxtah	r2, r3, r2
 8008590:	780c      	ldrb	r4, [r1, #0]
 8008592:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008596:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 800859a:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800859e:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80085a2:	f8a2 c404 	strh.w	ip, [r2, #1028]	; 0x404

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80085a6:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80085aa:	fa13 f282 	uxtah	r2, r3, r2
 80085ae:	780c      	ldrb	r4, [r1, #0]
 80085b0:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80085b4:	690c      	ldr	r4, [r1, #16]
 80085b6:	2c3e      	cmp	r4, #62	; 0x3e
 80085b8:	d932      	bls.n	8008620 <USB_ActivateEndpoint+0x1a0>
 80085ba:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 80085be:	f014 0f1f 	tst.w	r4, #31
 80085c2:	d101      	bne.n	80085c8 <USB_ActivateEndpoint+0x148>
 80085c4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80085c8:	ea6f 6ccc 	mvn.w	ip, ip, lsl #27
 80085cc:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 80085d0:	fa1f fc8c 	uxth.w	ip, ip
 80085d4:	f8a2 c406 	strh.w	ip, [r2, #1030]	; 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80085d8:	780c      	ldrb	r4, [r1, #0]
 80085da:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80085de:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80085e2:	d00c      	beq.n	80085fe <USB_ActivateEndpoint+0x17e>
 80085e4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80085e8:	b292      	uxth	r2, r2
 80085ea:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80085ee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80085f2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80085f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80085fa:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80085fe:	7809      	ldrb	r1, [r1, #0]
 8008600:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8008604:	b292      	uxth	r2, r2
 8008606:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800860a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800860e:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8008612:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008616:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800861a:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 800861e:	bd10      	pop	{r4, pc}
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008620:	b98c      	cbnz	r4, 8008646 <USB_ActivateEndpoint+0x1c6>
 8008622:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	; 0x406
 8008626:	b2a4      	uxth	r4, r4
 8008628:	f424 44f8 	bic.w	r4, r4, #31744	; 0x7c00
 800862c:	b2a4      	uxth	r4, r4
 800862e:	f8a2 4406 	strh.w	r4, [r2, #1030]	; 0x406
 8008632:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	; 0x406
 8008636:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 800863a:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 800863e:	b2a4      	uxth	r4, r4
 8008640:	f8a2 4406 	strh.w	r4, [r2, #1030]	; 0x406
 8008644:	e7c8      	b.n	80085d8 <USB_ActivateEndpoint+0x158>
 8008646:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 800864a:	f014 0f01 	tst.w	r4, #1
 800864e:	d001      	beq.n	8008654 <USB_ActivateEndpoint+0x1d4>
 8008650:	f10c 0c01 	add.w	ip, ip, #1
 8008654:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8008658:	fa1f fc8c 	uxth.w	ip, ip
 800865c:	f8a2 c406 	strh.w	ip, [r2, #1030]	; 0x406
 8008660:	e7ba      	b.n	80085d8 <USB_ActivateEndpoint+0x158>
    if (ep->type == EP_TYPE_BULK)
 8008662:	78ca      	ldrb	r2, [r1, #3]
 8008664:	2a02      	cmp	r2, #2
 8008666:	d072      	beq.n	800874e <USB_ActivateEndpoint+0x2ce>
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8008668:	780c      	ldrb	r4, [r1, #0]
 800866a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800866e:	b292      	uxth	r2, r2
 8008670:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 8008674:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008678:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800867c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008680:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008684:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8008688:	fa13 f282 	uxtah	r2, r3, r2
 800868c:	f891 c000 	ldrb.w	ip, [r1]
 8008690:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 8008694:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8008698:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800869c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80086a0:	f8a2 c400 	strh.w	ip, [r2, #1024]	; 0x400
 80086a4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 80086a8:	fa13 f282 	uxtah	r2, r3, r2
 80086ac:	f891 c000 	ldrb.w	ip, [r1]
 80086b0:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 80086b4:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 80086b8:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80086bc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80086c0:	f8a2 c404 	strh.w	ip, [r2, #1028]	; 0x404
    if (ep->is_in == 0U)
 80086c4:	784a      	ldrb	r2, [r1, #1]
 80086c6:	2a00      	cmp	r2, #0
 80086c8:	d150      	bne.n	800876c <USB_ActivateEndpoint+0x2ec>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80086ca:	780c      	ldrb	r4, [r1, #0]
 80086cc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80086d0:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 80086d4:	d00c      	beq.n	80086f0 <USB_ActivateEndpoint+0x270>
 80086d6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80086da:	b292      	uxth	r2, r2
 80086dc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80086e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80086e4:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80086e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80086ec:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80086f0:	780c      	ldrb	r4, [r1, #0]
 80086f2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80086f6:	f012 0f40 	tst.w	r2, #64	; 0x40
 80086fa:	d00c      	beq.n	8008716 <USB_ActivateEndpoint+0x296>
 80086fc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008700:	b292      	uxth	r2, r2
 8008702:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008706:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800870a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800870e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8008712:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008716:	f891 c000 	ldrb.w	ip, [r1]
 800871a:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 800871e:	b292      	uxth	r2, r2
 8008720:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008724:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008728:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800872c:	f248 0480 	movw	r4, #32896	; 0x8080
 8008730:	4322      	orrs	r2, r4
 8008732:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008736:	7809      	ldrb	r1, [r1, #0]
 8008738:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800873c:	b292      	uxth	r2, r2
 800873e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008742:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008746:	4322      	orrs	r2, r4
 8008748:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 800874c:	e767      	b.n	800861e <USB_ActivateEndpoint+0x19e>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800874e:	780c      	ldrb	r4, [r1, #0]
 8008750:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008754:	b292      	uxth	r2, r2
 8008756:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800875a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800875e:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8008762:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008766:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 800876a:	e78b      	b.n	8008684 <USB_ActivateEndpoint+0x204>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800876c:	780c      	ldrb	r4, [r1, #0]
 800876e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008772:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8008776:	d00c      	beq.n	8008792 <USB_ActivateEndpoint+0x312>
 8008778:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800877c:	b292      	uxth	r2, r2
 800877e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008782:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008786:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800878a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800878e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008792:	780c      	ldrb	r4, [r1, #0]
 8008794:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008798:	f012 0f40 	tst.w	r2, #64	; 0x40
 800879c:	d00c      	beq.n	80087b8 <USB_ActivateEndpoint+0x338>
 800879e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80087a2:	b292      	uxth	r2, r2
 80087a4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80087a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80087ac:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087b0:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80087b4:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 80087b8:	78ca      	ldrb	r2, [r1, #3]
 80087ba:	2a01      	cmp	r2, #1
 80087bc:	d01e      	beq.n	80087fc <USB_ActivateEndpoint+0x37c>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80087be:	780c      	ldrb	r4, [r1, #0]
 80087c0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80087c4:	b292      	uxth	r2, r2
 80087c6:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80087ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80087ce:	f082 0220 	eor.w	r2, r2, #32
 80087d2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80087da:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80087de:	7809      	ldrb	r1, [r1, #0]
 80087e0:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80087e4:	b292      	uxth	r2, r2
 80087e6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80087ea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80087ee:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80087f6:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 80087fa:	e710      	b.n	800861e <USB_ActivateEndpoint+0x19e>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80087fc:	780c      	ldrb	r4, [r1, #0]
 80087fe:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8008802:	b292      	uxth	r2, r2
 8008804:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8008808:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800880c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008810:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008814:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8008818:	e7e1      	b.n	80087de <USB_ActivateEndpoint+0x35e>

0800881a <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 800881a:	7b0b      	ldrb	r3, [r1, #12]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d146      	bne.n	80088ae <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 8008820:	784b      	ldrb	r3, [r1, #1]
 8008822:	b313      	cbz	r3, 800886a <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008824:	780a      	ldrb	r2, [r1, #0]
 8008826:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800882a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800882e:	d00c      	beq.n	800884a <USB_DeactivateEndpoint+0x30>
 8008830:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008834:	b29b      	uxth	r3, r3
 8008836:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800883a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800883e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008842:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008846:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800884a:	780a      	ldrb	r2, [r1, #0]
 800884c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008850:	b29b      	uxth	r3, r3
 8008852:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008856:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800885a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800885e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008862:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8008866:	2000      	movs	r0, #0
 8008868:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800886a:	780a      	ldrb	r2, [r1, #0]
 800886c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008870:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8008874:	d00c      	beq.n	8008890 <USB_DeactivateEndpoint+0x76>
 8008876:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800887a:	b29b      	uxth	r3, r3
 800887c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008884:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008888:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800888c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008890:	780a      	ldrb	r2, [r1, #0]
 8008892:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008896:	b29b      	uxth	r3, r3
 8008898:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800889c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088a8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80088ac:	e7db      	b.n	8008866 <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 80088ae:	784b      	ldrb	r3, [r1, #1]
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d14e      	bne.n	8008952 <USB_DeactivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80088b4:	780a      	ldrb	r2, [r1, #0]
 80088b6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80088ba:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80088be:	d00c      	beq.n	80088da <USB_DeactivateEndpoint+0xc0>
 80088c0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088ce:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80088d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80088d6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80088da:	780a      	ldrb	r2, [r1, #0]
 80088dc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80088e0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80088e4:	d00c      	beq.n	8008900 <USB_DeactivateEndpoint+0xe6>
 80088e6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80088ea:	b29b      	uxth	r3, r3
 80088ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80088f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80088fc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8008900:	780a      	ldrb	r2, [r1, #0]
 8008902:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008906:	b29b      	uxth	r3, r3
 8008908:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800890c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008910:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008914:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008918:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800891c:	780b      	ldrb	r3, [r1, #0]
 800891e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8008922:	b292      	uxth	r2, r2
 8008924:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008928:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800892c:	f248 0c80 	movw	ip, #32896	; 0x8080
 8008930:	ea42 020c 	orr.w	r2, r2, ip
 8008934:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008938:	780a      	ldrb	r2, [r1, #0]
 800893a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800893e:	b29b      	uxth	r3, r3
 8008940:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008944:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008948:	ea43 030c 	orr.w	r3, r3, ip
 800894c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008950:	e789      	b.n	8008866 <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008952:	780a      	ldrb	r2, [r1, #0]
 8008954:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008958:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 800895c:	d00c      	beq.n	8008978 <USB_DeactivateEndpoint+0x15e>
 800895e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008962:	b29b      	uxth	r3, r3
 8008964:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008968:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800896c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008974:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008978:	780a      	ldrb	r2, [r1, #0]
 800897a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800897e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008982:	d00c      	beq.n	800899e <USB_DeactivateEndpoint+0x184>
 8008984:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008988:	b29b      	uxth	r3, r3
 800898a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800898e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008992:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008996:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800899a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 800899e:	780a      	ldrb	r2, [r1, #0]
 80089a0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80089aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089ae:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80089b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089b6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80089ba:	780b      	ldrb	r3, [r1, #0]
 80089bc:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80089c0:	b292      	uxth	r2, r2
 80089c2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80089c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80089ca:	f248 0c80 	movw	ip, #32896	; 0x8080
 80089ce:	ea42 020c 	orr.w	r2, r2, ip
 80089d2:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80089d6:	780a      	ldrb	r2, [r1, #0]
 80089d8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80089dc:	b29b      	uxth	r3, r3
 80089de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80089e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089e6:	ea43 030c 	orr.w	r3, r3, ip
 80089ea:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80089ee:	e73a      	b.n	8008866 <USB_DeactivateEndpoint+0x4c>

080089f0 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 80089f0:	784b      	ldrb	r3, [r1, #1]
 80089f2:	b18b      	cbz	r3, 8008a18 <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80089f4:	780a      	ldrb	r2, [r1, #0]
 80089f6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a04:	f083 0310 	eor.w	r3, r3, #16
 8008a08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a10:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8008a14:	2000      	movs	r0, #0
 8008a16:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008a18:	780a      	ldrb	r2, [r1, #0]
 8008a1a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a28:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8008a2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a34:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008a38:	e7ec      	b.n	8008a14 <USB_EPSetStall+0x24>

08008a3a <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8008a3a:	7b0b      	ldrb	r3, [r1, #12]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d14b      	bne.n	8008ad8 <USB_EPClearStall+0x9e>
  {
    if (ep->is_in != 0U)
 8008a40:	784b      	ldrb	r3, [r1, #1]
 8008a42:	b333      	cbz	r3, 8008a92 <USB_EPClearStall+0x58>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a44:	780a      	ldrb	r2, [r1, #0]
 8008a46:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008a4a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8008a4e:	d00c      	beq.n	8008a6a <USB_EPClearStall+0x30>
 8008a50:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008a54:	b29b      	uxth	r3, r3
 8008a56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a5e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a62:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008a66:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8008a6a:	78cb      	ldrb	r3, [r1, #3]
 8008a6c:	2b01      	cmp	r3, #1
 8008a6e:	d033      	beq.n	8008ad8 <USB_EPClearStall+0x9e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008a70:	780a      	ldrb	r2, [r1, #0]
 8008a72:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008a76:	b29b      	uxth	r3, r3
 8008a78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a80:	f083 0320 	eor.w	r3, r3, #32
 8008a84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a8c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8008a90:	e022      	b.n	8008ad8 <USB_EPClearStall+0x9e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008a92:	780a      	ldrb	r2, [r1, #0]
 8008a94:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008a98:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8008a9c:	d00c      	beq.n	8008ab8 <USB_EPClearStall+0x7e>
 8008a9e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008aa2:	b29b      	uxth	r3, r3
 8008aa4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008aa8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008aac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008ab0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ab4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008ab8:	780a      	ldrb	r2, [r1, #0]
 8008aba:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8008abe:	b29b      	uxth	r3, r3
 8008ac0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008ac4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ac8:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8008acc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008ad0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ad4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8008ad8:	2000      	movs	r0, #0
 8008ada:	4770      	bx	lr

08008adc <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8008adc:	b911      	cbnz	r1, 8008ae4 <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008ade:	2380      	movs	r3, #128	; 0x80
 8008ae0:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8008ae4:	2000      	movs	r0, #0
 8008ae6:	4770      	bx	lr

08008ae8 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8008ae8:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 8008aec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008af0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008af4:	b29b      	uxth	r3, r3
 8008af6:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58

  return HAL_OK;
}
 8008afa:	2000      	movs	r0, #0
 8008afc:	4770      	bx	lr

08008afe <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008afe:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8008b02:	b280      	uxth	r0, r0
 8008b04:	4770      	bx	lr

08008b06 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008b06:	b410      	push	{r4}
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008b08:	1c5c      	adds	r4, r3, #1
 8008b0a:	0864      	lsrs	r4, r4, #1
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008b0c:	4402      	add	r2, r0
 8008b0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400

  for (i = n; i != 0U; i--)
 8008b12:	e007      	b.n	8008b24 <USB_WritePMA+0x1e>
  {
    temp1 = *pBuf;
 8008b14:	780b      	ldrb	r3, [r1, #0]
    pBuf++;
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8008b16:	7848      	ldrb	r0, [r1, #1]
    *pdwVal = (uint16_t)temp2;
 8008b18:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8008b1c:	f822 3b02 	strh.w	r3, [r2], #2

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008b20:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 8008b22:	3c01      	subs	r4, #1
 8008b24:	2c00      	cmp	r4, #0
 8008b26:	d1f5      	bne.n	8008b14 <USB_WritePMA+0xe>
  }
}
 8008b28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b2c:	4770      	bx	lr

08008b2e <USB_EPStartXfer>:
{
 8008b2e:	b570      	push	{r4, r5, r6, lr}
 8008b30:	4605      	mov	r5, r0
 8008b32:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 8008b34:	784a      	ldrb	r2, [r1, #1]
 8008b36:	2a01      	cmp	r2, #1
 8008b38:	d032      	beq.n	8008ba0 <USB_EPStartXfer+0x72>
    if (ep->doublebuffer == 0U)
 8008b3a:	7b0b      	ldrb	r3, [r1, #12]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	f040 8283 	bne.w	8009048 <USB_EPStartXfer+0x51a>
      if (ep->xfer_len > ep->maxpacket)
 8008b42:	698b      	ldr	r3, [r1, #24]
 8008b44:	690a      	ldr	r2, [r1, #16]
 8008b46:	4293      	cmp	r3, r2
 8008b48:	f240 825d 	bls.w	8009006 <USB_EPStartXfer+0x4d8>
        ep->xfer_len -= len;
 8008b4c:	1a9b      	subs	r3, r3, r2
 8008b4e:	618b      	str	r3, [r1, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008b50:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008b54:	fa15 f383 	uxtah	r3, r5, r3
 8008b58:	7821      	ldrb	r1, [r4, #0]
 8008b5a:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8008b5e:	2a3e      	cmp	r2, #62	; 0x3e
 8008b60:	f240 8255 	bls.w	800900e <USB_EPStartXfer+0x4e0>
 8008b64:	0951      	lsrs	r1, r2, #5
 8008b66:	f012 0f1f 	tst.w	r2, #31
 8008b6a:	d100      	bne.n	8008b6e <USB_EPStartXfer+0x40>
 8008b6c:	3901      	subs	r1, #1
 8008b6e:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8008b72:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8008b76:	b289      	uxth	r1, r1
 8008b78:	f8a3 1406 	strh.w	r1, [r3, #1030]	; 0x406
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008b7c:	7822      	ldrb	r2, [r4, #0]
 8008b7e:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008b82:	b29b      	uxth	r3, r3
 8008b84:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b8c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8008b90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b98:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8008b9c:	2000      	movs	r0, #0
}
 8008b9e:	bd70      	pop	{r4, r5, r6, pc}
    if (ep->xfer_len > ep->maxpacket)
 8008ba0:	698e      	ldr	r6, [r1, #24]
 8008ba2:	6909      	ldr	r1, [r1, #16]
 8008ba4:	428e      	cmp	r6, r1
 8008ba6:	d900      	bls.n	8008baa <USB_EPStartXfer+0x7c>
      len = ep->maxpacket;
 8008ba8:	460e      	mov	r6, r1
    if (ep->doublebuffer == 0U)
 8008baa:	7b23      	ldrb	r3, [r4, #12]
 8008bac:	b32b      	cbz	r3, 8008bfa <USB_EPStartXfer+0xcc>
      if (ep->type == EP_TYPE_BULK)
 8008bae:	78e3      	ldrb	r3, [r4, #3]
 8008bb0:	2b02      	cmp	r3, #2
 8008bb2:	d044      	beq.n	8008c3e <USB_EPStartXfer+0x110>
        ep->xfer_len_db -= len;
 8008bb4:	6a23      	ldr	r3, [r4, #32]
 8008bb6:	1b9b      	subs	r3, r3, r6
 8008bb8:	6223      	str	r3, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008bba:	7823      	ldrb	r3, [r4, #0]
 8008bbc:	f835 1023 	ldrh.w	r1, [r5, r3, lsl #2]
 8008bc0:	f011 0f40 	tst.w	r1, #64	; 0x40
 8008bc4:	f000 81dc 	beq.w	8008f80 <USB_EPStartXfer+0x452>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008bc8:	2a00      	cmp	r2, #0
 8008bca:	f040 81c9 	bne.w	8008f60 <USB_EPStartXfer+0x432>
 8008bce:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008bd2:	fa15 f282 	uxtah	r2, r5, r2
 8008bd6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008bda:	2e3e      	cmp	r6, #62	; 0x3e
 8008bdc:	f240 81a3 	bls.w	8008f26 <USB_EPStartXfer+0x3f8>
 8008be0:	0972      	lsrs	r2, r6, #5
 8008be2:	f016 0f1f 	tst.w	r6, #31
 8008be6:	d100      	bne.n	8008bea <USB_EPStartXfer+0xbc>
 8008be8:	3a01      	subs	r2, #1
 8008bea:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8008bee:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008bf2:	b292      	uxth	r2, r2
 8008bf4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008bf8:	e1bb      	b.n	8008f72 <USB_EPStartXfer+0x444>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8008bfa:	b2b6      	uxth	r6, r6
 8008bfc:	4633      	mov	r3, r6
 8008bfe:	88e2      	ldrh	r2, [r4, #6]
 8008c00:	6961      	ldr	r1, [r4, #20]
 8008c02:	4628      	mov	r0, r5
 8008c04:	f7ff ff7f 	bl	8008b06 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008c08:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008c0c:	fa15 f383 	uxtah	r3, r5, r3
 8008c10:	7822      	ldrb	r2, [r4, #0]
 8008c12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c16:	f8a3 6402 	strh.w	r6, [r3, #1026]	; 0x402
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008c1a:	7822      	ldrb	r2, [r4, #0]
 8008c1c:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c2a:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8008c2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008c32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c36:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8008c3a:	2000      	movs	r0, #0
 8008c3c:	e7af      	b.n	8008b9e <USB_EPStartXfer+0x70>
        if (ep->xfer_len_db > ep->maxpacket)
 8008c3e:	6a23      	ldr	r3, [r4, #32]
 8008c40:	4299      	cmp	r1, r3
 8008c42:	f080 8152 	bcs.w	8008eea <USB_EPStartXfer+0x3bc>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8008c46:	7822      	ldrb	r2, [r4, #0]
 8008c48:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8008c4c:	b29b      	uxth	r3, r3
 8008c4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c56:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008c5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c5e:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
          ep->xfer_len_db -= len;
 8008c62:	6a23      	ldr	r3, [r4, #32]
 8008c64:	1b9b      	subs	r3, r3, r6
 8008c66:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008c68:	7823      	ldrb	r3, [r4, #0]
 8008c6a:	f835 2023 	ldrh.w	r2, [r5, r3, lsl #2]
 8008c6e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8008c72:	f000 809d 	beq.w	8008db0 <USB_EPStartXfer+0x282>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008c76:	7862      	ldrb	r2, [r4, #1]
 8008c78:	bb8a      	cbnz	r2, 8008cde <USB_EPStartXfer+0x1b0>
 8008c7a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008c7e:	fa15 f282 	uxtah	r2, r5, r2
 8008c82:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008c86:	2e3e      	cmp	r6, #62	; 0x3e
 8008c88:	d90c      	bls.n	8008ca4 <USB_EPStartXfer+0x176>
 8008c8a:	0972      	lsrs	r2, r6, #5
 8008c8c:	f016 0f1f 	tst.w	r6, #31
 8008c90:	d100      	bne.n	8008c94 <USB_EPStartXfer+0x166>
 8008c92:	3a01      	subs	r2, #1
 8008c94:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8008c98:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008c9c:	b292      	uxth	r2, r2
 8008c9e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008ca2:	e01e      	b.n	8008ce2 <USB_EPStartXfer+0x1b4>
 8008ca4:	b98e      	cbnz	r6, 8008cca <USB_EPStartXfer+0x19c>
 8008ca6:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8008caa:	b292      	uxth	r2, r2
 8008cac:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8008cb0:	b292      	uxth	r2, r2
 8008cb2:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008cb6:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8008cba:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008cbe:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008cc2:	b292      	uxth	r2, r2
 8008cc4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008cc8:	e00b      	b.n	8008ce2 <USB_EPStartXfer+0x1b4>
 8008cca:	0872      	lsrs	r2, r6, #1
 8008ccc:	f016 0f01 	tst.w	r6, #1
 8008cd0:	d000      	beq.n	8008cd4 <USB_EPStartXfer+0x1a6>
 8008cd2:	3201      	adds	r2, #1
 8008cd4:	0292      	lsls	r2, r2, #10
 8008cd6:	b292      	uxth	r2, r2
 8008cd8:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008cdc:	e001      	b.n	8008ce2 <USB_EPStartXfer+0x1b4>
 8008cde:	2a01      	cmp	r2, #1
 8008ce0:	d027      	beq.n	8008d32 <USB_EPStartXfer+0x204>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008ce2:	b2b3      	uxth	r3, r6
 8008ce4:	8962      	ldrh	r2, [r4, #10]
 8008ce6:	6961      	ldr	r1, [r4, #20]
 8008ce8:	4628      	mov	r0, r5
 8008cea:	f7ff ff0c 	bl	8008b06 <USB_WritePMA>
            ep->xfer_buff += len;
 8008cee:	6963      	ldr	r3, [r4, #20]
 8008cf0:	4433      	add	r3, r6
 8008cf2:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8008cf4:	6a23      	ldr	r3, [r4, #32]
 8008cf6:	6922      	ldr	r2, [r4, #16]
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d924      	bls.n	8008d46 <USB_EPStartXfer+0x218>
              ep->xfer_len_db -= len;
 8008cfc:	1b9b      	subs	r3, r3, r6
 8008cfe:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008d00:	7863      	ldrb	r3, [r4, #1]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d140      	bne.n	8008d88 <USB_EPStartXfer+0x25a>
 8008d06:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008d0a:	fa15 f383 	uxtah	r3, r5, r3
 8008d0e:	7822      	ldrb	r2, [r4, #0]
 8008d10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d14:	2e3e      	cmp	r6, #62	; 0x3e
 8008d16:	d91a      	bls.n	8008d4e <USB_EPStartXfer+0x220>
 8008d18:	0972      	lsrs	r2, r6, #5
 8008d1a:	f016 0f1f 	tst.w	r6, #31
 8008d1e:	d100      	bne.n	8008d22 <USB_EPStartXfer+0x1f4>
 8008d20:	3a01      	subs	r2, #1
 8008d22:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8008d26:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008d2a:	b292      	uxth	r2, r2
 8008d2c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008d30:	e02c      	b.n	8008d8c <USB_EPStartXfer+0x25e>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008d32:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008d36:	fa15 f282 	uxtah	r2, r5, r2
 8008d3a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008d3e:	b2b2      	uxth	r2, r6
 8008d40:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008d44:	e7cd      	b.n	8008ce2 <USB_EPStartXfer+0x1b4>
              ep->xfer_len_db = 0U;
 8008d46:	2200      	movs	r2, #0
 8008d48:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8008d4a:	461e      	mov	r6, r3
 8008d4c:	e7d8      	b.n	8008d00 <USB_EPStartXfer+0x1d2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008d4e:	b98e      	cbnz	r6, 8008d74 <USB_EPStartXfer+0x246>
 8008d50:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8008d54:	b292      	uxth	r2, r2
 8008d56:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8008d5a:	b292      	uxth	r2, r2
 8008d5c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008d60:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8008d64:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008d68:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008d6c:	b292      	uxth	r2, r2
 8008d6e:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008d72:	e00b      	b.n	8008d8c <USB_EPStartXfer+0x25e>
 8008d74:	0872      	lsrs	r2, r6, #1
 8008d76:	f016 0f01 	tst.w	r6, #1
 8008d7a:	d000      	beq.n	8008d7e <USB_EPStartXfer+0x250>
 8008d7c:	3201      	adds	r2, #1
 8008d7e:	0292      	lsls	r2, r2, #10
 8008d80:	b292      	uxth	r2, r2
 8008d82:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008d86:	e001      	b.n	8008d8c <USB_EPStartXfer+0x25e>
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d006      	beq.n	8008d9a <USB_EPStartXfer+0x26c>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008d8c:	b2b3      	uxth	r3, r6
 8008d8e:	8922      	ldrh	r2, [r4, #8]
 8008d90:	6961      	ldr	r1, [r4, #20]
 8008d92:	4628      	mov	r0, r5
 8008d94:	f7ff feb7 	bl	8008b06 <USB_WritePMA>
 8008d98:	e73f      	b.n	8008c1a <USB_EPStartXfer+0xec>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008d9a:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008d9e:	fa15 f383 	uxtah	r3, r5, r3
 8008da2:	7822      	ldrb	r2, [r4, #0]
 8008da4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008da8:	b2b2      	uxth	r2, r6
 8008daa:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008dae:	e7ed      	b.n	8008d8c <USB_EPStartXfer+0x25e>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008db0:	7862      	ldrb	r2, [r4, #1]
 8008db2:	bb8a      	cbnz	r2, 8008e18 <USB_EPStartXfer+0x2ea>
 8008db4:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008db8:	fa15 f282 	uxtah	r2, r5, r2
 8008dbc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008dc0:	2e3e      	cmp	r6, #62	; 0x3e
 8008dc2:	d90c      	bls.n	8008dde <USB_EPStartXfer+0x2b0>
 8008dc4:	0972      	lsrs	r2, r6, #5
 8008dc6:	f016 0f1f 	tst.w	r6, #31
 8008dca:	d100      	bne.n	8008dce <USB_EPStartXfer+0x2a0>
 8008dcc:	3a01      	subs	r2, #1
 8008dce:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8008dd2:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008dd6:	b292      	uxth	r2, r2
 8008dd8:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008ddc:	e01e      	b.n	8008e1c <USB_EPStartXfer+0x2ee>
 8008dde:	b98e      	cbnz	r6, 8008e04 <USB_EPStartXfer+0x2d6>
 8008de0:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8008de4:	b292      	uxth	r2, r2
 8008de6:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8008dea:	b292      	uxth	r2, r2
 8008dec:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008df0:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8008df4:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008df8:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008dfc:	b292      	uxth	r2, r2
 8008dfe:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008e02:	e00b      	b.n	8008e1c <USB_EPStartXfer+0x2ee>
 8008e04:	0872      	lsrs	r2, r6, #1
 8008e06:	f016 0f01 	tst.w	r6, #1
 8008e0a:	d000      	beq.n	8008e0e <USB_EPStartXfer+0x2e0>
 8008e0c:	3201      	adds	r2, #1
 8008e0e:	0292      	lsls	r2, r2, #10
 8008e10:	b292      	uxth	r2, r2
 8008e12:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008e16:	e001      	b.n	8008e1c <USB_EPStartXfer+0x2ee>
 8008e18:	2a01      	cmp	r2, #1
 8008e1a:	d027      	beq.n	8008e6c <USB_EPStartXfer+0x33e>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008e1c:	b2b3      	uxth	r3, r6
 8008e1e:	8922      	ldrh	r2, [r4, #8]
 8008e20:	6961      	ldr	r1, [r4, #20]
 8008e22:	4628      	mov	r0, r5
 8008e24:	f7ff fe6f 	bl	8008b06 <USB_WritePMA>
            ep->xfer_buff += len;
 8008e28:	6963      	ldr	r3, [r4, #20]
 8008e2a:	4433      	add	r3, r6
 8008e2c:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8008e2e:	6a23      	ldr	r3, [r4, #32]
 8008e30:	6922      	ldr	r2, [r4, #16]
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d924      	bls.n	8008e80 <USB_EPStartXfer+0x352>
              ep->xfer_len_db -= len;
 8008e36:	1b9b      	subs	r3, r3, r6
 8008e38:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008e3a:	7863      	ldrb	r3, [r4, #1]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d140      	bne.n	8008ec2 <USB_EPStartXfer+0x394>
 8008e40:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008e44:	fa15 f383 	uxtah	r3, r5, r3
 8008e48:	7822      	ldrb	r2, [r4, #0]
 8008e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e4e:	2e3e      	cmp	r6, #62	; 0x3e
 8008e50:	d91a      	bls.n	8008e88 <USB_EPStartXfer+0x35a>
 8008e52:	0972      	lsrs	r2, r6, #5
 8008e54:	f016 0f1f 	tst.w	r6, #31
 8008e58:	d100      	bne.n	8008e5c <USB_EPStartXfer+0x32e>
 8008e5a:	3a01      	subs	r2, #1
 8008e5c:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8008e60:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008e64:	b292      	uxth	r2, r2
 8008e66:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008e6a:	e02c      	b.n	8008ec6 <USB_EPStartXfer+0x398>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008e6c:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008e70:	fa15 f282 	uxtah	r2, r5, r2
 8008e74:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008e78:	b2b2      	uxth	r2, r6
 8008e7a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008e7e:	e7cd      	b.n	8008e1c <USB_EPStartXfer+0x2ee>
              ep->xfer_len_db = 0U;
 8008e80:	2200      	movs	r2, #0
 8008e82:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8008e84:	461e      	mov	r6, r3
 8008e86:	e7d8      	b.n	8008e3a <USB_EPStartXfer+0x30c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008e88:	b98e      	cbnz	r6, 8008eae <USB_EPStartXfer+0x380>
 8008e8a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8008e8e:	b292      	uxth	r2, r2
 8008e90:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8008e94:	b292      	uxth	r2, r2
 8008e96:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008e9a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8008e9e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008ea2:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008ea6:	b292      	uxth	r2, r2
 8008ea8:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008eac:	e00b      	b.n	8008ec6 <USB_EPStartXfer+0x398>
 8008eae:	0872      	lsrs	r2, r6, #1
 8008eb0:	f016 0f01 	tst.w	r6, #1
 8008eb4:	d000      	beq.n	8008eb8 <USB_EPStartXfer+0x38a>
 8008eb6:	3201      	adds	r2, #1
 8008eb8:	0292      	lsls	r2, r2, #10
 8008eba:	b292      	uxth	r2, r2
 8008ebc:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008ec0:	e001      	b.n	8008ec6 <USB_EPStartXfer+0x398>
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d006      	beq.n	8008ed4 <USB_EPStartXfer+0x3a6>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008ec6:	b2b3      	uxth	r3, r6
 8008ec8:	8962      	ldrh	r2, [r4, #10]
 8008eca:	6961      	ldr	r1, [r4, #20]
 8008ecc:	4628      	mov	r0, r5
 8008ece:	f7ff fe1a 	bl	8008b06 <USB_WritePMA>
 8008ed2:	e6a2      	b.n	8008c1a <USB_EPStartXfer+0xec>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008ed4:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 8008ed8:	fa15 f383 	uxtah	r3, r5, r3
 8008edc:	7822      	ldrb	r2, [r4, #0]
 8008ede:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ee2:	b2b2      	uxth	r2, r6
 8008ee4:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008ee8:	e7ed      	b.n	8008ec6 <USB_EPStartXfer+0x398>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8008eea:	7821      	ldrb	r1, [r4, #0]
 8008eec:	f835 2021 	ldrh.w	r2, [r5, r1, lsl #2]
 8008ef0:	b292      	uxth	r2, r2
 8008ef2:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 8008ef6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8008efa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008efe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008f02:	f825 2021 	strh.w	r2, [r5, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008f06:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008f0a:	fa15 f282 	uxtah	r2, r5, r2
 8008f0e:	7821      	ldrb	r1, [r4, #0]
 8008f10:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	f8a2 3402 	strh.w	r3, [r2, #1026]	; 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f1a:	8922      	ldrh	r2, [r4, #8]
 8008f1c:	6961      	ldr	r1, [r4, #20]
 8008f1e:	4628      	mov	r0, r5
 8008f20:	f7ff fdf1 	bl	8008b06 <USB_WritePMA>
 8008f24:	e679      	b.n	8008c1a <USB_EPStartXfer+0xec>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008f26:	b98e      	cbnz	r6, 8008f4c <USB_EPStartXfer+0x41e>
 8008f28:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8008f2c:	b292      	uxth	r2, r2
 8008f2e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8008f32:	b292      	uxth	r2, r2
 8008f34:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008f38:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8008f3c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008f40:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008f44:	b292      	uxth	r2, r2
 8008f46:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008f4a:	e012      	b.n	8008f72 <USB_EPStartXfer+0x444>
 8008f4c:	0872      	lsrs	r2, r6, #1
 8008f4e:	f016 0f01 	tst.w	r6, #1
 8008f52:	d000      	beq.n	8008f56 <USB_EPStartXfer+0x428>
 8008f54:	3201      	adds	r2, #1
 8008f56:	0292      	lsls	r2, r2, #10
 8008f58:	b292      	uxth	r2, r2
 8008f5a:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8008f5e:	e008      	b.n	8008f72 <USB_EPStartXfer+0x444>
 8008f60:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008f64:	fa15 f282 	uxtah	r2, r5, r2
 8008f68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008f6c:	b2b2      	uxth	r2, r6
 8008f6e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008f72:	b2b3      	uxth	r3, r6
 8008f74:	8962      	ldrh	r2, [r4, #10]
 8008f76:	6961      	ldr	r1, [r4, #20]
 8008f78:	4628      	mov	r0, r5
 8008f7a:	f7ff fdc4 	bl	8008b06 <USB_WritePMA>
 8008f7e:	e64c      	b.n	8008c1a <USB_EPStartXfer+0xec>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008f80:	bb8a      	cbnz	r2, 8008fe6 <USB_EPStartXfer+0x4b8>
 8008f82:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008f86:	fa15 f282 	uxtah	r2, r5, r2
 8008f8a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008f8e:	2e3e      	cmp	r6, #62	; 0x3e
 8008f90:	d90c      	bls.n	8008fac <USB_EPStartXfer+0x47e>
 8008f92:	0972      	lsrs	r2, r6, #5
 8008f94:	f016 0f1f 	tst.w	r6, #31
 8008f98:	d100      	bne.n	8008f9c <USB_EPStartXfer+0x46e>
 8008f9a:	3a01      	subs	r2, #1
 8008f9c:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8008fa0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008fa4:	b292      	uxth	r2, r2
 8008fa6:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008faa:	e025      	b.n	8008ff8 <USB_EPStartXfer+0x4ca>
 8008fac:	b98e      	cbnz	r6, 8008fd2 <USB_EPStartXfer+0x4a4>
 8008fae:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8008fb2:	b292      	uxth	r2, r2
 8008fb4:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8008fb8:	b292      	uxth	r2, r2
 8008fba:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008fbe:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 8008fc2:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8008fc6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8008fca:	b292      	uxth	r2, r2
 8008fcc:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008fd0:	e012      	b.n	8008ff8 <USB_EPStartXfer+0x4ca>
 8008fd2:	0872      	lsrs	r2, r6, #1
 8008fd4:	f016 0f01 	tst.w	r6, #1
 8008fd8:	d000      	beq.n	8008fdc <USB_EPStartXfer+0x4ae>
 8008fda:	3201      	adds	r2, #1
 8008fdc:	0292      	lsls	r2, r2, #10
 8008fde:	b292      	uxth	r2, r2
 8008fe0:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8008fe4:	e008      	b.n	8008ff8 <USB_EPStartXfer+0x4ca>
 8008fe6:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8008fea:	fa15 f282 	uxtah	r2, r5, r2
 8008fee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008ff2:	b2b2      	uxth	r2, r6
 8008ff4:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008ff8:	b2b3      	uxth	r3, r6
 8008ffa:	8922      	ldrh	r2, [r4, #8]
 8008ffc:	6961      	ldr	r1, [r4, #20]
 8008ffe:	4628      	mov	r0, r5
 8009000:	f7ff fd81 	bl	8008b06 <USB_WritePMA>
 8009004:	e609      	b.n	8008c1a <USB_EPStartXfer+0xec>
        ep->xfer_len = 0U;
 8009006:	2200      	movs	r2, #0
 8009008:	618a      	str	r2, [r1, #24]
        len = ep->xfer_len;
 800900a:	461a      	mov	r2, r3
 800900c:	e5a0      	b.n	8008b50 <USB_EPStartXfer+0x22>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800900e:	b98a      	cbnz	r2, 8009034 <USB_EPStartXfer+0x506>
 8009010:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8009014:	b292      	uxth	r2, r2
 8009016:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800901a:	b292      	uxth	r2, r2
 800901c:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009020:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8009024:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009028:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800902c:	b292      	uxth	r2, r2
 800902e:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009032:	e5a3      	b.n	8008b7c <USB_EPStartXfer+0x4e>
 8009034:	0851      	lsrs	r1, r2, #1
 8009036:	f012 0f01 	tst.w	r2, #1
 800903a:	d000      	beq.n	800903e <USB_EPStartXfer+0x510>
 800903c:	3101      	adds	r1, #1
 800903e:	0289      	lsls	r1, r1, #10
 8009040:	b289      	uxth	r1, r1
 8009042:	f8a3 1406 	strh.w	r1, [r3, #1030]	; 0x406
 8009046:	e599      	b.n	8008b7c <USB_EPStartXfer+0x4e>
      if (ep->type == EP_TYPE_BULK)
 8009048:	78cb      	ldrb	r3, [r1, #3]
 800904a:	2b02      	cmp	r3, #2
 800904c:	d03b      	beq.n	80090c6 <USB_EPStartXfer+0x598>
      else if (ep->type == EP_TYPE_ISOC)
 800904e:	2b01      	cmp	r3, #1
 8009050:	f040 811b 	bne.w	800928a <USB_EPStartXfer+0x75c>
        if (ep->xfer_len > ep->maxpacket)
 8009054:	6989      	ldr	r1, [r1, #24]
 8009056:	6923      	ldr	r3, [r4, #16]
 8009058:	4299      	cmp	r1, r3
 800905a:	f240 80ca 	bls.w	80091f2 <USB_EPStartXfer+0x6c4>
          ep->xfer_len -= len;
 800905e:	1ac9      	subs	r1, r1, r3
 8009060:	61a1      	str	r1, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009062:	b9aa      	cbnz	r2, 8009090 <USB_EPStartXfer+0x562>
 8009064:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8009068:	fa15 f282 	uxtah	r2, r5, r2
 800906c:	7821      	ldrb	r1, [r4, #0]
 800906e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009072:	2b3e      	cmp	r3, #62	; 0x3e
 8009074:	f240 80c1 	bls.w	80091fa <USB_EPStartXfer+0x6cc>
 8009078:	0959      	lsrs	r1, r3, #5
 800907a:	f013 0f1f 	tst.w	r3, #31
 800907e:	d100      	bne.n	8009082 <USB_EPStartXfer+0x554>
 8009080:	3901      	subs	r1, #1
 8009082:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8009086:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 800908a:	b289      	uxth	r1, r1
 800908c:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8009090:	7862      	ldrb	r2, [r4, #1]
 8009092:	2a00      	cmp	r2, #0
 8009094:	f040 80eb 	bne.w	800926e <USB_EPStartXfer+0x740>
 8009098:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 800909c:	fa15 f282 	uxtah	r2, r5, r2
 80090a0:	7821      	ldrb	r1, [r4, #0]
 80090a2:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80090a6:	2b3e      	cmp	r3, #62	; 0x3e
 80090a8:	f240 80c4 	bls.w	8009234 <USB_EPStartXfer+0x706>
 80090ac:	0959      	lsrs	r1, r3, #5
 80090ae:	f013 0f1f 	tst.w	r3, #31
 80090b2:	d100      	bne.n	80090b6 <USB_EPStartXfer+0x588>
 80090b4:	3901      	subs	r1, #1
 80090b6:	ea6f 63c1 	mvn.w	r3, r1, lsl #27
 80090ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090be:	b29b      	uxth	r3, r3
 80090c0:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 80090c4:	e55a      	b.n	8008b7c <USB_EPStartXfer+0x4e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80090c6:	b9aa      	cbnz	r2, 80090f4 <USB_EPStartXfer+0x5c6>
 80090c8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80090cc:	fa10 f383 	uxtah	r3, r0, r3
 80090d0:	780a      	ldrb	r2, [r1, #0]
 80090d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090d6:	6909      	ldr	r1, [r1, #16]
 80090d8:	293e      	cmp	r1, #62	; 0x3e
 80090da:	d925      	bls.n	8009128 <USB_EPStartXfer+0x5fa>
 80090dc:	094a      	lsrs	r2, r1, #5
 80090de:	f011 0f1f 	tst.w	r1, #31
 80090e2:	d100      	bne.n	80090e6 <USB_EPStartXfer+0x5b8>
 80090e4:	3a01      	subs	r2, #1
 80090e6:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80090ea:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80090ee:	b292      	uxth	r2, r2
 80090f0:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 80090f4:	7863      	ldrb	r3, [r4, #1]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d150      	bne.n	800919c <USB_EPStartXfer+0x66e>
 80090fa:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80090fe:	fa15 f383 	uxtah	r3, r5, r3
 8009102:	7822      	ldrb	r2, [r4, #0]
 8009104:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009108:	6921      	ldr	r1, [r4, #16]
 800910a:	293e      	cmp	r1, #62	; 0x3e
 800910c:	d929      	bls.n	8009162 <USB_EPStartXfer+0x634>
 800910e:	094a      	lsrs	r2, r1, #5
 8009110:	f011 0f1f 	tst.w	r1, #31
 8009114:	d100      	bne.n	8009118 <USB_EPStartXfer+0x5ea>
 8009116:	3a01      	subs	r2, #1
 8009118:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 800911c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009120:	b292      	uxth	r2, r2
 8009122:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009126:	e03b      	b.n	80091a0 <USB_EPStartXfer+0x672>
 8009128:	b989      	cbnz	r1, 800914e <USB_EPStartXfer+0x620>
 800912a:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800912e:	b292      	uxth	r2, r2
 8009130:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8009134:	b292      	uxth	r2, r2
 8009136:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800913a:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	; 0x402
 800913e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009142:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009146:	b292      	uxth	r2, r2
 8009148:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 800914c:	e7d2      	b.n	80090f4 <USB_EPStartXfer+0x5c6>
 800914e:	084a      	lsrs	r2, r1, #1
 8009150:	f011 0f01 	tst.w	r1, #1
 8009154:	d000      	beq.n	8009158 <USB_EPStartXfer+0x62a>
 8009156:	3201      	adds	r2, #1
 8009158:	0292      	lsls	r2, r2, #10
 800915a:	b292      	uxth	r2, r2
 800915c:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
 8009160:	e7c8      	b.n	80090f4 <USB_EPStartXfer+0x5c6>
 8009162:	b989      	cbnz	r1, 8009188 <USB_EPStartXfer+0x65a>
 8009164:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8009168:	b292      	uxth	r2, r2
 800916a:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800916e:	b292      	uxth	r2, r2
 8009170:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009174:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	; 0x406
 8009178:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800917c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009180:	b292      	uxth	r2, r2
 8009182:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 8009186:	e00b      	b.n	80091a0 <USB_EPStartXfer+0x672>
 8009188:	084a      	lsrs	r2, r1, #1
 800918a:	f011 0f01 	tst.w	r1, #1
 800918e:	d000      	beq.n	8009192 <USB_EPStartXfer+0x664>
 8009190:	3201      	adds	r2, #1
 8009192:	0292      	lsls	r2, r2, #10
 8009194:	b292      	uxth	r2, r2
 8009196:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 800919a:	e001      	b.n	80091a0 <USB_EPStartXfer+0x672>
 800919c:	2b01      	cmp	r3, #1
 800919e:	d01d      	beq.n	80091dc <USB_EPStartXfer+0x6ae>
        if (ep->xfer_count != 0U)
 80091a0:	69e3      	ldr	r3, [r4, #28]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	f43f acea 	beq.w	8008b7c <USB_EPStartXfer+0x4e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80091a8:	7822      	ldrb	r2, [r4, #0]
 80091aa:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80091ae:	f244 0340 	movw	r3, #16448	; 0x4040
 80091b2:	ea03 0001 	and.w	r0, r3, r1
 80091b6:	438b      	bics	r3, r1
 80091b8:	d002      	beq.n	80091c0 <USB_EPStartXfer+0x692>
 80091ba:	2800      	cmp	r0, #0
 80091bc:	f47f acde 	bne.w	8008b7c <USB_EPStartXfer+0x4e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80091c0:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80091c4:	b29b      	uxth	r3, r3
 80091c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80091d2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80091d6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 80091da:	e4cf      	b.n	8008b7c <USB_EPStartXfer+0x4e>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80091dc:	f8b5 3050 	ldrh.w	r3, [r5, #80]	; 0x50
 80091e0:	fa15 f383 	uxtah	r3, r5, r3
 80091e4:	7822      	ldrb	r2, [r4, #0]
 80091e6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091ea:	8a22      	ldrh	r2, [r4, #16]
 80091ec:	f8a3 2406 	strh.w	r2, [r3, #1030]	; 0x406
 80091f0:	e7d6      	b.n	80091a0 <USB_EPStartXfer+0x672>
          ep->xfer_len = 0U;
 80091f2:	2300      	movs	r3, #0
 80091f4:	61a3      	str	r3, [r4, #24]
          len = ep->xfer_len;
 80091f6:	460b      	mov	r3, r1
 80091f8:	e733      	b.n	8009062 <USB_EPStartXfer+0x534>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 80091fa:	b98b      	cbnz	r3, 8009220 <USB_EPStartXfer+0x6f2>
 80091fc:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 8009200:	b289      	uxth	r1, r1
 8009202:	f421 41f8 	bic.w	r1, r1, #31744	; 0x7c00
 8009206:	b289      	uxth	r1, r1
 8009208:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800920c:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	; 0x402
 8009210:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8009214:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8009218:	b289      	uxth	r1, r1
 800921a:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 800921e:	e737      	b.n	8009090 <USB_EPStartXfer+0x562>
 8009220:	0859      	lsrs	r1, r3, #1
 8009222:	f013 0f01 	tst.w	r3, #1
 8009226:	d000      	beq.n	800922a <USB_EPStartXfer+0x6fc>
 8009228:	3101      	adds	r1, #1
 800922a:	0289      	lsls	r1, r1, #10
 800922c:	b289      	uxth	r1, r1
 800922e:	f8a2 1402 	strh.w	r1, [r2, #1026]	; 0x402
 8009232:	e72d      	b.n	8009090 <USB_EPStartXfer+0x562>
 8009234:	b98b      	cbnz	r3, 800925a <USB_EPStartXfer+0x72c>
 8009236:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	; 0x406
 800923a:	b29b      	uxth	r3, r3
 800923c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009240:	b29b      	uxth	r3, r3
 8009242:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 8009246:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	; 0x406
 800924a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800924e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009252:	b29b      	uxth	r3, r3
 8009254:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 8009258:	e490      	b.n	8008b7c <USB_EPStartXfer+0x4e>
 800925a:	0859      	lsrs	r1, r3, #1
 800925c:	f013 0f01 	tst.w	r3, #1
 8009260:	d000      	beq.n	8009264 <USB_EPStartXfer+0x736>
 8009262:	3101      	adds	r1, #1
 8009264:	028b      	lsls	r3, r1, #10
 8009266:	b29b      	uxth	r3, r3
 8009268:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 800926c:	e486      	b.n	8008b7c <USB_EPStartXfer+0x4e>
 800926e:	2a01      	cmp	r2, #1
 8009270:	f47f ac84 	bne.w	8008b7c <USB_EPStartXfer+0x4e>
 8009274:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8009278:	fa15 f282 	uxtah	r2, r5, r2
 800927c:	7821      	ldrb	r1, [r4, #0]
 800927e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8009282:	b29b      	uxth	r3, r3
 8009284:	f8a2 3406 	strh.w	r3, [r2, #1030]	; 0x406
 8009288:	e478      	b.n	8008b7c <USB_EPStartXfer+0x4e>
        return HAL_ERROR;
 800928a:	2001      	movs	r0, #1
 800928c:	e487      	b.n	8008b9e <USB_EPStartXfer+0x70>

0800928e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800928e:	b410      	push	{r4}
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009290:	085c      	lsrs	r4, r3, #1
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009292:	4410      	add	r0, r2
 8009294:	f500 6080 	add.w	r0, r0, #1024	; 0x400

  for (i = n; i != 0U; i--)
 8009298:	e007      	b.n	80092aa <USB_ReadPMA+0x1c>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800929a:	f830 2b02 	ldrh.w	r2, [r0], #2
    pdwVal++;
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800929e:	700a      	strb	r2, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80092a0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80092a4:	704a      	strb	r2, [r1, #1]
    pBuf++;
 80092a6:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 80092a8:	3c01      	subs	r4, #1
 80092aa:	2c00      	cmp	r4, #0
 80092ac:	d1f5      	bne.n	800929a <USB_ReadPMA+0xc>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80092ae:	f013 0f01 	tst.w	r3, #1
 80092b2:	d001      	beq.n	80092b8 <USB_ReadPMA+0x2a>
  {
    temp = *pdwVal;
 80092b4:	8803      	ldrh	r3, [r0, #0]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80092b6:	700b      	strb	r3, [r1, #0]
  }
}
 80092b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80092bc:	4770      	bx	lr
	...

080092c0 <LCD_IO_Init>:
/*!
 * @brief Nizkonivojska inicializacija zaslona
 * @internal
 */
static void LCD_IO_Init()
{
 80092c0:	b538      	push	{r3, r4, r5, lr}
	LCD_RST_LOW();
 80092c2:	4c05      	ldr	r4, [pc, #20]	; (80092d8 <LCD_IO_Init+0x18>)
 80092c4:	2508      	movs	r5, #8
 80092c6:	62a5      	str	r5, [r4, #40]	; 0x28
	HAL_Delay(120);
 80092c8:	2078      	movs	r0, #120	; 0x78
 80092ca:	f7f9 fe5d 	bl	8002f88 <HAL_Delay>
	LCD_RST_HIGH();
 80092ce:	61a5      	str	r5, [r4, #24]
	HAL_Delay(120);
 80092d0:	2078      	movs	r0, #120	; 0x78
 80092d2:	f7f9 fe59 	bl	8002f88 <HAL_Delay>
}
 80092d6:	bd38      	pop	{r3, r4, r5, pc}
 80092d8:	48000c00 	.word	0x48000c00

080092dc <LCD_SetBacklight>:
 * @param state logična vrednost
 */

void LCD_SetBacklight(uint8_t state)
{
	if (state == 1)
 80092dc:	2801      	cmp	r0, #1
 80092de:	d003      	beq.n	80092e8 <LCD_SetBacklight+0xc>
		LCD_BCKL_ON();
	else
		LCD_BCKL_OFF();
 80092e0:	4b03      	ldr	r3, [pc, #12]	; (80092f0 <LCD_SetBacklight+0x14>)
 80092e2:	2240      	movs	r2, #64	; 0x40
 80092e4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80092e6:	4770      	bx	lr
		LCD_BCKL_ON();
 80092e8:	4b01      	ldr	r3, [pc, #4]	; (80092f0 <LCD_SetBacklight+0x14>)
 80092ea:	2240      	movs	r2, #64	; 0x40
 80092ec:	619a      	str	r2, [r3, #24]
 80092ee:	4770      	bx	lr
 80092f0:	48000400 	.word	0x48000400

080092f4 <LCD_FillRect>:
 *
 * Funkcija izbere želeno območje, potem pa tolikokrat pošlje izbrano barvo,
 * kolikor slikovnih točk je potrebnih.
 */
void LCD_FillRect(uint32_t x, uint32_t y, uint32_t w, uint32_t h, uint16_t c)
{
 80092f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092f8:	4607      	mov	r7, r0
 80092fa:	4688      	mov	r8, r1
 80092fc:	4615      	mov	r5, r2
 80092fe:	461e      	mov	r6, r3
	uint32_t max_count   = ILI9341_GetParam(LCD_AREA);     /* Št. vseh pikslov     */
 8009300:	2002      	movs	r0, #2
 8009302:	f000 f967 	bl	80095d4 <ILI9341_GetParam>
 8009306:	4604      	mov	r4, r0
	uint32_t pixel_count = w*h;  /* Dejansko št. pikslov */
 8009308:	fb06 f305 	mul.w	r3, r6, r5

	if(pixel_count > max_count)
 800930c:	4298      	cmp	r0, r3
 800930e:	d300      	bcc.n	8009312 <LCD_FillRect+0x1e>
	uint32_t pixel_count = w*h;  /* Dejansko št. pikslov */
 8009310:	461c      	mov	r4, r3
		pixel_count = max_count;

	// Izbor koordinat piksla
	ILI9341_SetDisplayWindow(x, y, w, h);
 8009312:	4633      	mov	r3, r6
 8009314:	462a      	mov	r2, r5
 8009316:	4641      	mov	r1, r8
 8009318:	4638      	mov	r0, r7
 800931a:	f000 f87d 	bl	8009418 <ILI9341_SetDisplayWindow>

#ifdef ILI9341_USEDMA
	ILI9341_SendRepeatedDataDMA(c, pixel_count);
 800931e:	4621      	mov	r1, r4
 8009320:	f8bd 0018 	ldrh.w	r0, [sp, #24]
 8009324:	f000 f910 	bl	8009548 <ILI9341_SendRepeatedDataDMA>
#else
	ILI9341_SendRepeatedData(c, pixel_count);
#endif

}
 8009328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800932c <LCD_ClearScreen>:

/*!
 * @brief Počisti zaslon (prebarvaj s črno barvo)
 */
void LCD_ClearScreen()
{
 800932c:	b510      	push	{r4, lr}
 800932e:	b082      	sub	sp, #8
    LCD_FillRect(0, 0, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT), 0);
 8009330:	2000      	movs	r0, #0
 8009332:	f000 f94f 	bl	80095d4 <ILI9341_GetParam>
 8009336:	4604      	mov	r4, r0
 8009338:	2001      	movs	r0, #1
 800933a:	f000 f94b 	bl	80095d4 <ILI9341_GetParam>
 800933e:	4603      	mov	r3, r0
 8009340:	2000      	movs	r0, #0
 8009342:	9000      	str	r0, [sp, #0]
 8009344:	4622      	mov	r2, r4
 8009346:	4601      	mov	r1, r0
 8009348:	f7ff ffd4 	bl	80092f4 <LCD_FillRect>
}
 800934c:	b002      	add	sp, #8
 800934e:	bd10      	pop	{r4, pc}

08009350 <LCD_Init>:
{
 8009350:	b508      	push	{r3, lr}
	LCD_IO_Init();
 8009352:	f7ff ffb5 	bl	80092c0 <LCD_IO_Init>
	ILI9341_Init(ILI9341_COLORSPACE_RBG565, ILI9341_MISKO_ROTATE_0);
 8009356:	2103      	movs	r1, #3
 8009358:	2055      	movs	r0, #85	; 0x55
 800935a:	f000 f8ab 	bl	80094b4 <ILI9341_Init>
	ILI9341_DisplayOn();
 800935e:	f000 f92d 	bl	80095bc <ILI9341_DisplayOn>
	LCD_ClearScreen();
 8009362:	f7ff ffe3 	bl	800932c <LCD_ClearScreen>
	ILI9341_WaitTransfer();
 8009366:	f000 f815 	bl	8009394 <ILI9341_WaitTransfer>
	LCD_SetBacklight(1);
 800936a:	2001      	movs	r0, #1
 800936c:	f7ff ffb6 	bl	80092dc <LCD_SetBacklight>
}
 8009370:	bd08      	pop	{r3, pc}
	...

08009374 <ILI9341_SendData>:
 */
void ILI9341_SendData(LCD_IO_Data_t *data, uint32_t length)
{
	uint8_t increment = LCD_IO_DATA_WRITE_CYCLES;

	for (uint32_t i = 0; i < (length/increment); i += increment)
 8009374:	2300      	movs	r3, #0
 8009376:	e007      	b.n	8009388 <ILI9341_SendData+0x14>
		FMC_BANK1_WriteData(data[i]);
 8009378:	f830 c013 	ldrh.w	ip, [r0, r3, lsl #1]
	*(LCD_IO_Data_t *)(FMC_BANK1_MEM) = data;
 800937c:	4a04      	ldr	r2, [pc, #16]	; (8009390 <ILI9341_SendData+0x1c>)
 800937e:	f8a2 c000 	strh.w	ip, [r2]
  __ASM volatile ("dsb 0xF":::"memory");
 8009382:	f3bf 8f4f 	dsb	sy
	for (uint32_t i = 0; i < (length/increment); i += increment)
 8009386:	3301      	adds	r3, #1
 8009388:	428b      	cmp	r3, r1
 800938a:	d3f5      	bcc.n	8009378 <ILI9341_SendData+0x4>
}
 800938c:	4770      	bx	lr
 800938e:	bf00      	nop
 8009390:	60010000 	.word	0x60010000

08009394 <ILI9341_WaitTransfer>:
#endif
}

//! @brief Počakaj na prenos podatka FSMC->Ili9341.
void ILI9341_WaitTransfer()
{
 8009394:	b508      	push	{r3, lr}
#ifdef ILI9341_USEDMA
	while (HAL_DMA_GetState(&hLCDDMA) != HAL_DMA_STATE_READY);
 8009396:	4803      	ldr	r0, [pc, #12]	; (80093a4 <ILI9341_WaitTransfer+0x10>)
 8009398:	f7fa fee5 	bl	8004166 <HAL_DMA_GetState>
 800939c:	2801      	cmp	r0, #1
 800939e:	d1fa      	bne.n	8009396 <ILI9341_WaitTransfer+0x2>
#endif
}
 80093a0:	bd08      	pop	{r3, pc}
 80093a2:	bf00      	nop
 80093a4:	200005d8 	.word	0x200005d8

080093a8 <ILI9341_SetAddress>:
{
 80093a8:	b510      	push	{r4, lr}
 80093aa:	4604      	mov	r4, r0
	ILI9341_WaitTransfer();
 80093ac:	f7ff fff2 	bl	8009394 <ILI9341_WaitTransfer>
	FMC_BANK1_SetAddress(*address);
 80093b0:	8822      	ldrh	r2, [r4, #0]
	*(LCD_IO_Data_t *)(FMC_BANK1_REG) = address;
 80093b2:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80093b6:	801a      	strh	r2, [r3, #0]
 80093b8:	f3bf 8f4f 	dsb	sy
}
 80093bc:	bd10      	pop	{r4, pc}
	...

080093c0 <ILI9341_SetOrientation>:
{
 80093c0:	b510      	push	{r4, lr}
 80093c2:	b082      	sub	sp, #8
 80093c4:	4604      	mov	r4, r0
	ILI9341_Data_t command   = ILI9341_MAC; /* Memory Access Control */
 80093c6:	2336      	movs	r3, #54	; 0x36
 80093c8:	f8ad 3006 	strh.w	r3, [sp, #6]
	ILI9341_Data_t parameter = (ILI9341_Data_t)orientations[orientation];
 80093cc:	4b10      	ldr	r3, [pc, #64]	; (8009410 <ILI9341_SetOrientation+0x50>)
 80093ce:	f833 3020 	ldrh.w	r3, [r3, r0, lsl #2]
 80093d2:	f8ad 3004 	strh.w	r3, [sp, #4]
	ILI9341_SetAddress(&command);
 80093d6:	f10d 0006 	add.w	r0, sp, #6
 80093da:	f7ff ffe5 	bl	80093a8 <ILI9341_SetAddress>
	ILI9341_SendData(&parameter, 1);
 80093de:	2101      	movs	r1, #1
 80093e0:	a801      	add	r0, sp, #4
 80093e2:	f7ff ffc7 	bl	8009374 <ILI9341_SendData>
	switch (orientation) {
 80093e6:	b144      	cbz	r4, 80093fa <ILI9341_SetOrientation+0x3a>
 80093e8:	2c03      	cmp	r4, #3
 80093ea:	d006      	beq.n	80093fa <ILI9341_SetOrientation+0x3a>
		LCD.width  = ILI9341_WIDTH;
 80093ec:	4b09      	ldr	r3, [pc, #36]	; (8009414 <ILI9341_SetOrientation+0x54>)
 80093ee:	22f0      	movs	r2, #240	; 0xf0
 80093f0:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_HEIGHT;
 80093f2:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80093f6:	605a      	str	r2, [r3, #4]
		break;
 80093f8:	e005      	b.n	8009406 <ILI9341_SetOrientation+0x46>
		LCD.width  = ILI9341_HEIGHT;
 80093fa:	4b06      	ldr	r3, [pc, #24]	; (8009414 <ILI9341_SetOrientation+0x54>)
 80093fc:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8009400:	601a      	str	r2, [r3, #0]
		LCD.height = ILI9341_WIDTH;
 8009402:	22f0      	movs	r2, #240	; 0xf0
 8009404:	605a      	str	r2, [r3, #4]
	LCD.orientation = orientation;
 8009406:	4b03      	ldr	r3, [pc, #12]	; (8009414 <ILI9341_SetOrientation+0x54>)
 8009408:	609c      	str	r4, [r3, #8]
}
 800940a:	b002      	add	sp, #8
 800940c:	bd10      	pop	{r4, pc}
 800940e:	bf00      	nop
 8009410:	0800f3c4 	.word	0x0800f3c4
 8009414:	20000c78 	.word	0x20000c78

08009418 <ILI9341_SetDisplayWindow>:
{
 8009418:	b530      	push	{r4, r5, lr}
 800941a:	b085      	sub	sp, #20
 800941c:	460c      	mov	r4, r1
 800941e:	461d      	mov	r5, r3
	command = ILI9341_CASET;
 8009420:	232a      	movs	r3, #42	; 0x2a
 8009422:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter[0] = (ILI9341_Data_t)(Xpos >> 8U);
 8009426:	f3c0 230f 	ubfx	r3, r0, #8, #16
 800942a:	f8ad 3004 	strh.w	r3, [sp, #4]
	parameter[1] = (ILI9341_Data_t)(Xpos & 0xFFU);
 800942e:	b2c3      	uxtb	r3, r0
 8009430:	f8ad 3006 	strh.w	r3, [sp, #6]
	parameter[2] = (ILI9341_Data_t)((Xpos + Width - 1U) >> 8U);
 8009434:	1883      	adds	r3, r0, r2
 8009436:	3b01      	subs	r3, #1
 8009438:	f3c3 230f 	ubfx	r3, r3, #8, #16
 800943c:	f8ad 3008 	strh.w	r3, [sp, #8]
	parameter[3] = (ILI9341_Data_t)((Xpos + Width - 1U) & 0xFFU);
 8009440:	fa12 f080 	uxtah	r0, r2, r0
 8009444:	b280      	uxth	r0, r0
 8009446:	3801      	subs	r0, #1
 8009448:	b2c0      	uxtb	r0, r0
 800944a:	f8ad 000a 	strh.w	r0, [sp, #10]
	ILI9341_SetAddress(&command);
 800944e:	f10d 000e 	add.w	r0, sp, #14
 8009452:	f7ff ffa9 	bl	80093a8 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8009456:	2104      	movs	r1, #4
 8009458:	eb0d 0001 	add.w	r0, sp, r1
 800945c:	f7ff ff8a 	bl	8009374 <ILI9341_SendData>
	command = ILI9341_RASET;
 8009460:	232b      	movs	r3, #43	; 0x2b
 8009462:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter [0] = (ILI9341_Data_t)(Ypos >> 8U);
 8009466:	f3c4 230f 	ubfx	r3, r4, #8, #16
 800946a:	f8ad 3004 	strh.w	r3, [sp, #4]
	parameter [1] = (ILI9341_Data_t)(Ypos & 0xFFU);
 800946e:	b2e3      	uxtb	r3, r4
 8009470:	f8ad 3006 	strh.w	r3, [sp, #6]
	parameter [2] = (ILI9341_Data_t)((Ypos + Height - 1U) >> 8U);
 8009474:	1962      	adds	r2, r4, r5
 8009476:	3a01      	subs	r2, #1
 8009478:	f3c2 220f 	ubfx	r2, r2, #8, #16
 800947c:	f8ad 2008 	strh.w	r2, [sp, #8]
	parameter [3] = (ILI9341_Data_t)((Ypos + Height - 1U) & 0xFFU);
 8009480:	fa15 f484 	uxtah	r4, r5, r4
 8009484:	b2a4      	uxth	r4, r4
 8009486:	3c01      	subs	r4, #1
 8009488:	b2e4      	uxtb	r4, r4
 800948a:	f8ad 400a 	strh.w	r4, [sp, #10]
	ILI9341_SetAddress(&command);
 800948e:	f10d 000e 	add.w	r0, sp, #14
 8009492:	f7ff ff89 	bl	80093a8 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 4);
 8009496:	2104      	movs	r1, #4
 8009498:	eb0d 0001 	add.w	r0, sp, r1
 800949c:	f7ff ff6a 	bl	8009374 <ILI9341_SendData>
	command = ILI9341_GRAM;
 80094a0:	232c      	movs	r3, #44	; 0x2c
 80094a2:	f8ad 300e 	strh.w	r3, [sp, #14]
	ILI9341_SetAddress(&command);
 80094a6:	f10d 000e 	add.w	r0, sp, #14
 80094aa:	f7ff ff7d 	bl	80093a8 <ILI9341_SetAddress>
}
 80094ae:	b005      	add	sp, #20
 80094b0:	bd30      	pop	{r4, r5, pc}
	...

080094b4 <ILI9341_Init>:
{
 80094b4:	b510      	push	{r4, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	4604      	mov	r4, r0
	ILI9341_SetOrientation(orientation);
 80094ba:	4608      	mov	r0, r1
 80094bc:	f7ff ff80 	bl	80093c0 <ILI9341_SetOrientation>
	ILI9341_SetDisplayWindow(0U, 0U, LCD.width, LCD.height);
 80094c0:	4a20      	ldr	r2, [pc, #128]	; (8009544 <ILI9341_Init+0x90>)
 80094c2:	6853      	ldr	r3, [r2, #4]
 80094c4:	6812      	ldr	r2, [r2, #0]
 80094c6:	2100      	movs	r1, #0
 80094c8:	4608      	mov	r0, r1
 80094ca:	f7ff ffa5 	bl	8009418 <ILI9341_SetDisplayWindow>
	command = ILI9341_SLEEP_OUT;
 80094ce:	2311      	movs	r3, #17
 80094d0:	f8ad 300e 	strh.w	r3, [sp, #14]
	ILI9341_SetAddress(&command);
 80094d4:	f10d 000e 	add.w	r0, sp, #14
 80094d8:	f7ff ff66 	bl	80093a8 <ILI9341_SetAddress>
	HAL_Delay(200);
 80094dc:	20c8      	movs	r0, #200	; 0xc8
 80094de:	f7f9 fd53 	bl	8002f88 <HAL_Delay>
	command = ILI9341_NORMAL_MODE_ON;
 80094e2:	2313      	movs	r3, #19
 80094e4:	f8ad 300e 	strh.w	r3, [sp, #14]
	ILI9341_SetAddress(&command);
 80094e8:	f10d 000e 	add.w	r0, sp, #14
 80094ec:	f7ff ff5c 	bl	80093a8 <ILI9341_SetAddress>
	HAL_Delay(100);
 80094f0:	2064      	movs	r0, #100	; 0x64
 80094f2:	f7f9 fd49 	bl	8002f88 <HAL_Delay>
	command = ILI9341_PIXEL_FORMAT;
 80094f6:	233a      	movs	r3, #58	; 0x3a
 80094f8:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter[0] = color_space;
 80094fc:	f8ad 4004 	strh.w	r4, [sp, #4]
	ILI9341_SetAddress(&command);
 8009500:	f10d 000e 	add.w	r0, sp, #14
 8009504:	f7ff ff50 	bl	80093a8 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 1);
 8009508:	2101      	movs	r1, #1
 800950a:	a801      	add	r0, sp, #4
 800950c:	f7ff ff32 	bl	8009374 <ILI9341_SendData>
	HAL_Delay(100);
 8009510:	2064      	movs	r0, #100	; 0x64
 8009512:	f7f9 fd39 	bl	8002f88 <HAL_Delay>
	command = ILI9341_INTERFACE;
 8009516:	23f6      	movs	r3, #246	; 0xf6
 8009518:	f8ad 300e 	strh.w	r3, [sp, #14]
	parameter[0] = 0x49;
 800951c:	2349      	movs	r3, #73	; 0x49
 800951e:	f8ad 3004 	strh.w	r3, [sp, #4]
	parameter[1] = 0;
 8009522:	2300      	movs	r3, #0
 8009524:	f8ad 3006 	strh.w	r3, [sp, #6]
	parameter[2] = 0x20;
 8009528:	2320      	movs	r3, #32
 800952a:	f8ad 3008 	strh.w	r3, [sp, #8]
	ILI9341_SetAddress(&command);
 800952e:	f10d 000e 	add.w	r0, sp, #14
 8009532:	f7ff ff39 	bl	80093a8 <ILI9341_SetAddress>
	ILI9341_SendData(parameter, 3);
 8009536:	2103      	movs	r1, #3
 8009538:	a801      	add	r0, sp, #4
 800953a:	f7ff ff1b 	bl	8009374 <ILI9341_SendData>
}
 800953e:	b004      	add	sp, #16
 8009540:	bd10      	pop	{r4, pc}
 8009542:	bf00      	nop
 8009544:	20000c78 	.word	0x20000c78

08009548 <ILI9341_SendRepeatedDataDMA>:
{
 8009548:	b530      	push	{r4, r5, lr}
 800954a:	b083      	sub	sp, #12
 800954c:	460c      	mov	r4, r1
 800954e:	f8ad 0006 	strh.w	r0, [sp, #6]
	switch (hLCDDMA.Init.PeriphDataAlignment)
 8009552:	4b18      	ldr	r3, [pc, #96]	; (80095b4 <ILI9341_SendRepeatedDataDMA+0x6c>)
 8009554:	695b      	ldr	r3, [r3, #20]
 8009556:	b17b      	cbz	r3, 8009578 <ILI9341_SendRepeatedDataDMA+0x30>
 8009558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800955c:	d100      	bne.n	8009560 <ILI9341_SendRepeatedDataDMA+0x18>
			len = (num_copies / (2*LCD_IO_DATA_WRITE_CYCLES));
 800955e:	084c      	lsrs	r4, r1, #1
	ILI9341_WaitTransfer();
 8009560:	f7ff ff18 	bl	8009394 <ILI9341_WaitTransfer>
	HAL_DMA_DeInit(&hLCDDMA);
 8009564:	4d13      	ldr	r5, [pc, #76]	; (80095b4 <ILI9341_SendRepeatedDataDMA+0x6c>)
 8009566:	4628      	mov	r0, r5
 8009568:	f7fa fcb6 	bl	8003ed8 <HAL_DMA_DeInit>
	hLCDDMA.Init.PeriphInc = DMA_PINC_DISABLE;	// dont increment source address
 800956c:	2300      	movs	r3, #0
 800956e:	60eb      	str	r3, [r5, #12]
	HAL_DMA_Init(&hLCDDMA);
 8009570:	4628      	mov	r0, r5
 8009572:	f7fa fc45 	bl	8003e00 <HAL_DMA_Init>
 8009576:	e00e      	b.n	8009596 <ILI9341_SendRepeatedDataDMA+0x4e>
			len = 2*num_copies/LCD_IO_DATA_WRITE_CYCLES;
 8009578:	004c      	lsls	r4, r1, #1
			break;
 800957a:	e7f1      	b.n	8009560 <ILI9341_SendRepeatedDataDMA+0x18>
			len -= 65535;
 800957c:	f5a4 447f 	sub.w	r4, r4, #65280	; 0xff00
 8009580:	3cff      	subs	r4, #255	; 0xff
			transfer = 65535;
 8009582:	f64f 73ff 	movw	r3, #65535	; 0xffff
		if (HAL_DMA_Start_IT(&hLCDDMA, (uint32_t) &data, (uint32_t)FMC_BANK1_MEM, transfer) != HAL_OK) return 1;
 8009586:	4a0c      	ldr	r2, [pc, #48]	; (80095b8 <ILI9341_SendRepeatedDataDMA+0x70>)
 8009588:	f10d 0106 	add.w	r1, sp, #6
 800958c:	4809      	ldr	r0, [pc, #36]	; (80095b4 <ILI9341_SendRepeatedDataDMA+0x6c>)
 800958e:	f7fa fcff 	bl	8003f90 <HAL_DMA_Start_IT>
 8009592:	b960      	cbnz	r0, 80095ae <ILI9341_SendRepeatedDataDMA+0x66>
	while (len);
 8009594:	b134      	cbz	r4, 80095a4 <ILI9341_SendRepeatedDataDMA+0x5c>
		ILI9341_WaitTransfer();
 8009596:	f7ff fefd 	bl	8009394 <ILI9341_WaitTransfer>
		if (len > 65535)
 800959a:	f5b4 3f80 	cmp.w	r4, #65536	; 0x10000
 800959e:	d2ed      	bcs.n	800957c <ILI9341_SendRepeatedDataDMA+0x34>
		if (transfer == 0) return 1;
 80095a0:	b914      	cbnz	r4, 80095a8 <ILI9341_SendRepeatedDataDMA+0x60>
 80095a2:	2001      	movs	r0, #1
}
 80095a4:	b003      	add	sp, #12
 80095a6:	bd30      	pop	{r4, r5, pc}
			transfer = len;
 80095a8:	4623      	mov	r3, r4
			len = 0;
 80095aa:	2400      	movs	r4, #0
 80095ac:	e7eb      	b.n	8009586 <ILI9341_SendRepeatedDataDMA+0x3e>
		if (HAL_DMA_Start_IT(&hLCDDMA, (uint32_t) &data, (uint32_t)FMC_BANK1_MEM, transfer) != HAL_OK) return 1;
 80095ae:	2001      	movs	r0, #1
 80095b0:	e7f8      	b.n	80095a4 <ILI9341_SendRepeatedDataDMA+0x5c>
 80095b2:	bf00      	nop
 80095b4:	200005d8 	.word	0x200005d8
 80095b8:	60010000 	.word	0x60010000

080095bc <ILI9341_DisplayOn>:

//! @brief Strojno omogoči zaslon
void ILI9341_DisplayOn()
{
 80095bc:	b500      	push	{lr}
 80095be:	b083      	sub	sp, #12
	ILI9341_Data_t command = ILI9341_DISPLAY_ON;
 80095c0:	2329      	movs	r3, #41	; 0x29
 80095c2:	f8ad 3006 	strh.w	r3, [sp, #6]
	ILI9341_SetAddress(&command);
 80095c6:	f10d 0006 	add.w	r0, sp, #6
 80095ca:	f7ff feed 	bl	80093a8 <ILI9341_SetAddress>
}
 80095ce:	b003      	add	sp, #12
 80095d0:	f85d fb04 	ldr.w	pc, [sp], #4

080095d4 <ILI9341_GetParam>:
 */
uint32_t ILI9341_GetParam(LCD_Param_t param)
{
	uint32_t value = 0;

	switch (param) {
 80095d4:	2803      	cmp	r0, #3
 80095d6:	d803      	bhi.n	80095e0 <ILI9341_GetParam+0xc>
 80095d8:	e8df f000 	tbb	[pc, r0]
 80095dc:	0a0d0704 	.word	0x0a0d0704
 80095e0:	2000      	movs	r0, #0
 80095e2:	4770      	bx	lr
	case LCD_WIDTH:
		value = LCD.width;
 80095e4:	4b05      	ldr	r3, [pc, #20]	; (80095fc <ILI9341_GetParam+0x28>)
 80095e6:	6818      	ldr	r0, [r3, #0]
		break;
 80095e8:	4770      	bx	lr
	case LCD_HEIGHT:
		value = LCD.height;
 80095ea:	4b04      	ldr	r3, [pc, #16]	; (80095fc <ILI9341_GetParam+0x28>)
 80095ec:	6858      	ldr	r0, [r3, #4]
		break;
 80095ee:	4770      	bx	lr
	case LCD_AREA:
		value = ILI9341_AREA;
		break;
	case LCD_ORIENTATION:
		value = LCD.orientation;
 80095f0:	4b02      	ldr	r3, [pc, #8]	; (80095fc <ILI9341_GetParam+0x28>)
 80095f2:	6898      	ldr	r0, [r3, #8]
		break;
 80095f4:	4770      	bx	lr
		value = ILI9341_AREA;
 80095f6:	f44f 3096 	mov.w	r0, #76800	; 0x12c00
	default:
		break;
	}

	return value;
}
 80095fa:	4770      	bx	lr
 80095fc:	20000c78 	.word	0x20000c78

08009600 <UserPixelSetFunction>:


#include "lcd_ugui.h"

void UserPixelSetFunction(UG_S16 x, UG_S16 y, UG_COLOR c)
{
 8009600:	b500      	push	{lr}
 8009602:	b083      	sub	sp, #12
 8009604:	f8ad 2006 	strh.w	r2, [sp, #6]
	ILI9341_SetDisplayWindow(x, y, 1, 1);
 8009608:	2301      	movs	r3, #1
 800960a:	461a      	mov	r2, r3
 800960c:	f7ff ff04 	bl	8009418 <ILI9341_SetDisplayWindow>
	ILI9341_SendData((LCD_IO_Data_t *)&c, 1);
 8009610:	2101      	movs	r1, #1
 8009612:	f10d 0006 	add.w	r0, sp, #6
 8009616:	f7ff fead 	bl	8009374 <ILI9341_SendData>
}
 800961a:	b003      	add	sp, #12
 800961c:	f85d fb04 	ldr.w	pc, [sp], #4

08009620 <_HW_FillFrame_>:

UG_RESULT _HW_FillFrame_(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c)
{
 8009620:	b510      	push	{r4, lr}
 8009622:	b082      	sub	sp, #8
	LCD_FillRect(x1, y1, x2-x1, y2-y1, c);
 8009624:	f8bd 4010 	ldrh.w	r4, [sp, #16]
 8009628:	9400      	str	r4, [sp, #0]
 800962a:	1a5b      	subs	r3, r3, r1
 800962c:	1a12      	subs	r2, r2, r0
 800962e:	f7ff fe61 	bl	80092f4 <LCD_FillRect>
	return UG_RESULT_OK;
}
 8009632:	2000      	movs	r0, #0
 8009634:	b002      	add	sp, #8
 8009636:	bd10      	pop	{r4, pc}

08009638 <LCD_UG_init>:


UG_GUI gui;

UG_S16 LCD_UG_init(void)
{
 8009638:	b510      	push	{r4, lr}
	UG_Init(&gui, UserPixelSetFunction, ILI9341_GetParam(LCD_WIDTH), ILI9341_GetParam(LCD_HEIGHT));
 800963a:	2000      	movs	r0, #0
 800963c:	f7ff ffca 	bl	80095d4 <ILI9341_GetParam>
 8009640:	4604      	mov	r4, r0
 8009642:	2001      	movs	r0, #1
 8009644:	f7ff ffc6 	bl	80095d4 <ILI9341_GetParam>
 8009648:	b203      	sxth	r3, r0
 800964a:	b222      	sxth	r2, r4
 800964c:	490b      	ldr	r1, [pc, #44]	; (800967c <LCD_UG_init+0x44>)
 800964e:	480c      	ldr	r0, [pc, #48]	; (8009680 <LCD_UG_init+0x48>)
 8009650:	f000 f81c 	bl	800968c <UG_Init>
	UG_DriverRegister(DRIVER_FILL_FRAME, (void *)_HW_FillFrame_);
 8009654:	490b      	ldr	r1, [pc, #44]	; (8009684 <LCD_UG_init+0x4c>)
 8009656:	2001      	movs	r0, #1
 8009658:	f000 f882 	bl	8009760 <UG_DriverRegister>
	UG_DriverEnable(DRIVER_FILL_FRAME);
 800965c:	2001      	movs	r0, #1
 800965e:	f000 f88d 	bl	800977c <UG_DriverEnable>

	UG_FontSelect(&FONT_8X12);
 8009662:	4809      	ldr	r0, [pc, #36]	; (8009688 <LCD_UG_init+0x50>)
 8009664:	f000 f852 	bl	800970c <UG_FontSelect>
	UG_SetForecolor(C_WHITE);
 8009668:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800966c:	f000 f868 	bl	8009740 <UG_SetForecolor>
	UG_SetBackcolor(C_BLACK);
 8009670:	2000      	movs	r0, #0
 8009672:	f000 f86d 	bl	8009750 <UG_SetBackcolor>
	return 0;
}
 8009676:	2000      	movs	r0, #0
 8009678:	bd10      	pop	{r4, pc}
 800967a:	bf00      	nop
 800967c:	08009601 	.word	0x08009601
 8009680:	20000c84 	.word	0x20000c84
 8009684:	08009621 	.word	0x08009621
 8009688:	0800f3d4 	.word	0x0800f3d4

0800968c <UG_Init>:

UG_S16 UG_Init( UG_GUI* g, void (*p)(UG_S16,UG_S16,UG_COLOR), UG_S16 x, UG_S16 y )
{
   UG_U8 i;

   g->pset = (void(*)(UG_S16,UG_S16,UG_COLOR))p;
 800968c:	6001      	str	r1, [r0, #0]
   g->x_dim = x;
 800968e:	8082      	strh	r2, [r0, #4]
   g->y_dim = y;
 8009690:	80c3      	strh	r3, [r0, #6]
   g->console.x_start = 4;
 8009692:	2104      	movs	r1, #4
 8009694:	8401      	strh	r1, [r0, #32]
   g->console.y_start = 4;
 8009696:	8441      	strh	r1, [r0, #34]	; 0x22
   g->console.x_end = g->x_dim - g->console.x_start-1;
 8009698:	b292      	uxth	r2, r2
 800969a:	3a04      	subs	r2, #4
 800969c:	b292      	uxth	r2, r2
 800969e:	3a01      	subs	r2, #1
 80096a0:	b212      	sxth	r2, r2
 80096a2:	8482      	strh	r2, [r0, #36]	; 0x24
   g->console.y_end = g->y_dim - g->console.x_start-1;
 80096a4:	b29b      	uxth	r3, r3
 80096a6:	3b04      	subs	r3, #4
 80096a8:	b29b      	uxth	r3, r3
 80096aa:	3b01      	subs	r3, #1
 80096ac:	b21b      	sxth	r3, r3
 80096ae:	84c3      	strh	r3, [r0, #38]	; 0x26
   g->console.x_pos = g->console.x_end;
 80096b0:	8382      	strh	r2, [r0, #28]
   g->console.y_pos = g->console.y_end;
 80096b2:	83c3      	strh	r3, [r0, #30]
   g->char_h_space = 1;
 80096b4:	2301      	movs	r3, #1
 80096b6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
   g->char_v_space = 1;
 80096ba:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
   g->font.p = NULL;
 80096be:	2300      	movs	r3, #0
 80096c0:	62c3      	str	r3, [r0, #44]	; 0x2c
   g->font.char_height = 0;
 80096c2:	8683      	strh	r3, [r0, #52]	; 0x34
   g->font.char_width = 0;
 80096c4:	8643      	strh	r3, [r0, #50]	; 0x32
   g->font.start_char = 0;
 80096c6:	86c3      	strh	r3, [r0, #54]	; 0x36
   g->font.end_char = 0;
 80096c8:	8703      	strh	r3, [r0, #56]	; 0x38
   g->font.widths = NULL;
 80096ca:	63c3      	str	r3, [r0, #60]	; 0x3c
   #ifdef USE_COLOR_RGB888
   g->desktop_color = 0x5E8BEf;
   #endif
   #ifdef USE_COLOR_RGB565
   g->desktop_color = 0x5C5D;
 80096cc:	f645 425d 	movw	r2, #23645	; 0x5c5d
 80096d0:	f8a0 2046 	strh.w	r2, [r0, #70]	; 0x46
   #endif
   g->fore_color = C_WHITE;
 80096d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80096d8:	f8a0 2042 	strh.w	r2, [r0, #66]	; 0x42
   g->back_color = C_BLACK;
 80096dc:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
   g->next_window = NULL;
 80096e0:	6103      	str	r3, [r0, #16]
   g->active_window = NULL;
 80096e2:	6143      	str	r3, [r0, #20]
   g->last_window = NULL;
 80096e4:	6183      	str	r3, [r0, #24]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80096e6:	e008      	b.n	80096fa <UG_Init+0x6e>
   {
      g->driver[i].driver = NULL;
 80096e8:	f103 0209 	add.w	r2, r3, #9
 80096ec:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80096f0:	2100      	movs	r1, #0
 80096f2:	6051      	str	r1, [r2, #4]
      g->driver[i].state = 0;
 80096f4:	7211      	strb	r1, [r2, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 80096f6:	3301      	adds	r3, #1
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	2b02      	cmp	r3, #2
 80096fc:	d9f4      	bls.n	80096e8 <UG_Init+0x5c>
   }

   gui = g;
 80096fe:	4b02      	ldr	r3, [pc, #8]	; (8009708 <UG_Init+0x7c>)
 8009700:	6018      	str	r0, [r3, #0]
   return 1;
}
 8009702:	2001      	movs	r0, #1
 8009704:	4770      	bx	lr
 8009706:	bf00      	nop
 8009708:	20000ce8 	.word	0x20000ce8

0800970c <UG_FontSelect>:
   gui = g;
   return 1;
}

void UG_FontSelect( const UG_FONT* font )
{
 800970c:	b500      	push	{lr}
   gui->font = *font;
 800970e:	4b07      	ldr	r3, [pc, #28]	; (800972c <UG_FontSelect+0x20>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f103 0c2c 	add.w	ip, r3, #44	; 0x2c
 8009716:	4686      	mov	lr, r0
 8009718:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800971c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8009720:	f8de 3000 	ldr.w	r3, [lr]
 8009724:	f8cc 3000 	str.w	r3, [ip]
}
 8009728:	f85d fb04 	ldr.w	pc, [sp], #4
 800972c:	20000ce8 	.word	0x20000ce8

08009730 <UG_DrawPixel>:
   UG_DrawArc(x1+r, y2-r, r, 0x30, c);
   UG_DrawArc(x2-r, y2-r, r, 0xC0, c);
}

void UG_DrawPixel( UG_S16 x0, UG_S16 y0, UG_COLOR c )
{
 8009730:	b508      	push	{r3, lr}
   gui->pset(x0,y0,c);
 8009732:	4b02      	ldr	r3, [pc, #8]	; (800973c <UG_DrawPixel+0xc>)
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	4798      	blx	r3
}
 800973a:	bd08      	pop	{r3, pc}
 800973c:	20000ce8 	.word	0x20000ce8

08009740 <UG_SetForecolor>:
   gui->console.back_color = c;
}

void UG_SetForecolor( UG_COLOR c )
{
   gui->fore_color = c;
 8009740:	4b02      	ldr	r3, [pc, #8]	; (800974c <UG_SetForecolor+0xc>)
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f8a3 0042 	strh.w	r0, [r3, #66]	; 0x42
}
 8009748:	4770      	bx	lr
 800974a:	bf00      	nop
 800974c:	20000ce8 	.word	0x20000ce8

08009750 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
   gui->back_color = c;
 8009750:	4b02      	ldr	r3, [pc, #8]	; (800975c <UG_SetBackcolor+0xc>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f8a3 0044 	strh.w	r0, [r3, #68]	; 0x44
}
 8009758:	4770      	bx	lr
 800975a:	bf00      	nop
 800975c:	20000ce8 	.word	0x20000ce8

08009760 <UG_DriverRegister>:
/* -------------------------------------------------------------------------------- */
/* -- DRIVER FUNCTIONS                                                           -- */
/* -------------------------------------------------------------------------------- */
void UG_DriverRegister( UG_U8 type, void* driver )
{
   if ( type >= NUMBER_OF_DRIVERS ) return;
 8009760:	2802      	cmp	r0, #2
 8009762:	d807      	bhi.n	8009774 <UG_DriverRegister+0x14>

   gui->driver[type].driver = driver;
 8009764:	4b04      	ldr	r3, [pc, #16]	; (8009778 <UG_DriverRegister+0x18>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	3009      	adds	r0, #9
 800976a:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800976e:	6041      	str	r1, [r0, #4]
   gui->driver[type].state = DRIVER_REGISTERED | DRIVER_ENABLED;
 8009770:	2303      	movs	r3, #3
 8009772:	7203      	strb	r3, [r0, #8]
}
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop
 8009778:	20000ce8 	.word	0x20000ce8

0800977c <UG_DriverEnable>:

void UG_DriverEnable( UG_U8 type )
{
   if ( type >= NUMBER_OF_DRIVERS ) return;
 800977c:	2802      	cmp	r0, #2
 800977e:	d80f      	bhi.n	80097a0 <UG_DriverEnable+0x24>
   if ( gui->driver[type].state & DRIVER_REGISTERED )
 8009780:	4b08      	ldr	r3, [pc, #32]	; (80097a4 <UG_DriverEnable+0x28>)
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	f100 0309 	add.w	r3, r0, #9
 8009788:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800978c:	7a1b      	ldrb	r3, [r3, #8]
 800978e:	f013 0f01 	tst.w	r3, #1
 8009792:	d005      	beq.n	80097a0 <UG_DriverEnable+0x24>
   {
      gui->driver[type].state |= DRIVER_ENABLED;
 8009794:	3009      	adds	r0, #9
 8009796:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800979a:	f043 0302 	orr.w	r3, r3, #2
 800979e:	7203      	strb	r3, [r0, #8]
   }
}
 80097a0:	4770      	bx	lr
 80097a2:	bf00      	nop
 80097a4:	20000ce8 	.word	0x20000ce8

080097a8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80097a8:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80097aa:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 80097ae:	b184      	cbz	r4, 80097d2 <USBD_CDC_EP0_RxReady+0x2a>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80097b0:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 80097b4:	b17b      	cbz	r3, 80097d6 <USBD_CDC_EP0_RxReady+0x2e>
 80097b6:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80097ba:	28ff      	cmp	r0, #255	; 0xff
 80097bc:	d00d      	beq.n	80097da <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80097c4:	4621      	mov	r1, r4
 80097c6:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 80097c8:	23ff      	movs	r3, #255	; 0xff
 80097ca:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80097ce:	2000      	movs	r0, #0
}
 80097d0:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 80097d2:	2003      	movs	r0, #3
 80097d4:	e7fc      	b.n	80097d0 <USBD_CDC_EP0_RxReady+0x28>
  return (uint8_t)USBD_OK;
 80097d6:	2000      	movs	r0, #0
 80097d8:	e7fa      	b.n	80097d0 <USBD_CDC_EP0_RxReady+0x28>
 80097da:	2000      	movs	r0, #0
 80097dc:	e7f8      	b.n	80097d0 <USBD_CDC_EP0_RxReady+0x28>
	...

080097e0 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80097e0:	2343      	movs	r3, #67	; 0x43
 80097e2:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 80097e4:	4800      	ldr	r0, [pc, #0]	; (80097e8 <USBD_CDC_GetFSCfgDesc+0x8>)
 80097e6:	4770      	bx	lr
 80097e8:	20000044 	.word	0x20000044

080097ec <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80097ec:	2343      	movs	r3, #67	; 0x43
 80097ee:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 80097f0:	4800      	ldr	r0, [pc, #0]	; (80097f4 <USBD_CDC_GetHSCfgDesc+0x8>)
 80097f2:	4770      	bx	lr
 80097f4:	20000088 	.word	0x20000088

080097f8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80097f8:	2343      	movs	r3, #67	; 0x43
 80097fa:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 80097fc:	4800      	ldr	r0, [pc, #0]	; (8009800 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80097fe:	4770      	bx	lr
 8009800:	200000d8 	.word	0x200000d8

08009804 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009804:	230a      	movs	r3, #10
 8009806:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8009808:	4800      	ldr	r0, [pc, #0]	; (800980c <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 800980a:	4770      	bx	lr
 800980c:	200000cc 	.word	0x200000cc

08009810 <USBD_CDC_DataOut>:
{
 8009810:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009812:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 8009816:	b175      	cbz	r5, 8009836 <USBD_CDC_DataOut+0x26>
 8009818:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800981a:	f001 f8a3 	bl	800a964 <USBD_LL_GetRxDataSize>
 800981e:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009822:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8009826:	68db      	ldr	r3, [r3, #12]
 8009828:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 800982c:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8009830:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8009832:	2000      	movs	r0, #0
}
 8009834:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8009836:	2003      	movs	r0, #3
 8009838:	e7fc      	b.n	8009834 <USBD_CDC_DataOut+0x24>

0800983a <USBD_CDC_DataIn>:
{
 800983a:	b510      	push	{r4, lr}
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800983c:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
  if (pdev->pClassData == NULL)
 8009840:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 8009844:	b353      	cbz	r3, 800989c <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009846:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800984a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800984e:	6992      	ldr	r2, [r2, #24]
 8009850:	b14a      	cbz	r2, 8009866 <USBD_CDC_DataIn+0x2c>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009852:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8009856:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 800985a:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800985c:	fbb2 fcf4 	udiv	ip, r2, r4
 8009860:	fb04 221c 	mls	r2, r4, ip, r2
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009864:	b172      	cbz	r2, 8009884 <USBD_CDC_DataIn+0x4a>
    hcdc->TxState = 0U;
 8009866:	2200      	movs	r2, #0
 8009868:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800986c:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 8009870:	6914      	ldr	r4, [r2, #16]
 8009872:	b1ac      	cbz	r4, 80098a0 <USBD_CDC_DataIn+0x66>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009874:	460a      	mov	r2, r1
 8009876:	f503 7104 	add.w	r1, r3, #528	; 0x210
 800987a:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
 800987e:	47a0      	blx	r4
  return (uint8_t)USBD_OK;
 8009880:	2000      	movs	r0, #0
}
 8009882:	bd10      	pop	{r4, pc}
    pdev->ep_in[epnum].total_length = 0U;
 8009884:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8009888:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800988c:	2400      	movs	r4, #0
 800988e:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009890:	4623      	mov	r3, r4
 8009892:	4622      	mov	r2, r4
 8009894:	f001 f856 	bl	800a944 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8009898:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800989a:	e7f2      	b.n	8009882 <USBD_CDC_DataIn+0x48>
    return (uint8_t)USBD_FAIL;
 800989c:	2003      	movs	r0, #3
 800989e:	e7f0      	b.n	8009882 <USBD_CDC_DataIn+0x48>
  return (uint8_t)USBD_OK;
 80098a0:	2000      	movs	r0, #0
 80098a2:	e7ee      	b.n	8009882 <USBD_CDC_DataIn+0x48>

080098a4 <USBD_CDC_Setup>:
{
 80098a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098a6:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80098a8:	f8d0 62bc 	ldr.w	r6, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 80098ac:	2300      	movs	r3, #0
 80098ae:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 80098b2:	f8ad 3004 	strh.w	r3, [sp, #4]
  if (hcdc == NULL)
 80098b6:	2e00      	cmp	r6, #0
 80098b8:	d06c      	beq.n	8009994 <USBD_CDC_Setup+0xf0>
 80098ba:	4607      	mov	r7, r0
 80098bc:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80098be:	780b      	ldrb	r3, [r1, #0]
 80098c0:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 80098c4:	d02a      	beq.n	800991c <USBD_CDC_Setup+0x78>
 80098c6:	2d20      	cmp	r5, #32
 80098c8:	d15e      	bne.n	8009988 <USBD_CDC_Setup+0xe4>
      if (req->wLength != 0U)
 80098ca:	88ca      	ldrh	r2, [r1, #6]
 80098cc:	b1f2      	cbz	r2, 800990c <USBD_CDC_Setup+0x68>
        if ((req->bmRequest & 0x80U) != 0U)
 80098ce:	f013 0f80 	tst.w	r3, #128	; 0x80
 80098d2:	d00f      	beq.n	80098f4 <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80098d4:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 80098d8:	689b      	ldr	r3, [r3, #8]
 80098da:	4631      	mov	r1, r6
 80098dc:	7860      	ldrb	r0, [r4, #1]
 80098de:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80098e0:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80098e2:	2a07      	cmp	r2, #7
 80098e4:	bf28      	it	cs
 80098e6:	2207      	movcs	r2, #7
 80098e8:	4631      	mov	r1, r6
 80098ea:	4638      	mov	r0, r7
 80098ec:	f000 fdd4 	bl	800a498 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 80098f0:	2500      	movs	r5, #0
 80098f2:	e04c      	b.n	800998e <USBD_CDC_Setup+0xea>
          hcdc->CmdOpCode = req->bRequest;
 80098f4:	784b      	ldrb	r3, [r1, #1]
 80098f6:	f886 3200 	strb.w	r3, [r6, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80098fa:	798b      	ldrb	r3, [r1, #6]
 80098fc:	f886 3201 	strb.w	r3, [r6, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009900:	88ca      	ldrh	r2, [r1, #6]
 8009902:	4631      	mov	r1, r6
 8009904:	f000 fddd 	bl	800a4c2 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8009908:	2500      	movs	r5, #0
 800990a:	e040      	b.n	800998e <USBD_CDC_Setup+0xea>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800990c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8009910:	689b      	ldr	r3, [r3, #8]
 8009912:	2200      	movs	r2, #0
 8009914:	7848      	ldrb	r0, [r1, #1]
 8009916:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 8009918:	2500      	movs	r5, #0
 800991a:	e038      	b.n	800998e <USBD_CDC_Setup+0xea>
      switch (req->bRequest)
 800991c:	784e      	ldrb	r6, [r1, #1]
 800991e:	2e0b      	cmp	r6, #11
 8009920:	d82e      	bhi.n	8009980 <USBD_CDC_Setup+0xdc>
 8009922:	e8df f006 	tbb	[pc, r6]
 8009926:	3406      	.short	0x3406
 8009928:	2d2d2d2d 	.word	0x2d2d2d2d
 800992c:	2d2d2d2d 	.word	0x2d2d2d2d
 8009930:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009932:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009936:	b2db      	uxtb	r3, r3
 8009938:	2b03      	cmp	r3, #3
 800993a:	d003      	beq.n	8009944 <USBD_CDC_Setup+0xa0>
            USBD_CtlError(pdev, req);
 800993c:	f000 fa72 	bl	8009e24 <USBD_CtlError>
            ret = USBD_FAIL;
 8009940:	2503      	movs	r5, #3
 8009942:	e024      	b.n	800998e <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009944:	2202      	movs	r2, #2
 8009946:	a901      	add	r1, sp, #4
 8009948:	f000 fda6 	bl	800a498 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800994c:	4635      	mov	r5, r6
 800994e:	e01e      	b.n	800998e <USBD_CDC_Setup+0xea>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009950:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009954:	b2db      	uxtb	r3, r3
 8009956:	2b03      	cmp	r3, #3
 8009958:	d003      	beq.n	8009962 <USBD_CDC_Setup+0xbe>
            USBD_CtlError(pdev, req);
 800995a:	f000 fa63 	bl	8009e24 <USBD_CtlError>
            ret = USBD_FAIL;
 800995e:	2503      	movs	r5, #3
 8009960:	e015      	b.n	800998e <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009962:	2201      	movs	r2, #1
 8009964:	f10d 0107 	add.w	r1, sp, #7
 8009968:	f000 fd96 	bl	800a498 <USBD_CtlSendData>
 800996c:	e00f      	b.n	800998e <USBD_CDC_Setup+0xea>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800996e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009972:	b2db      	uxtb	r3, r3
 8009974:	2b03      	cmp	r3, #3
 8009976:	d00a      	beq.n	800998e <USBD_CDC_Setup+0xea>
            USBD_CtlError(pdev, req);
 8009978:	f000 fa54 	bl	8009e24 <USBD_CtlError>
            ret = USBD_FAIL;
 800997c:	2503      	movs	r5, #3
 800997e:	e006      	b.n	800998e <USBD_CDC_Setup+0xea>
          USBD_CtlError(pdev, req);
 8009980:	f000 fa50 	bl	8009e24 <USBD_CtlError>
          ret = USBD_FAIL;
 8009984:	2503      	movs	r5, #3
          break;
 8009986:	e002      	b.n	800998e <USBD_CDC_Setup+0xea>
      USBD_CtlError(pdev, req);
 8009988:	f000 fa4c 	bl	8009e24 <USBD_CtlError>
      ret = USBD_FAIL;
 800998c:	2503      	movs	r5, #3
}
 800998e:	4628      	mov	r0, r5
 8009990:	b003      	add	sp, #12
 8009992:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8009994:	2503      	movs	r5, #3
 8009996:	e7fa      	b.n	800998e <USBD_CDC_Setup+0xea>

08009998 <USBD_CDC_DeInit>:
{
 8009998:	b538      	push	{r3, r4, r5, lr}
 800999a:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800999c:	2181      	movs	r1, #129	; 0x81
 800999e:	f000 ff9a 	bl	800a8d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80099a2:	2500      	movs	r5, #0
 80099a4:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80099a6:	2101      	movs	r1, #1
 80099a8:	4620      	mov	r0, r4
 80099aa:	f000 ff94 	bl	800a8d6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80099ae:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80099b2:	2182      	movs	r1, #130	; 0x82
 80099b4:	4620      	mov	r0, r4
 80099b6:	f000 ff8e 	bl	800a8d6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80099ba:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80099be:	f8a4 504e 	strh.w	r5, [r4, #78]	; 0x4e
  if (pdev->pClassData != NULL)
 80099c2:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 80099c6:	b14b      	cbz	r3, 80099dc <USBD_CDC_DeInit+0x44>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80099c8:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 80099d0:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 80099d4:	f000 fff4 	bl	800a9c0 <USBD_static_free>
    pdev->pClassData = NULL;
 80099d8:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 80099dc:	2000      	movs	r0, #0
 80099de:	bd38      	pop	{r3, r4, r5, pc}

080099e0 <USBD_CDC_Init>:
{
 80099e0:	b570      	push	{r4, r5, r6, lr}
 80099e2:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80099e4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80099e8:	f000 ffe6 	bl	800a9b8 <USBD_static_malloc>
  if (hcdc == NULL)
 80099ec:	b3b8      	cbz	r0, 8009a5e <USBD_CDC_Init+0x7e>
 80099ee:	4606      	mov	r6, r0
  pdev->pClassData = (void *)hcdc;
 80099f0:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099f4:	7c23      	ldrb	r3, [r4, #16]
 80099f6:	bbbb      	cbnz	r3, 8009a68 <USBD_CDC_Init+0x88>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80099f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80099fc:	2202      	movs	r2, #2
 80099fe:	2181      	movs	r1, #129	; 0x81
 8009a00:	4620      	mov	r0, r4
 8009a02:	f000 ff5d 	bl	800a8c0 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009a06:	2501      	movs	r5, #1
 8009a08:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009a0a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a0e:	2202      	movs	r2, #2
 8009a10:	4629      	mov	r1, r5
 8009a12:	4620      	mov	r0, r4
 8009a14:	f000 ff54 	bl	800a8c0 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009a18:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009a1c:	2310      	movs	r3, #16
 8009a1e:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009a22:	2308      	movs	r3, #8
 8009a24:	2203      	movs	r2, #3
 8009a26:	2182      	movs	r1, #130	; 0x82
 8009a28:	4620      	mov	r0, r4
 8009a2a:	f000 ff49 	bl	800a8c0 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009a2e:	2301      	movs	r3, #1
 8009a30:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009a34:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	4798      	blx	r3
  hcdc->TxState = 0U;
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
  hcdc->RxState = 0U;
 8009a42:	f8c6 3218 	str.w	r3, [r6, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a46:	7c25      	ldrb	r5, [r4, #16]
 8009a48:	bb15      	cbnz	r5, 8009a90 <USBD_CDC_Init+0xb0>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009a4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a4e:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8009a52:	2101      	movs	r1, #1
 8009a54:	4620      	mov	r0, r4
 8009a56:	f000 ff7d 	bl	800a954 <USBD_LL_PrepareReceive>
}
 8009a5a:	4628      	mov	r0, r5
 8009a5c:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassData = NULL;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	f8c4 32bc 	str.w	r3, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8009a64:	2502      	movs	r5, #2
 8009a66:	e7f8      	b.n	8009a5a <USBD_CDC_Init+0x7a>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009a68:	2340      	movs	r3, #64	; 0x40
 8009a6a:	2202      	movs	r2, #2
 8009a6c:	2181      	movs	r1, #129	; 0x81
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f000 ff26 	bl	800a8c0 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009a74:	2501      	movs	r5, #1
 8009a76:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009a78:	2340      	movs	r3, #64	; 0x40
 8009a7a:	2202      	movs	r2, #2
 8009a7c:	4629      	mov	r1, r5
 8009a7e:	4620      	mov	r0, r4
 8009a80:	f000 ff1e 	bl	800a8c0 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009a84:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009a88:	2310      	movs	r3, #16
 8009a8a:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
 8009a8e:	e7c8      	b.n	8009a22 <USBD_CDC_Init+0x42>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009a90:	2340      	movs	r3, #64	; 0x40
 8009a92:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8009a96:	2101      	movs	r1, #1
 8009a98:	4620      	mov	r0, r4
 8009a9a:	f000 ff5b 	bl	800a954 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8009a9e:	2500      	movs	r5, #0
 8009aa0:	e7db      	b.n	8009a5a <USBD_CDC_Init+0x7a>

08009aa2 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8009aa2:	b119      	cbz	r1, 8009aac <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 8009aa4:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8009aa8:	2000      	movs	r0, #0
 8009aaa:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8009aac:	2003      	movs	r0, #3
}
 8009aae:	4770      	bx	lr

08009ab0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009ab0:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 8009ab4:	b12b      	cbz	r3, 8009ac2 <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 8009ab6:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009aba:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8009abe:	2000      	movs	r0, #0
 8009ac0:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8009ac2:	2003      	movs	r0, #3
}
 8009ac4:	4770      	bx	lr

08009ac6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009ac6:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 8009aca:	b11b      	cbz	r3, 8009ad4 <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 8009acc:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009ad0:	2000      	movs	r0, #0
 8009ad2:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8009ad4:	2003      	movs	r0, #3
}
 8009ad6:	4770      	bx	lr

08009ad8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009ad8:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009ada:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 8009ade:	b192      	cbz	r2, 8009b06 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ae0:	7c04      	ldrb	r4, [r0, #16]
 8009ae2:	b944      	cbnz	r4, 8009af6 <USBD_CDC_ReceivePacket+0x1e>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009ae4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ae8:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8009aec:	2101      	movs	r1, #1
 8009aee:	f000 ff31 	bl	800a954 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8009af2:	4620      	mov	r0, r4
 8009af4:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009af6:	2340      	movs	r3, #64	; 0x40
 8009af8:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8009afc:	2101      	movs	r1, #1
 8009afe:	f000 ff29 	bl	800a954 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8009b02:	2400      	movs	r4, #0
 8009b04:	e7f5      	b.n	8009af2 <USBD_CDC_ReceivePacket+0x1a>
    return (uint8_t)USBD_FAIL;
 8009b06:	2403      	movs	r4, #3
 8009b08:	e7f3      	b.n	8009af2 <USBD_CDC_ReceivePacket+0x1a>

08009b0a <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009b0a:	b198      	cbz	r0, 8009b34 <USBD_Init+0x2a>
{
 8009b0c:	b508      	push	{r3, lr}
 8009b0e:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8009b10:	2000      	movs	r0, #0
 8009b12:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8009b16:	f8c3 02c0 	str.w	r0, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8009b1a:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009b1e:	b109      	cbz	r1, 8009b24 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8009b20:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b24:	2101      	movs	r1, #1
 8009b26:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->id = id;
 8009b2a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	f000 fe7b 	bl	800a828 <USBD_LL_Init>

  return ret;
}
 8009b32:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8009b34:	2003      	movs	r0, #3
}
 8009b36:	4770      	bx	lr

08009b38 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b38:	b510      	push	{r4, lr}
 8009b3a:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8009b42:	b161      	cbz	r1, 8009b5e <USBD_RegisterClass+0x26>
 8009b44:	4604      	mov	r4, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009b46:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009b4a:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8009b4c:	b14b      	cbz	r3, 8009b62 <USBD_RegisterClass+0x2a>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009b4e:	f10d 0006 	add.w	r0, sp, #6
 8009b52:	4798      	blx	r3
 8009b54:	f8c4 02cc 	str.w	r0, [r4, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8009b58:	2000      	movs	r0, #0
}
 8009b5a:	b002      	add	sp, #8
 8009b5c:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8009b5e:	2003      	movs	r0, #3
 8009b60:	e7fb      	b.n	8009b5a <USBD_RegisterClass+0x22>
  return USBD_OK;
 8009b62:	2000      	movs	r0, #0
 8009b64:	e7f9      	b.n	8009b5a <USBD_RegisterClass+0x22>

08009b66 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009b66:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009b68:	f000 fea2 	bl	800a8b0 <USBD_LL_Start>
}
 8009b6c:	bd08      	pop	{r3, pc}

08009b6e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b6e:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8009b70:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009b74:	b113      	cbz	r3, 8009b7c <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	4798      	blx	r3
  }

  return ret;
}
 8009b7a:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009b7c:	2003      	movs	r0, #3
 8009b7e:	e7fc      	b.n	8009b7a <USBD_SetClassConfig+0xc>

08009b80 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b80:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8009b82:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009b86:	b10b      	cbz	r3, 8009b8c <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	4798      	blx	r3
  }

  return USBD_OK;
}
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	bd08      	pop	{r3, pc}

08009b90 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009b90:	b538      	push	{r3, r4, r5, lr}
 8009b92:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009b94:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
 8009b98:	4628      	mov	r0, r5
 8009b9a:	f000 f92f 	bl	8009dfc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009b9e:	2301      	movs	r3, #1
 8009ba0:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009ba4:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0
 8009ba8:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009bac:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
 8009bb0:	f001 031f 	and.w	r3, r1, #31
 8009bb4:	2b01      	cmp	r3, #1
 8009bb6:	d00d      	beq.n	8009bd4 <USBD_LL_SetupStage+0x44>
 8009bb8:	2b02      	cmp	r3, #2
 8009bba:	d010      	beq.n	8009bde <USBD_LL_SetupStage+0x4e>
 8009bbc:	b12b      	cbz	r3, 8009bca <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009bbe:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8009bc2:	4620      	mov	r0, r4
 8009bc4:	f000 fe8f 	bl	800a8e6 <USBD_LL_StallEP>
      break;
 8009bc8:	e003      	b.n	8009bd2 <USBD_LL_SetupStage+0x42>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009bca:	4629      	mov	r1, r5
 8009bcc:	4620      	mov	r0, r4
 8009bce:	f000 fae4 	bl	800a19a <USBD_StdDevReq>
  }

  return ret;
}
 8009bd2:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009bd4:	4629      	mov	r1, r5
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	f000 fb17 	bl	800a20a <USBD_StdItfReq>
      break;
 8009bdc:	e7f9      	b.n	8009bd2 <USBD_LL_SetupStage+0x42>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009bde:	4629      	mov	r1, r5
 8009be0:	4620      	mov	r0, r4
 8009be2:	f000 fb46 	bl	800a272 <USBD_StdEPReq>
      break;
 8009be6:	e7f4      	b.n	8009bd2 <USBD_LL_SetupStage+0x42>

08009be8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009be8:	b538      	push	{r3, r4, r5, lr}
 8009bea:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009bec:	460d      	mov	r5, r1
 8009bee:	bb41      	cbnz	r1, 8009c42 <USBD_LL_DataOutStage+0x5a>
 8009bf0:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009bf2:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8009bf6:	2a03      	cmp	r2, #3
 8009bf8:	d001      	beq.n	8009bfe <USBD_LL_DataOutStage+0x16>
        }
      }
    }
  }

  return USBD_OK;
 8009bfa:	4608      	mov	r0, r1
}
 8009bfc:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8009bfe:	f8d0 115c 	ldr.w	r1, [r0, #348]	; 0x15c
 8009c02:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 8009c06:	4291      	cmp	r1, r2
 8009c08:	d809      	bhi.n	8009c1e <USBD_LL_DataOutStage+0x36>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c0a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009c0e:	b2db      	uxtb	r3, r3
 8009c10:	2b03      	cmp	r3, #3
 8009c12:	d00f      	beq.n	8009c34 <USBD_LL_DataOutStage+0x4c>
        (void)USBD_CtlSendStatus(pdev);
 8009c14:	4620      	mov	r0, r4
 8009c16:	f000 fc6b 	bl	800a4f0 <USBD_CtlSendStatus>
  return USBD_OK;
 8009c1a:	4628      	mov	r0, r5
 8009c1c:	e7ee      	b.n	8009bfc <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8009c1e:	1a89      	subs	r1, r1, r2
 8009c20:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009c24:	428a      	cmp	r2, r1
 8009c26:	bf28      	it	cs
 8009c28:	460a      	movcs	r2, r1
 8009c2a:	4619      	mov	r1, r3
 8009c2c:	f000 fc58 	bl	800a4e0 <USBD_CtlContinueRx>
  return USBD_OK;
 8009c30:	4628      	mov	r0, r5
 8009c32:	e7e3      	b.n	8009bfc <USBD_LL_DataOutStage+0x14>
          if (pdev->pClass->EP0_RxReady != NULL)
 8009c34:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009c38:	691b      	ldr	r3, [r3, #16]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d0ea      	beq.n	8009c14 <USBD_LL_DataOutStage+0x2c>
            pdev->pClass->EP0_RxReady(pdev);
 8009c3e:	4798      	blx	r3
 8009c40:	e7e8      	b.n	8009c14 <USBD_LL_DataOutStage+0x2c>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c42:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009c46:	b2db      	uxtb	r3, r3
 8009c48:	2b03      	cmp	r3, #3
 8009c4a:	d001      	beq.n	8009c50 <USBD_LL_DataOutStage+0x68>
  return USBD_OK;
 8009c4c:	2000      	movs	r0, #0
 8009c4e:	e7d5      	b.n	8009bfc <USBD_LL_DataOutStage+0x14>
      if (pdev->pClass->DataOut != NULL)
 8009c50:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009c54:	699b      	ldr	r3, [r3, #24]
 8009c56:	b10b      	cbz	r3, 8009c5c <USBD_LL_DataOutStage+0x74>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009c58:	4798      	blx	r3
        if (ret != USBD_OK)
 8009c5a:	e7cf      	b.n	8009bfc <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 8009c5c:	2000      	movs	r0, #0
 8009c5e:	e7cd      	b.n	8009bfc <USBD_LL_DataOutStage+0x14>

08009c60 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009c60:	b538      	push	{r3, r4, r5, lr}
 8009c62:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009c64:	460d      	mov	r5, r1
 8009c66:	2900      	cmp	r1, #0
 8009c68:	d14a      	bne.n	8009d00 <USBD_LL_DataInStage+0xa0>
 8009c6a:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009c6c:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8009c70:	2a02      	cmp	r2, #2
 8009c72:	d005      	beq.n	8009c80 <USBD_LL_DataInStage+0x20>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009c74:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d03c      	beq.n	8009cf6 <USBD_LL_DataInStage+0x96>
        }
      }
    }
  }

  return USBD_OK;
 8009c7c:	4628      	mov	r0, r5
}
 8009c7e:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8009c80:	69c2      	ldr	r2, [r0, #28]
 8009c82:	6a01      	ldr	r1, [r0, #32]
 8009c84:	428a      	cmp	r2, r1
 8009c86:	d80e      	bhi.n	8009ca6 <USBD_LL_DataInStage+0x46>
        if ((pep->maxpacket == pep->rem_length) &&
 8009c88:	428a      	cmp	r2, r1
 8009c8a:	d018      	beq.n	8009cbe <USBD_LL_DataInStage+0x5e>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c8c:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	2b03      	cmp	r3, #3
 8009c94:	d027      	beq.n	8009ce6 <USBD_LL_DataInStage+0x86>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009c96:	2180      	movs	r1, #128	; 0x80
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f000 fe24 	bl	800a8e6 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	f000 fc31 	bl	800a506 <USBD_CtlReceiveStatus>
 8009ca4:	e7e6      	b.n	8009c74 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8009ca6:	1a52      	subs	r2, r2, r1
 8009ca8:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009caa:	4619      	mov	r1, r3
 8009cac:	f000 fc01 	bl	800a4b2 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	461a      	mov	r2, r3
 8009cb4:	4619      	mov	r1, r3
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	f000 fe4c 	bl	800a954 <USBD_LL_PrepareReceive>
 8009cbc:	e7da      	b.n	8009c74 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8009cbe:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8009cc0:	4299      	cmp	r1, r3
 8009cc2:	d8e3      	bhi.n	8009c8c <USBD_LL_DataInStage+0x2c>
            (pep->total_length < pdev->ep0_data_len))
 8009cc4:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009cc8:	4293      	cmp	r3, r2
 8009cca:	d2df      	bcs.n	8009c8c <USBD_LL_DataInStage+0x2c>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009ccc:	2200      	movs	r2, #0
 8009cce:	4611      	mov	r1, r2
 8009cd0:	f000 fbef 	bl	800a4b2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009cd4:	2100      	movs	r1, #0
 8009cd6:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009cda:	460b      	mov	r3, r1
 8009cdc:	460a      	mov	r2, r1
 8009cde:	4620      	mov	r0, r4
 8009ce0:	f000 fe38 	bl	800a954 <USBD_LL_PrepareReceive>
 8009ce4:	e7c6      	b.n	8009c74 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass->EP0_TxSent != NULL)
 8009ce6:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8009cea:	68db      	ldr	r3, [r3, #12]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d0d2      	beq.n	8009c96 <USBD_LL_DataInStage+0x36>
              pdev->pClass->EP0_TxSent(pdev);
 8009cf0:	4620      	mov	r0, r4
 8009cf2:	4798      	blx	r3
 8009cf4:	e7cf      	b.n	8009c96 <USBD_LL_DataInStage+0x36>
      pdev->dev_test_mode = 0U;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
  return USBD_OK;
 8009cfc:	4628      	mov	r0, r5
 8009cfe:	e7be      	b.n	8009c7e <USBD_LL_DataInStage+0x1e>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d00:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009d04:	b2db      	uxtb	r3, r3
 8009d06:	2b03      	cmp	r3, #3
 8009d08:	d001      	beq.n	8009d0e <USBD_LL_DataInStage+0xae>
  return USBD_OK;
 8009d0a:	2000      	movs	r0, #0
 8009d0c:	e7b7      	b.n	8009c7e <USBD_LL_DataInStage+0x1e>
      if (pdev->pClass->DataIn != NULL)
 8009d0e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009d12:	695b      	ldr	r3, [r3, #20]
 8009d14:	b10b      	cbz	r3, 8009d1a <USBD_LL_DataInStage+0xba>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009d16:	4798      	blx	r3
        if (ret != USBD_OK)
 8009d18:	e7b1      	b.n	8009c7e <USBD_LL_DataInStage+0x1e>
  return USBD_OK;
 8009d1a:	2000      	movs	r0, #0
 8009d1c:	e7af      	b.n	8009c7e <USBD_LL_DataInStage+0x1e>

08009d1e <USBD_LL_Reset>:
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009d24:	2300      	movs	r3, #0
 8009d26:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 8009d2a:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8009d2c:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8009d30:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009d34:	b1f3      	cbz	r3, 8009d74 <USBD_LL_Reset+0x56>
{
 8009d36:	b570      	push	{r4, r5, r6, lr}
 8009d38:	4604      	mov	r4, r0
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 8009d3a:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 8009d3e:	b11a      	cbz	r2, 8009d48 <USBD_LL_Reset+0x2a>
  {
    if (pdev->pClass->DeInit != NULL)
 8009d40:	685b      	ldr	r3, [r3, #4]
 8009d42:	b10b      	cbz	r3, 8009d48 <USBD_LL_Reset+0x2a>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009d44:	2100      	movs	r1, #0
 8009d46:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009d48:	2340      	movs	r3, #64	; 0x40
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	4611      	mov	r1, r2
 8009d4e:	4620      	mov	r0, r4
 8009d50:	f000 fdb6 	bl	800a8c0 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009d54:	2601      	movs	r6, #1
 8009d56:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009d5a:	2540      	movs	r5, #64	; 0x40
 8009d5c:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009d60:	462b      	mov	r3, r5
 8009d62:	2200      	movs	r2, #0
 8009d64:	2180      	movs	r1, #128	; 0x80
 8009d66:	4620      	mov	r0, r4
 8009d68:	f000 fdaa 	bl	800a8c0 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009d6c:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009d6e:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 8009d70:	2000      	movs	r0, #0
}
 8009d72:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8009d74:	2003      	movs	r0, #3
}
 8009d76:	4770      	bx	lr

08009d78 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8009d78:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8009d7a:	2000      	movs	r0, #0
 8009d7c:	4770      	bx	lr

08009d7e <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 8009d7e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009d82:	b2db      	uxtb	r3, r3
 8009d84:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009d88:	2304      	movs	r3, #4
 8009d8a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8009d8e:	2000      	movs	r0, #0
 8009d90:	4770      	bx	lr

08009d92 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009d92:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	2b04      	cmp	r3, #4
 8009d9a:	d001      	beq.n	8009da0 <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8009d9c:	2000      	movs	r0, #0
 8009d9e:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8009da0:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8009da4:	b2db      	uxtb	r3, r3
 8009da6:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
 8009daa:	e7f7      	b.n	8009d9c <USBD_LL_Resume+0xa>

08009dac <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 8009dac:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8009db0:	b162      	cbz	r2, 8009dcc <USBD_LL_SOF+0x20>
{
 8009db2:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009db4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009db8:	b2db      	uxtb	r3, r3
 8009dba:	2b03      	cmp	r3, #3
 8009dbc:	d001      	beq.n	8009dc2 <USBD_LL_SOF+0x16>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 8009dbe:	2000      	movs	r0, #0
}
 8009dc0:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 8009dc2:	69d3      	ldr	r3, [r2, #28]
 8009dc4:	b123      	cbz	r3, 8009dd0 <USBD_LL_SOF+0x24>
      (void)pdev->pClass->SOF(pdev);
 8009dc6:	4798      	blx	r3
  return USBD_OK;
 8009dc8:	2000      	movs	r0, #0
 8009dca:	e7f9      	b.n	8009dc0 <USBD_LL_SOF+0x14>
    return USBD_FAIL;
 8009dcc:	2003      	movs	r0, #3
}
 8009dce:	4770      	bx	lr
  return USBD_OK;
 8009dd0:	2000      	movs	r0, #0
 8009dd2:	e7f5      	b.n	8009dc0 <USBD_LL_SOF+0x14>

08009dd4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009dd4:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8009dd6:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8009dd8:	e002      	b.n	8009de0 <USBD_GetLen+0xc>
  {
    len++;
 8009dda:	3001      	adds	r0, #1
 8009ddc:	b2c0      	uxtb	r0, r0
    pbuff++;
 8009dde:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8009de0:	781a      	ldrb	r2, [r3, #0]
 8009de2:	2a00      	cmp	r2, #0
 8009de4:	d1f9      	bne.n	8009dda <USBD_GetLen+0x6>
  }

  return len;
}
 8009de6:	4770      	bx	lr

08009de8 <USBD_SetFeature>:
{
 8009de8:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009dea:	884b      	ldrh	r3, [r1, #2]
 8009dec:	2b01      	cmp	r3, #1
 8009dee:	d000      	beq.n	8009df2 <USBD_SetFeature+0xa>
}
 8009df0:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 8009df2:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009df6:	f000 fb7b 	bl	800a4f0 <USBD_CtlSendStatus>
}
 8009dfa:	e7f9      	b.n	8009df0 <USBD_SetFeature+0x8>

08009dfc <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8009dfc:	780b      	ldrb	r3, [r1, #0]
 8009dfe:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8009e00:	784b      	ldrb	r3, [r1, #1]
 8009e02:	7043      	strb	r3, [r0, #1]
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 8009e04:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8009e06:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009e08:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8009e0c:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8009e0e:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8009e10:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009e12:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 8009e16:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8009e18:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8009e1a:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009e1c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8009e20:	80c3      	strh	r3, [r0, #6]
}
 8009e22:	4770      	bx	lr

08009e24 <USBD_CtlError>:
{
 8009e24:	b510      	push	{r4, lr}
 8009e26:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009e28:	2180      	movs	r1, #128	; 0x80
 8009e2a:	f000 fd5c 	bl	800a8e6 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009e2e:	2100      	movs	r1, #0
 8009e30:	4620      	mov	r0, r4
 8009e32:	f000 fd58 	bl	800a8e6 <USBD_LL_StallEP>
}
 8009e36:	bd10      	pop	{r4, pc}

08009e38 <USBD_GetDescriptor>:
{
 8009e38:	b530      	push	{r4, r5, lr}
 8009e3a:	b083      	sub	sp, #12
 8009e3c:	4604      	mov	r4, r0
 8009e3e:	460d      	mov	r5, r1
  uint16_t len = 0U;
 8009e40:	2300      	movs	r3, #0
 8009e42:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 8009e46:	884a      	ldrh	r2, [r1, #2]
 8009e48:	0a13      	lsrs	r3, r2, #8
 8009e4a:	3b01      	subs	r3, #1
 8009e4c:	2b0e      	cmp	r3, #14
 8009e4e:	f200 80bc 	bhi.w	8009fca <USBD_GetDescriptor+0x192>
 8009e52:	e8df f003 	tbb	[pc, r3]
 8009e56:	3015      	.short	0x3015
 8009e58:	9ebaba44 	.word	0x9ebaba44
 8009e5c:	bababaab 	.word	0xbababaab
 8009e60:	babababa 	.word	0xbabababa
 8009e64:	08          	.byte	0x08
 8009e65:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009e66:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8009e6a:	69db      	ldr	r3, [r3, #28]
 8009e6c:	b123      	cbz	r3, 8009e78 <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8009e6e:	f10d 0106 	add.w	r1, sp, #6
 8009e72:	7c00      	ldrb	r0, [r0, #16]
 8009e74:	4798      	blx	r3
  if (err != 0U)
 8009e76:	e00a      	b.n	8009e8e <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8009e78:	4629      	mov	r1, r5
 8009e7a:	f7ff ffd3 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009e7e:	e018      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009e80:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f10d 0106 	add.w	r1, sp, #6
 8009e8a:	7c00      	ldrb	r0, [r0, #16]
 8009e8c:	4798      	blx	r3
  if (req->wLength != 0U)
 8009e8e:	88ea      	ldrh	r2, [r5, #6]
 8009e90:	2a00      	cmp	r2, #0
 8009e92:	f000 80a3 	beq.w	8009fdc <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 8009e96:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	f000 8099 	beq.w	8009fd2 <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 8009ea0:	429a      	cmp	r2, r3
 8009ea2:	bf28      	it	cs
 8009ea4:	461a      	movcs	r2, r3
 8009ea6:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009eaa:	4601      	mov	r1, r0
 8009eac:	4620      	mov	r0, r4
 8009eae:	f000 faf3 	bl	800a498 <USBD_CtlSendData>
}
 8009eb2:	b003      	add	sp, #12
 8009eb4:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009eb6:	7c03      	ldrb	r3, [r0, #16]
 8009eb8:	b943      	cbnz	r3, 8009ecc <USBD_GetDescriptor+0x94>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009eba:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ec0:	f10d 0006 	add.w	r0, sp, #6
 8009ec4:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009ec6:	2302      	movs	r3, #2
 8009ec8:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8009eca:	e7e0      	b.n	8009e8e <USBD_GetDescriptor+0x56>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009ecc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ed2:	f10d 0006 	add.w	r0, sp, #6
 8009ed6:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009ed8:	2302      	movs	r3, #2
 8009eda:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8009edc:	e7d7      	b.n	8009e8e <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 8009ede:	b2d2      	uxtb	r2, r2
 8009ee0:	2a05      	cmp	r2, #5
 8009ee2:	d852      	bhi.n	8009f8a <USBD_GetDescriptor+0x152>
 8009ee4:	e8df f002 	tbb	[pc, r2]
 8009ee8:	2a1d1003 	.word	0x2a1d1003
 8009eec:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009eee:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8009ef2:	685b      	ldr	r3, [r3, #4]
 8009ef4:	b123      	cbz	r3, 8009f00 <USBD_GetDescriptor+0xc8>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009ef6:	f10d 0106 	add.w	r1, sp, #6
 8009efa:	7c00      	ldrb	r0, [r0, #16]
 8009efc:	4798      	blx	r3
  if (err != 0U)
 8009efe:	e7c6      	b.n	8009e8e <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009f00:	4629      	mov	r1, r5
 8009f02:	f7ff ff8f 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009f06:	e7d4      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009f08:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	b123      	cbz	r3, 8009f1a <USBD_GetDescriptor+0xe2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009f10:	f10d 0106 	add.w	r1, sp, #6
 8009f14:	7c00      	ldrb	r0, [r0, #16]
 8009f16:	4798      	blx	r3
  if (err != 0U)
 8009f18:	e7b9      	b.n	8009e8e <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009f1a:	4629      	mov	r1, r5
 8009f1c:	f7ff ff82 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009f20:	e7c7      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009f22:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8009f26:	68db      	ldr	r3, [r3, #12]
 8009f28:	b123      	cbz	r3, 8009f34 <USBD_GetDescriptor+0xfc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009f2a:	f10d 0106 	add.w	r1, sp, #6
 8009f2e:	7c00      	ldrb	r0, [r0, #16]
 8009f30:	4798      	blx	r3
  if (err != 0U)
 8009f32:	e7ac      	b.n	8009e8e <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009f34:	4629      	mov	r1, r5
 8009f36:	f7ff ff75 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009f3a:	e7ba      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009f3c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8009f40:	691b      	ldr	r3, [r3, #16]
 8009f42:	b123      	cbz	r3, 8009f4e <USBD_GetDescriptor+0x116>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009f44:	f10d 0106 	add.w	r1, sp, #6
 8009f48:	7c00      	ldrb	r0, [r0, #16]
 8009f4a:	4798      	blx	r3
  if (err != 0U)
 8009f4c:	e79f      	b.n	8009e8e <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009f4e:	4629      	mov	r1, r5
 8009f50:	f7ff ff68 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009f54:	e7ad      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009f56:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8009f5a:	695b      	ldr	r3, [r3, #20]
 8009f5c:	b123      	cbz	r3, 8009f68 <USBD_GetDescriptor+0x130>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009f5e:	f10d 0106 	add.w	r1, sp, #6
 8009f62:	7c00      	ldrb	r0, [r0, #16]
 8009f64:	4798      	blx	r3
  if (err != 0U)
 8009f66:	e792      	b.n	8009e8e <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009f68:	4629      	mov	r1, r5
 8009f6a:	f7ff ff5b 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009f6e:	e7a0      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009f70:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8009f74:	699b      	ldr	r3, [r3, #24]
 8009f76:	b123      	cbz	r3, 8009f82 <USBD_GetDescriptor+0x14a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009f78:	f10d 0106 	add.w	r1, sp, #6
 8009f7c:	7c00      	ldrb	r0, [r0, #16]
 8009f7e:	4798      	blx	r3
  if (err != 0U)
 8009f80:	e785      	b.n	8009e8e <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8009f82:	4629      	mov	r1, r5
 8009f84:	f7ff ff4e 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009f88:	e793      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
          USBD_CtlError(pdev, req);
 8009f8a:	4629      	mov	r1, r5
 8009f8c:	f7ff ff4a 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009f90:	e78f      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f92:	7c03      	ldrb	r3, [r0, #16]
 8009f94:	b933      	cbnz	r3, 8009fa4 <USBD_GetDescriptor+0x16c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009f96:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f9c:	f10d 0006 	add.w	r0, sp, #6
 8009fa0:	4798      	blx	r3
  if (err != 0U)
 8009fa2:	e774      	b.n	8009e8e <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8009fa4:	4629      	mov	r1, r5
 8009fa6:	f7ff ff3d 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009faa:	e782      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fac:	7c03      	ldrb	r3, [r0, #16]
 8009fae:	b943      	cbnz	r3, 8009fc2 <USBD_GetDescriptor+0x18a>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009fb0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8009fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fb6:	f10d 0006 	add.w	r0, sp, #6
 8009fba:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009fbc:	2307      	movs	r3, #7
 8009fbe:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8009fc0:	e765      	b.n	8009e8e <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 8009fc2:	4629      	mov	r1, r5
 8009fc4:	f7ff ff2e 	bl	8009e24 <USBD_CtlError>
  if (err != 0U)
 8009fc8:	e773      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 8009fca:	4629      	mov	r1, r5
 8009fcc:	f7ff ff2a 	bl	8009e24 <USBD_CtlError>
    return;
 8009fd0:	e76f      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
      USBD_CtlError(pdev, req);
 8009fd2:	4629      	mov	r1, r5
 8009fd4:	4620      	mov	r0, r4
 8009fd6:	f7ff ff25 	bl	8009e24 <USBD_CtlError>
 8009fda:	e76a      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>
    (void)USBD_CtlSendStatus(pdev);
 8009fdc:	4620      	mov	r0, r4
 8009fde:	f000 fa87 	bl	800a4f0 <USBD_CtlSendStatus>
 8009fe2:	e766      	b.n	8009eb2 <USBD_GetDescriptor+0x7a>

08009fe4 <USBD_SetAddress>:
{
 8009fe4:	b538      	push	{r3, r4, r5, lr}
 8009fe6:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009fe8:	888b      	ldrh	r3, [r1, #4]
 8009fea:	b9fb      	cbnz	r3, 800a02c <USBD_SetAddress+0x48>
 8009fec:	88cb      	ldrh	r3, [r1, #6]
 8009fee:	b9eb      	cbnz	r3, 800a02c <USBD_SetAddress+0x48>
 8009ff0:	884b      	ldrh	r3, [r1, #2]
 8009ff2:	2b7f      	cmp	r3, #127	; 0x7f
 8009ff4:	d81a      	bhi.n	800a02c <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009ff6:	f003 057f 	and.w	r5, r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ffa:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8009ffe:	b2db      	uxtb	r3, r3
 800a000:	2b03      	cmp	r3, #3
 800a002:	d00c      	beq.n	800a01e <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 800a004:	f880 529e 	strb.w	r5, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a008:	4629      	mov	r1, r5
 800a00a:	f000 fc93 	bl	800a934 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a00e:	4620      	mov	r0, r4
 800a010:	f000 fa6e 	bl	800a4f0 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800a014:	b135      	cbz	r5, 800a024 <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a016:	2302      	movs	r3, #2
 800a018:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a01c:	e009      	b.n	800a032 <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 800a01e:	f7ff ff01 	bl	8009e24 <USBD_CtlError>
 800a022:	e006      	b.n	800a032 <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a024:	2301      	movs	r3, #1
 800a026:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a02a:	e002      	b.n	800a032 <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 800a02c:	4620      	mov	r0, r4
 800a02e:	f7ff fef9 	bl	8009e24 <USBD_CtlError>
}
 800a032:	bd38      	pop	{r3, r4, r5, pc}

0800a034 <USBD_SetConfig>:
{
 800a034:	b570      	push	{r4, r5, r6, lr}
 800a036:	4604      	mov	r4, r0
 800a038:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 800a03a:	788d      	ldrb	r5, [r1, #2]
 800a03c:	4b2e      	ldr	r3, [pc, #184]	; (800a0f8 <USBD_SetConfig+0xc4>)
 800a03e:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a040:	2d01      	cmp	r5, #1
 800a042:	d810      	bhi.n	800a066 <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 800a044:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	2b02      	cmp	r3, #2
 800a04c:	d00f      	beq.n	800a06e <USBD_SetConfig+0x3a>
 800a04e:	2b03      	cmp	r3, #3
 800a050:	d023      	beq.n	800a09a <USBD_SetConfig+0x66>
      USBD_CtlError(pdev, req);
 800a052:	f7ff fee7 	bl	8009e24 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a056:	4b28      	ldr	r3, [pc, #160]	; (800a0f8 <USBD_SetConfig+0xc4>)
 800a058:	7819      	ldrb	r1, [r3, #0]
 800a05a:	4620      	mov	r0, r4
 800a05c:	f7ff fd90 	bl	8009b80 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a060:	2503      	movs	r5, #3
}
 800a062:	4628      	mov	r0, r5
 800a064:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 800a066:	f7ff fedd 	bl	8009e24 <USBD_CtlError>
    return USBD_FAIL;
 800a06a:	2503      	movs	r5, #3
 800a06c:	e7f9      	b.n	800a062 <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 800a06e:	b18d      	cbz	r5, 800a094 <USBD_SetConfig+0x60>
        pdev->dev_config = cfgidx;
 800a070:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a072:	4629      	mov	r1, r5
 800a074:	f7ff fd7b 	bl	8009b6e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800a078:	4605      	mov	r5, r0
 800a07a:	b120      	cbz	r0, 800a086 <USBD_SetConfig+0x52>
          USBD_CtlError(pdev, req);
 800a07c:	4631      	mov	r1, r6
 800a07e:	4620      	mov	r0, r4
 800a080:	f7ff fed0 	bl	8009e24 <USBD_CtlError>
 800a084:	e7ed      	b.n	800a062 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800a086:	4620      	mov	r0, r4
 800a088:	f000 fa32 	bl	800a4f0 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a08c:	2303      	movs	r3, #3
 800a08e:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a092:	e7e6      	b.n	800a062 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800a094:	f000 fa2c 	bl	800a4f0 <USBD_CtlSendStatus>
 800a098:	e7e3      	b.n	800a062 <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 800a09a:	b1cd      	cbz	r5, 800a0d0 <USBD_SetConfig+0x9c>
      else if (cfgidx != pdev->dev_config)
 800a09c:	6841      	ldr	r1, [r0, #4]
 800a09e:	428d      	cmp	r5, r1
 800a0a0:	d025      	beq.n	800a0ee <USBD_SetConfig+0xba>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a0a2:	b2c9      	uxtb	r1, r1
 800a0a4:	f7ff fd6c 	bl	8009b80 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a0a8:	4b13      	ldr	r3, [pc, #76]	; (800a0f8 <USBD_SetConfig+0xc4>)
 800a0aa:	7819      	ldrb	r1, [r3, #0]
 800a0ac:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a0ae:	4620      	mov	r0, r4
 800a0b0:	f7ff fd5d 	bl	8009b6e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800a0b4:	4605      	mov	r5, r0
 800a0b6:	b1b0      	cbz	r0, 800a0e6 <USBD_SetConfig+0xb2>
          USBD_CtlError(pdev, req);
 800a0b8:	4631      	mov	r1, r6
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	f7ff feb2 	bl	8009e24 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a0c0:	7921      	ldrb	r1, [r4, #4]
 800a0c2:	4620      	mov	r0, r4
 800a0c4:	f7ff fd5c 	bl	8009b80 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0c8:	2302      	movs	r3, #2
 800a0ca:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a0ce:	e7c8      	b.n	800a062 <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0d0:	2302      	movs	r3, #2
 800a0d2:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a0d6:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a0d8:	4629      	mov	r1, r5
 800a0da:	f7ff fd51 	bl	8009b80 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a0de:	4620      	mov	r0, r4
 800a0e0:	f000 fa06 	bl	800a4f0 <USBD_CtlSendStatus>
 800a0e4:	e7bd      	b.n	800a062 <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800a0e6:	4620      	mov	r0, r4
 800a0e8:	f000 fa02 	bl	800a4f0 <USBD_CtlSendStatus>
 800a0ec:	e7b9      	b.n	800a062 <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 800a0ee:	f000 f9ff 	bl	800a4f0 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800a0f2:	2500      	movs	r5, #0
 800a0f4:	e7b5      	b.n	800a062 <USBD_SetConfig+0x2e>
 800a0f6:	bf00      	nop
 800a0f8:	20000cec 	.word	0x20000cec

0800a0fc <USBD_GetConfig>:
{
 800a0fc:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 800a0fe:	88cb      	ldrh	r3, [r1, #6]
 800a100:	2b01      	cmp	r3, #1
 800a102:	d10b      	bne.n	800a11c <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800a104:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a108:	b2db      	uxtb	r3, r3
 800a10a:	2b02      	cmp	r3, #2
 800a10c:	d909      	bls.n	800a122 <USBD_GetConfig+0x26>
 800a10e:	2b03      	cmp	r3, #3
 800a110:	d109      	bne.n	800a126 <USBD_GetConfig+0x2a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a112:	2201      	movs	r2, #1
 800a114:	1d01      	adds	r1, r0, #4
 800a116:	f000 f9bf 	bl	800a498 <USBD_CtlSendData>
        break;
 800a11a:	e001      	b.n	800a120 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 800a11c:	f7ff fe82 	bl	8009e24 <USBD_CtlError>
}
 800a120:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800a122:	b25b      	sxtb	r3, r3
 800a124:	b913      	cbnz	r3, 800a12c <USBD_GetConfig+0x30>
        USBD_CtlError(pdev, req);
 800a126:	f7ff fe7d 	bl	8009e24 <USBD_CtlError>
}
 800a12a:	e7f9      	b.n	800a120 <USBD_GetConfig+0x24>
        pdev->dev_default_config = 0U;
 800a12c:	4601      	mov	r1, r0
 800a12e:	2300      	movs	r3, #0
 800a130:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a134:	2201      	movs	r2, #1
 800a136:	f000 f9af 	bl	800a498 <USBD_CtlSendData>
        break;
 800a13a:	e7f1      	b.n	800a120 <USBD_GetConfig+0x24>

0800a13c <USBD_GetStatus>:
{
 800a13c:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800a13e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a142:	3b01      	subs	r3, #1
 800a144:	2b02      	cmp	r3, #2
 800a146:	d812      	bhi.n	800a16e <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 800a148:	88cb      	ldrh	r3, [r1, #6]
 800a14a:	2b02      	cmp	r3, #2
 800a14c:	d10c      	bne.n	800a168 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a14e:	2301      	movs	r3, #1
 800a150:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800a152:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 800a156:	b10b      	cbz	r3, 800a15c <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a158:	2303      	movs	r3, #3
 800a15a:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a15c:	2202      	movs	r2, #2
 800a15e:	f100 010c 	add.w	r1, r0, #12
 800a162:	f000 f999 	bl	800a498 <USBD_CtlSendData>
}
 800a166:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 800a168:	f7ff fe5c 	bl	8009e24 <USBD_CtlError>
        break;
 800a16c:	e7fb      	b.n	800a166 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 800a16e:	f7ff fe59 	bl	8009e24 <USBD_CtlError>
}
 800a172:	e7f8      	b.n	800a166 <USBD_GetStatus+0x2a>

0800a174 <USBD_ClrFeature>:
{
 800a174:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 800a176:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a17a:	3b01      	subs	r3, #1
 800a17c:	2b02      	cmp	r3, #2
 800a17e:	d809      	bhi.n	800a194 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a180:	884b      	ldrh	r3, [r1, #2]
 800a182:	2b01      	cmp	r3, #1
 800a184:	d000      	beq.n	800a188 <USBD_ClrFeature+0x14>
}
 800a186:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 800a188:	2300      	movs	r3, #0
 800a18a:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a18e:	f000 f9af 	bl	800a4f0 <USBD_CtlSendStatus>
 800a192:	e7f8      	b.n	800a186 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 800a194:	f7ff fe46 	bl	8009e24 <USBD_CtlError>
}
 800a198:	e7f5      	b.n	800a186 <USBD_ClrFeature+0x12>

0800a19a <USBD_StdDevReq>:
{
 800a19a:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a19c:	780c      	ldrb	r4, [r1, #0]
 800a19e:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800a1a2:	2c20      	cmp	r4, #32
 800a1a4:	d006      	beq.n	800a1b4 <USBD_StdDevReq+0x1a>
 800a1a6:	2c40      	cmp	r4, #64	; 0x40
 800a1a8:	d004      	beq.n	800a1b4 <USBD_StdDevReq+0x1a>
 800a1aa:	b154      	cbz	r4, 800a1c2 <USBD_StdDevReq+0x28>
      USBD_CtlError(pdev, req);
 800a1ac:	f7ff fe3a 	bl	8009e24 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a1b0:	2400      	movs	r4, #0
      break;
 800a1b2:	e004      	b.n	800a1be <USBD_StdDevReq+0x24>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a1b4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	4798      	blx	r3
 800a1bc:	4604      	mov	r4, r0
}
 800a1be:	4620      	mov	r0, r4
 800a1c0:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800a1c2:	784d      	ldrb	r5, [r1, #1]
 800a1c4:	2d09      	cmp	r5, #9
 800a1c6:	d81d      	bhi.n	800a204 <USBD_StdDevReq+0x6a>
 800a1c8:	e8df f005 	tbb	[pc, r5]
 800a1cc:	161c1912 	.word	0x161c1912
 800a1d0:	1c05081c 	.word	0x1c05081c
 800a1d4:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800a1d6:	f7ff fe2f 	bl	8009e38 <USBD_GetDescriptor>
          break;
 800a1da:	e7f0      	b.n	800a1be <USBD_StdDevReq+0x24>
          USBD_SetAddress(pdev, req);
 800a1dc:	f7ff ff02 	bl	8009fe4 <USBD_SetAddress>
          break;
 800a1e0:	e7ed      	b.n	800a1be <USBD_StdDevReq+0x24>
          ret = USBD_SetConfig(pdev, req);
 800a1e2:	f7ff ff27 	bl	800a034 <USBD_SetConfig>
 800a1e6:	4604      	mov	r4, r0
          break;
 800a1e8:	e7e9      	b.n	800a1be <USBD_StdDevReq+0x24>
          USBD_GetConfig(pdev, req);
 800a1ea:	f7ff ff87 	bl	800a0fc <USBD_GetConfig>
          break;
 800a1ee:	e7e6      	b.n	800a1be <USBD_StdDevReq+0x24>
          USBD_GetStatus(pdev, req);
 800a1f0:	f7ff ffa4 	bl	800a13c <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800a1f4:	462c      	mov	r4, r5
          break;
 800a1f6:	e7e2      	b.n	800a1be <USBD_StdDevReq+0x24>
          USBD_SetFeature(pdev, req);
 800a1f8:	f7ff fdf6 	bl	8009de8 <USBD_SetFeature>
          break;
 800a1fc:	e7df      	b.n	800a1be <USBD_StdDevReq+0x24>
          USBD_ClrFeature(pdev, req);
 800a1fe:	f7ff ffb9 	bl	800a174 <USBD_ClrFeature>
          break;
 800a202:	e7dc      	b.n	800a1be <USBD_StdDevReq+0x24>
          USBD_CtlError(pdev, req);
 800a204:	f7ff fe0e 	bl	8009e24 <USBD_CtlError>
          break;
 800a208:	e7d9      	b.n	800a1be <USBD_StdDevReq+0x24>

0800a20a <USBD_StdItfReq>:
{
 800a20a:	b570      	push	{r4, r5, r6, lr}
 800a20c:	4605      	mov	r5, r0
 800a20e:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a210:	780b      	ldrb	r3, [r1, #0]
 800a212:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a216:	2b20      	cmp	r3, #32
 800a218:	d007      	beq.n	800a22a <USBD_StdItfReq+0x20>
 800a21a:	2b40      	cmp	r3, #64	; 0x40
 800a21c:	d005      	beq.n	800a22a <USBD_StdItfReq+0x20>
 800a21e:	b123      	cbz	r3, 800a22a <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 800a220:	f7ff fe00 	bl	8009e24 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a224:	2600      	movs	r6, #0
}
 800a226:	4630      	mov	r0, r6
 800a228:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 800a22a:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 800a22e:	3b01      	subs	r3, #1
 800a230:	2b02      	cmp	r3, #2
 800a232:	d818      	bhi.n	800a266 <USBD_StdItfReq+0x5c>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a234:	7923      	ldrb	r3, [r4, #4]
 800a236:	2b01      	cmp	r3, #1
 800a238:	d80f      	bhi.n	800a25a <USBD_StdItfReq+0x50>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a23a:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 800a23e:	689b      	ldr	r3, [r3, #8]
 800a240:	4621      	mov	r1, r4
 800a242:	4628      	mov	r0, r5
 800a244:	4798      	blx	r3
 800a246:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a248:	88e3      	ldrh	r3, [r4, #6]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d1eb      	bne.n	800a226 <USBD_StdItfReq+0x1c>
 800a24e:	2800      	cmp	r0, #0
 800a250:	d1e9      	bne.n	800a226 <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 800a252:	4628      	mov	r0, r5
 800a254:	f000 f94c 	bl	800a4f0 <USBD_CtlSendStatus>
 800a258:	e7e5      	b.n	800a226 <USBD_StdItfReq+0x1c>
            USBD_CtlError(pdev, req);
 800a25a:	4621      	mov	r1, r4
 800a25c:	4628      	mov	r0, r5
 800a25e:	f7ff fde1 	bl	8009e24 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a262:	2600      	movs	r6, #0
 800a264:	e7df      	b.n	800a226 <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 800a266:	4621      	mov	r1, r4
 800a268:	4628      	mov	r0, r5
 800a26a:	f7ff fddb 	bl	8009e24 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a26e:	2600      	movs	r6, #0
          break;
 800a270:	e7d9      	b.n	800a226 <USBD_StdItfReq+0x1c>

0800a272 <USBD_StdEPReq>:
{
 800a272:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a274:	4606      	mov	r6, r0
 800a276:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 800a278:	888b      	ldrh	r3, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a27a:	780c      	ldrb	r4, [r1, #0]
 800a27c:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800a280:	2c20      	cmp	r4, #32
 800a282:	d008      	beq.n	800a296 <USBD_StdEPReq+0x24>
 800a284:	b2d9      	uxtb	r1, r3
 800a286:	2c40      	cmp	r4, #64	; 0x40
 800a288:	d005      	beq.n	800a296 <USBD_StdEPReq+0x24>
 800a28a:	b16c      	cbz	r4, 800a2a8 <USBD_StdEPReq+0x36>
      USBD_CtlError(pdev, req);
 800a28c:	4629      	mov	r1, r5
 800a28e:	f7ff fdc9 	bl	8009e24 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a292:	2400      	movs	r4, #0
      break;
 800a294:	e006      	b.n	800a2a4 <USBD_StdEPReq+0x32>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a296:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 800a29a:	689b      	ldr	r3, [r3, #8]
 800a29c:	4629      	mov	r1, r5
 800a29e:	4630      	mov	r0, r6
 800a2a0:	4798      	blx	r3
 800a2a2:	4604      	mov	r4, r0
}
 800a2a4:	4620      	mov	r0, r4
 800a2a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      switch (req->bRequest)
 800a2a8:	786f      	ldrb	r7, [r5, #1]
 800a2aa:	2f01      	cmp	r7, #1
 800a2ac:	d02f      	beq.n	800a30e <USBD_StdEPReq+0x9c>
 800a2ae:	2f03      	cmp	r7, #3
 800a2b0:	d005      	beq.n	800a2be <USBD_StdEPReq+0x4c>
 800a2b2:	2f00      	cmp	r7, #0
 800a2b4:	d059      	beq.n	800a36a <USBD_StdEPReq+0xf8>
          USBD_CtlError(pdev, req);
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	f7ff fdb4 	bl	8009e24 <USBD_CtlError>
          break;
 800a2bc:	e7f2      	b.n	800a2a4 <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 800a2be:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a2c2:	b2db      	uxtb	r3, r3
 800a2c4:	2b02      	cmp	r3, #2
 800a2c6:	d005      	beq.n	800a2d4 <USBD_StdEPReq+0x62>
 800a2c8:	2b03      	cmp	r3, #3
 800a2ca:	d012      	beq.n	800a2f2 <USBD_StdEPReq+0x80>
              USBD_CtlError(pdev, req);
 800a2cc:	4629      	mov	r1, r5
 800a2ce:	f7ff fda9 	bl	8009e24 <USBD_CtlError>
              break;
 800a2d2:	e7e7      	b.n	800a2a4 <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a2d4:	b109      	cbz	r1, 800a2da <USBD_StdEPReq+0x68>
 800a2d6:	2980      	cmp	r1, #128	; 0x80
 800a2d8:	d104      	bne.n	800a2e4 <USBD_StdEPReq+0x72>
                USBD_CtlError(pdev, req);
 800a2da:	4629      	mov	r1, r5
 800a2dc:	4630      	mov	r0, r6
 800a2de:	f7ff fda1 	bl	8009e24 <USBD_CtlError>
 800a2e2:	e7df      	b.n	800a2a4 <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a2e4:	f000 faff 	bl	800a8e6 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a2e8:	2180      	movs	r1, #128	; 0x80
 800a2ea:	4630      	mov	r0, r6
 800a2ec:	f000 fafb 	bl	800a8e6 <USBD_LL_StallEP>
 800a2f0:	e7d8      	b.n	800a2a4 <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a2f2:	886b      	ldrh	r3, [r5, #2]
 800a2f4:	b923      	cbnz	r3, 800a300 <USBD_StdEPReq+0x8e>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a2f6:	b119      	cbz	r1, 800a300 <USBD_StdEPReq+0x8e>
 800a2f8:	2980      	cmp	r1, #128	; 0x80
 800a2fa:	d001      	beq.n	800a300 <USBD_StdEPReq+0x8e>
 800a2fc:	88eb      	ldrh	r3, [r5, #6]
 800a2fe:	b11b      	cbz	r3, 800a308 <USBD_StdEPReq+0x96>
              (void)USBD_CtlSendStatus(pdev);
 800a300:	4630      	mov	r0, r6
 800a302:	f000 f8f5 	bl	800a4f0 <USBD_CtlSendStatus>
              break;
 800a306:	e7cd      	b.n	800a2a4 <USBD_StdEPReq+0x32>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a308:	f000 faed 	bl	800a8e6 <USBD_LL_StallEP>
 800a30c:	e7f8      	b.n	800a300 <USBD_StdEPReq+0x8e>
          switch (pdev->dev_state)
 800a30e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a312:	b2db      	uxtb	r3, r3
 800a314:	2b02      	cmp	r3, #2
 800a316:	d005      	beq.n	800a324 <USBD_StdEPReq+0xb2>
 800a318:	2b03      	cmp	r3, #3
 800a31a:	d012      	beq.n	800a342 <USBD_StdEPReq+0xd0>
              USBD_CtlError(pdev, req);
 800a31c:	4629      	mov	r1, r5
 800a31e:	f7ff fd81 	bl	8009e24 <USBD_CtlError>
              break;
 800a322:	e7bf      	b.n	800a2a4 <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a324:	b109      	cbz	r1, 800a32a <USBD_StdEPReq+0xb8>
 800a326:	2980      	cmp	r1, #128	; 0x80
 800a328:	d104      	bne.n	800a334 <USBD_StdEPReq+0xc2>
                USBD_CtlError(pdev, req);
 800a32a:	4629      	mov	r1, r5
 800a32c:	4630      	mov	r0, r6
 800a32e:	f7ff fd79 	bl	8009e24 <USBD_CtlError>
 800a332:	e7b7      	b.n	800a2a4 <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a334:	f000 fad7 	bl	800a8e6 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a338:	2180      	movs	r1, #128	; 0x80
 800a33a:	4630      	mov	r0, r6
 800a33c:	f000 fad3 	bl	800a8e6 <USBD_LL_StallEP>
 800a340:	e7b0      	b.n	800a2a4 <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a342:	886b      	ldrh	r3, [r5, #2]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d1ad      	bne.n	800a2a4 <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 800a348:	f011 0f7f 	tst.w	r1, #127	; 0x7f
 800a34c:	d10a      	bne.n	800a364 <USBD_StdEPReq+0xf2>
                (void)USBD_CtlSendStatus(pdev);
 800a34e:	4630      	mov	r0, r6
 800a350:	f000 f8ce 	bl	800a4f0 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a354:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 800a358:	689b      	ldr	r3, [r3, #8]
 800a35a:	4629      	mov	r1, r5
 800a35c:	4630      	mov	r0, r6
 800a35e:	4798      	blx	r3
 800a360:	4604      	mov	r4, r0
 800a362:	e79f      	b.n	800a2a4 <USBD_StdEPReq+0x32>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a364:	f000 fac7 	bl	800a8f6 <USBD_LL_ClearStallEP>
 800a368:	e7f1      	b.n	800a34e <USBD_StdEPReq+0xdc>
          switch (pdev->dev_state)
 800a36a:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 800a36e:	b2d2      	uxtb	r2, r2
 800a370:	2a02      	cmp	r2, #2
 800a372:	d006      	beq.n	800a382 <USBD_StdEPReq+0x110>
 800a374:	2a03      	cmp	r2, #3
 800a376:	d029      	beq.n	800a3cc <USBD_StdEPReq+0x15a>
              USBD_CtlError(pdev, req);
 800a378:	4629      	mov	r1, r5
 800a37a:	f7ff fd53 	bl	8009e24 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a37e:	463c      	mov	r4, r7
              break;
 800a380:	e790      	b.n	800a2a4 <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a382:	b109      	cbz	r1, 800a388 <USBD_StdEPReq+0x116>
 800a384:	2980      	cmp	r1, #128	; 0x80
 800a386:	d113      	bne.n	800a3b0 <USBD_StdEPReq+0x13e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a388:	f013 0f80 	tst.w	r3, #128	; 0x80
 800a38c:	d115      	bne.n	800a3ba <USBD_StdEPReq+0x148>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a38e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a392:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a396:	0089      	lsls	r1, r1, #2
 800a398:	f501 71a8 	add.w	r1, r1, #336	; 0x150
 800a39c:	4431      	add	r1, r6
 800a39e:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a3a4:	2202      	movs	r2, #2
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	f000 f876 	bl	800a498 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a3ac:	463c      	mov	r4, r7
              break;
 800a3ae:	e779      	b.n	800a2a4 <USBD_StdEPReq+0x32>
                USBD_CtlError(pdev, req);
 800a3b0:	4629      	mov	r1, r5
 800a3b2:	f7ff fd37 	bl	8009e24 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a3b6:	463c      	mov	r4, r7
                break;
 800a3b8:	e774      	b.n	800a2a4 <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3ba:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800a3be:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a3c2:	0089      	lsls	r1, r1, #2
 800a3c4:	3110      	adds	r1, #16
 800a3c6:	4431      	add	r1, r6
 800a3c8:	3104      	adds	r1, #4
 800a3ca:	e7e9      	b.n	800a3a0 <USBD_StdEPReq+0x12e>
              if ((ep_addr & 0x80U) == 0x80U)
 800a3cc:	b25b      	sxtb	r3, r3
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	db1f      	blt.n	800a412 <USBD_StdEPReq+0x1a0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a3d2:	f001 020f 	and.w	r2, r1, #15
 800a3d6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a3da:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a3de:	f8b2 2164 	ldrh.w	r2, [r2, #356]	; 0x164
 800a3e2:	b322      	cbz	r2, 800a42e <USBD_StdEPReq+0x1bc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	db27      	blt.n	800a438 <USBD_StdEPReq+0x1c6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a3e8:	f001 037f 	and.w	r3, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3ec:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a3f0:	009c      	lsls	r4, r3, #2
 800a3f2:	f504 74a8 	add.w	r4, r4, #336	; 0x150
 800a3f6:	4434      	add	r4, r6
 800a3f8:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a3fa:	b109      	cbz	r1, 800a400 <USBD_StdEPReq+0x18e>
 800a3fc:	2980      	cmp	r1, #128	; 0x80
 800a3fe:	d124      	bne.n	800a44a <USBD_StdEPReq+0x1d8>
                pep->status = 0x0000U;
 800a400:	2300      	movs	r3, #0
 800a402:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a404:	2202      	movs	r2, #2
 800a406:	4621      	mov	r1, r4
 800a408:	4630      	mov	r0, r6
 800a40a:	f000 f845 	bl	800a498 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a40e:	463c      	mov	r4, r7
              break;
 800a410:	e748      	b.n	800a2a4 <USBD_StdEPReq+0x32>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a412:	f001 020f 	and.w	r2, r1, #15
 800a416:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800a41a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800a41e:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800a420:	2a00      	cmp	r2, #0
 800a422:	d1df      	bne.n	800a3e4 <USBD_StdEPReq+0x172>
                  USBD_CtlError(pdev, req);
 800a424:	4629      	mov	r1, r5
 800a426:	f7ff fcfd 	bl	8009e24 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a42a:	463c      	mov	r4, r7
                  break;
 800a42c:	e73a      	b.n	800a2a4 <USBD_StdEPReq+0x32>
                  USBD_CtlError(pdev, req);
 800a42e:	4629      	mov	r1, r5
 800a430:	f7ff fcf8 	bl	8009e24 <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800a434:	463c      	mov	r4, r7
                  break;
 800a436:	e735      	b.n	800a2a4 <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a438:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 800a43c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a440:	009c      	lsls	r4, r3, #2
 800a442:	3410      	adds	r4, #16
 800a444:	4434      	add	r4, r6
 800a446:	3404      	adds	r4, #4
 800a448:	e7d7      	b.n	800a3fa <USBD_StdEPReq+0x188>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a44a:	4630      	mov	r0, r6
 800a44c:	f000 fa5b 	bl	800a906 <USBD_LL_IsStallEP>
 800a450:	b110      	cbz	r0, 800a458 <USBD_StdEPReq+0x1e6>
                pep->status = 0x0001U;
 800a452:	2301      	movs	r3, #1
 800a454:	6023      	str	r3, [r4, #0]
 800a456:	e7d5      	b.n	800a404 <USBD_StdEPReq+0x192>
                pep->status = 0x0000U;
 800a458:	2300      	movs	r3, #0
 800a45a:	6023      	str	r3, [r4, #0]
 800a45c:	e7d2      	b.n	800a404 <USBD_StdEPReq+0x192>

0800a45e <USBD_GetString>:
  if (desc == NULL)
 800a45e:	b1d0      	cbz	r0, 800a496 <USBD_GetString+0x38>
{
 800a460:	b570      	push	{r4, r5, r6, lr}
 800a462:	460d      	mov	r5, r1
 800a464:	4616      	mov	r6, r2
 800a466:	4604      	mov	r4, r0
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a468:	f7ff fcb4 	bl	8009dd4 <USBD_GetLen>
 800a46c:	1c43      	adds	r3, r0, #1
 800a46e:	005b      	lsls	r3, r3, #1
 800a470:	b29b      	uxth	r3, r3
 800a472:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 800a474:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a476:	2303      	movs	r3, #3
 800a478:	706b      	strb	r3, [r5, #1]
  idx++;
 800a47a:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800a47c:	e007      	b.n	800a48e <USBD_GetString+0x30>
    unicode[idx] = *pdesc;
 800a47e:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 800a480:	3401      	adds	r4, #1
    idx++;
 800a482:	1c5a      	adds	r2, r3, #1
 800a484:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 800a486:	2100      	movs	r1, #0
 800a488:	54a9      	strb	r1, [r5, r2]
    idx++;
 800a48a:	3302      	adds	r3, #2
 800a48c:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 800a48e:	7822      	ldrb	r2, [r4, #0]
 800a490:	2a00      	cmp	r2, #0
 800a492:	d1f4      	bne.n	800a47e <USBD_GetString+0x20>
}
 800a494:	bd70      	pop	{r4, r5, r6, pc}
 800a496:	4770      	bx	lr

0800a498 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a498:	b508      	push	{r3, lr}
 800a49a:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a49c:	2202      	movs	r2, #2
 800a49e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a4a2:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a4a4:	61c3      	str	r3, [r0, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a4a6:	460a      	mov	r2, r1
 800a4a8:	2100      	movs	r1, #0
 800a4aa:	f000 fa4b 	bl	800a944 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	bd08      	pop	{r3, pc}

0800a4b2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a4b2:	b508      	push	{r3, lr}
 800a4b4:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a4b6:	460a      	mov	r2, r1
 800a4b8:	2100      	movs	r1, #0
 800a4ba:	f000 fa43 	bl	800a944 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a4be:	2000      	movs	r0, #0
 800a4c0:	bd08      	pop	{r3, pc}

0800a4c2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a4c2:	b508      	push	{r3, lr}
 800a4c4:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a4c6:	2203      	movs	r2, #3
 800a4c8:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a4cc:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a4d0:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a4d4:	460a      	mov	r2, r1
 800a4d6:	2100      	movs	r1, #0
 800a4d8:	f000 fa3c 	bl	800a954 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a4dc:	2000      	movs	r0, #0
 800a4de:	bd08      	pop	{r3, pc}

0800a4e0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a4e0:	b508      	push	{r3, lr}
 800a4e2:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a4e4:	460a      	mov	r2, r1
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	f000 fa34 	bl	800a954 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a4ec:	2000      	movs	r0, #0
 800a4ee:	bd08      	pop	{r3, pc}

0800a4f0 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a4f0:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a4f2:	2204      	movs	r2, #4
 800a4f4:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	f000 fa21 	bl	800a944 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a502:	2000      	movs	r0, #0
 800a504:	bd08      	pop	{r3, pc}

0800a506 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a506:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a508:	2205      	movs	r2, #5
 800a50a:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a50e:	2300      	movs	r3, #0
 800a510:	461a      	mov	r2, r3
 800a512:	4619      	mov	r1, r3
 800a514:	f000 fa1e 	bl	800a954 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800a518:	2000      	movs	r0, #0
 800a51a:	bd08      	pop	{r3, pc}

0800a51c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800a51c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800a51e:	2200      	movs	r2, #0
 800a520:	490f      	ldr	r1, [pc, #60]	; (800a560 <MX_USB_Device_Init+0x44>)
 800a522:	4810      	ldr	r0, [pc, #64]	; (800a564 <MX_USB_Device_Init+0x48>)
 800a524:	f7ff faf1 	bl	8009b0a <USBD_Init>
 800a528:	b970      	cbnz	r0, 800a548 <MX_USB_Device_Init+0x2c>
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800a52a:	490f      	ldr	r1, [pc, #60]	; (800a568 <MX_USB_Device_Init+0x4c>)
 800a52c:	480d      	ldr	r0, [pc, #52]	; (800a564 <MX_USB_Device_Init+0x48>)
 800a52e:	f7ff fb03 	bl	8009b38 <USBD_RegisterClass>
 800a532:	b960      	cbnz	r0, 800a54e <MX_USB_Device_Init+0x32>
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800a534:	490d      	ldr	r1, [pc, #52]	; (800a56c <MX_USB_Device_Init+0x50>)
 800a536:	480b      	ldr	r0, [pc, #44]	; (800a564 <MX_USB_Device_Init+0x48>)
 800a538:	f7ff fab3 	bl	8009aa2 <USBD_CDC_RegisterInterface>
 800a53c:	b950      	cbnz	r0, 800a554 <MX_USB_Device_Init+0x38>
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800a53e:	4809      	ldr	r0, [pc, #36]	; (800a564 <MX_USB_Device_Init+0x48>)
 800a540:	f7ff fb11 	bl	8009b66 <USBD_Start>
 800a544:	b948      	cbnz	r0, 800a55a <MX_USB_Device_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800a546:	bd08      	pop	{r3, pc}
    Error_Handler();
 800a548:	f7f7 fc72 	bl	8001e30 <Error_Handler>
 800a54c:	e7ed      	b.n	800a52a <MX_USB_Device_Init+0xe>
    Error_Handler();
 800a54e:	f7f7 fc6f 	bl	8001e30 <Error_Handler>
 800a552:	e7ef      	b.n	800a534 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800a554:	f7f7 fc6c 	bl	8001e30 <Error_Handler>
 800a558:	e7f1      	b.n	800a53e <MX_USB_Device_Init+0x22>
    Error_Handler();
 800a55a:	f7f7 fc69 	bl	8001e30 <Error_Handler>
}
 800a55e:	e7f2      	b.n	800a546 <MX_USB_Device_Init+0x2a>
 800a560:	20000130 	.word	0x20000130
 800a564:	20000cf0 	.word	0x20000cf0
 800a568:	2000000c 	.word	0x2000000c
 800a56c:	2000011c 	.word	0x2000011c

0800a570 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800a570:	2000      	movs	r0, #0
 800a572:	4770      	bx	lr

0800a574 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 800a574:	2000      	movs	r0, #0
 800a576:	4770      	bx	lr

0800a578 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800a578:	2000      	movs	r0, #0
 800a57a:	4770      	bx	lr

0800a57c <CDC_Receive_FS>:
{
 800a57c:	b510      	push	{r4, lr}
 800a57e:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a580:	4c04      	ldr	r4, [pc, #16]	; (800a594 <CDC_Receive_FS+0x18>)
 800a582:	4620      	mov	r0, r4
 800a584:	f7ff fa9f 	bl	8009ac6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a588:	4620      	mov	r0, r4
 800a58a:	f7ff faa5 	bl	8009ad8 <USBD_CDC_ReceivePacket>
}
 800a58e:	2000      	movs	r0, #0
 800a590:	bd10      	pop	{r4, pc}
 800a592:	bf00      	nop
 800a594:	20000cf0 	.word	0x20000cf0

0800a598 <CDC_Init_FS>:
{
 800a598:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a59a:	4c06      	ldr	r4, [pc, #24]	; (800a5b4 <CDC_Init_FS+0x1c>)
 800a59c:	2200      	movs	r2, #0
 800a59e:	4906      	ldr	r1, [pc, #24]	; (800a5b8 <CDC_Init_FS+0x20>)
 800a5a0:	4620      	mov	r0, r4
 800a5a2:	f7ff fa85 	bl	8009ab0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a5a6:	4905      	ldr	r1, [pc, #20]	; (800a5bc <CDC_Init_FS+0x24>)
 800a5a8:	4620      	mov	r0, r4
 800a5aa:	f7ff fa8c 	bl	8009ac6 <USBD_CDC_SetRxBuffer>
}
 800a5ae:	2000      	movs	r0, #0
 800a5b0:	bd10      	pop	{r4, pc}
 800a5b2:	bf00      	nop
 800a5b4:	20000cf0 	.word	0x20000cf0
 800a5b8:	200017c0 	.word	0x200017c0
 800a5bc:	20000fc0 	.word	0x20000fc0

0800a5c0 <USBD_CDC_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800a5c0:	2312      	movs	r3, #18
 800a5c2:	800b      	strh	r3, [r1, #0]
  return USBD_CDC_DeviceDesc;
}
 800a5c4:	4800      	ldr	r0, [pc, #0]	; (800a5c8 <USBD_CDC_DeviceDescriptor+0x8>)
 800a5c6:	4770      	bx	lr
 800a5c8:	20000150 	.word	0x20000150

0800a5cc <USBD_CDC_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a5cc:	2304      	movs	r3, #4
 800a5ce:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 800a5d0:	4800      	ldr	r0, [pc, #0]	; (800a5d4 <USBD_CDC_LangIDStrDescriptor+0x8>)
 800a5d2:	4770      	bx	lr
 800a5d4:	20000164 	.word	0x20000164

0800a5d8 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800a5d8:	2300      	movs	r3, #0
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d21e      	bcs.n	800a61c <IntToUnicode+0x44>
{
 800a5de:	b500      	push	{lr}
 800a5e0:	e010      	b.n	800a604 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a5e2:	f10c 0c37 	add.w	ip, ip, #55	; 0x37
 800a5e6:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 800a5ea:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800a5ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800a5f0:	f10c 0c01 	add.w	ip, ip, #1
 800a5f4:	f04f 0e00 	mov.w	lr, #0
 800a5f8:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 800a5fc:	3301      	adds	r3, #1
 800a5fe:	b2db      	uxtb	r3, r3
 800a600:	4293      	cmp	r3, r2
 800a602:	d209      	bcs.n	800a618 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 800a604:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 800a608:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
 800a60c:	d2e9      	bcs.n	800a5e2 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800a60e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800a612:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 800a616:	e7e8      	b.n	800a5ea <IntToUnicode+0x12>
  }
}
 800a618:	f85d fb04 	ldr.w	pc, [sp], #4
 800a61c:	4770      	bx	lr
	...

0800a620 <Get_SerialNum>:
{
 800a620:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a622:	4b0b      	ldr	r3, [pc, #44]	; (800a650 <Get_SerialNum+0x30>)
 800a624:	f8d3 0590 	ldr.w	r0, [r3, #1424]	; 0x590
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a628:	f8d3 4594 	ldr.w	r4, [r3, #1428]	; 0x594
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a62c:	f8d3 3598 	ldr.w	r3, [r3, #1432]	; 0x598
  if (deviceserial0 != 0)
 800a630:	18c0      	adds	r0, r0, r3
 800a632:	d100      	bne.n	800a636 <Get_SerialNum+0x16>
}
 800a634:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a636:	4d07      	ldr	r5, [pc, #28]	; (800a654 <Get_SerialNum+0x34>)
 800a638:	2208      	movs	r2, #8
 800a63a:	1ca9      	adds	r1, r5, #2
 800a63c:	f7ff ffcc 	bl	800a5d8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a640:	2204      	movs	r2, #4
 800a642:	f105 0112 	add.w	r1, r5, #18
 800a646:	4620      	mov	r0, r4
 800a648:	f7ff ffc6 	bl	800a5d8 <IntToUnicode>
}
 800a64c:	e7f2      	b.n	800a634 <Get_SerialNum+0x14>
 800a64e:	bf00      	nop
 800a650:	1fff7000 	.word	0x1fff7000
 800a654:	20000168 	.word	0x20000168

0800a658 <USBD_CDC_SerialStrDescriptor>:
{
 800a658:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800a65a:	231a      	movs	r3, #26
 800a65c:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 800a65e:	f7ff ffdf 	bl	800a620 <Get_SerialNum>
}
 800a662:	4801      	ldr	r0, [pc, #4]	; (800a668 <USBD_CDC_SerialStrDescriptor+0x10>)
 800a664:	bd08      	pop	{r3, pc}
 800a666:	bf00      	nop
 800a668:	20000168 	.word	0x20000168

0800a66c <USBD_CDC_ProductStrDescriptor>:
{
 800a66c:	b508      	push	{r3, lr}
 800a66e:	460a      	mov	r2, r1
  if(speed == 0)
 800a670:	b928      	cbnz	r0, 800a67e <USBD_CDC_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800a672:	4905      	ldr	r1, [pc, #20]	; (800a688 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800a674:	4805      	ldr	r0, [pc, #20]	; (800a68c <USBD_CDC_ProductStrDescriptor+0x20>)
 800a676:	f7ff fef2 	bl	800a45e <USBD_GetString>
}
 800a67a:	4803      	ldr	r0, [pc, #12]	; (800a688 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800a67c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800a67e:	4902      	ldr	r1, [pc, #8]	; (800a688 <USBD_CDC_ProductStrDescriptor+0x1c>)
 800a680:	4802      	ldr	r0, [pc, #8]	; (800a68c <USBD_CDC_ProductStrDescriptor+0x20>)
 800a682:	f7ff feec 	bl	800a45e <USBD_GetString>
 800a686:	e7f8      	b.n	800a67a <USBD_CDC_ProductStrDescriptor+0xe>
 800a688:	20001fc0 	.word	0x20001fc0
 800a68c:	0800ffe8 	.word	0x0800ffe8

0800a690 <USBD_CDC_ManufacturerStrDescriptor>:
{
 800a690:	b510      	push	{r4, lr}
 800a692:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a694:	4c03      	ldr	r4, [pc, #12]	; (800a6a4 <USBD_CDC_ManufacturerStrDescriptor+0x14>)
 800a696:	4621      	mov	r1, r4
 800a698:	4803      	ldr	r0, [pc, #12]	; (800a6a8 <USBD_CDC_ManufacturerStrDescriptor+0x18>)
 800a69a:	f7ff fee0 	bl	800a45e <USBD_GetString>
}
 800a69e:	4620      	mov	r0, r4
 800a6a0:	bd10      	pop	{r4, pc}
 800a6a2:	bf00      	nop
 800a6a4:	20001fc0 	.word	0x20001fc0
 800a6a8:	08010000 	.word	0x08010000

0800a6ac <USBD_CDC_ConfigStrDescriptor>:
{
 800a6ac:	b508      	push	{r3, lr}
 800a6ae:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 800a6b0:	b928      	cbnz	r0, 800a6be <USBD_CDC_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800a6b2:	4905      	ldr	r1, [pc, #20]	; (800a6c8 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800a6b4:	4805      	ldr	r0, [pc, #20]	; (800a6cc <USBD_CDC_ConfigStrDescriptor+0x20>)
 800a6b6:	f7ff fed2 	bl	800a45e <USBD_GetString>
}
 800a6ba:	4803      	ldr	r0, [pc, #12]	; (800a6c8 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800a6bc:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800a6be:	4902      	ldr	r1, [pc, #8]	; (800a6c8 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 800a6c0:	4802      	ldr	r0, [pc, #8]	; (800a6cc <USBD_CDC_ConfigStrDescriptor+0x20>)
 800a6c2:	f7ff fecc 	bl	800a45e <USBD_GetString>
 800a6c6:	e7f8      	b.n	800a6ba <USBD_CDC_ConfigStrDescriptor+0xe>
 800a6c8:	20001fc0 	.word	0x20001fc0
 800a6cc:	08010014 	.word	0x08010014

0800a6d0 <USBD_CDC_InterfaceStrDescriptor>:
{
 800a6d0:	b508      	push	{r3, lr}
 800a6d2:	460a      	mov	r2, r1
  if(speed == 0)
 800a6d4:	b928      	cbnz	r0, 800a6e2 <USBD_CDC_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800a6d6:	4905      	ldr	r1, [pc, #20]	; (800a6ec <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800a6d8:	4805      	ldr	r0, [pc, #20]	; (800a6f0 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 800a6da:	f7ff fec0 	bl	800a45e <USBD_GetString>
}
 800a6de:	4803      	ldr	r0, [pc, #12]	; (800a6ec <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800a6e0:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800a6e2:	4902      	ldr	r1, [pc, #8]	; (800a6ec <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 800a6e4:	4802      	ldr	r0, [pc, #8]	; (800a6f0 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 800a6e6:	f7ff feba 	bl	800a45e <USBD_GetString>
 800a6ea:	e7f8      	b.n	800a6de <USBD_CDC_InterfaceStrDescriptor+0xe>
 800a6ec:	20001fc0 	.word	0x20001fc0
 800a6f0:	08010020 	.word	0x08010020

0800a6f4 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800a6f4:	2803      	cmp	r0, #3
 800a6f6:	d805      	bhi.n	800a704 <USBD_Get_USB_Status+0x10>
 800a6f8:	e8df f000 	tbb	[pc, r0]
 800a6fc:	05020405 	.word	0x05020405
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a700:	2001      	movs	r0, #1
    break;
 800a702:	4770      	bx	lr
      usb_status = USBD_FAIL;
 800a704:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800a706:	4770      	bx	lr

0800a708 <SystemClockConfig_Resume>:
{
 800a708:	b508      	push	{r3, lr}
  SystemClock_Config();
 800a70a:	f7f7 fb93 	bl	8001e34 <SystemClock_Config>
}
 800a70e:	bd08      	pop	{r3, pc}

0800a710 <HAL_PCD_MspInit>:
{
 800a710:	b510      	push	{r4, lr}
 800a712:	b096      	sub	sp, #88	; 0x58
 800a714:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a716:	2254      	movs	r2, #84	; 0x54
 800a718:	2100      	movs	r1, #0
 800a71a:	a801      	add	r0, sp, #4
 800a71c:	f000 f984 	bl	800aa28 <memset>
  if(pcdHandle->Instance==USB)
 800a720:	6822      	ldr	r2, [r4, #0]
 800a722:	4b11      	ldr	r3, [pc, #68]	; (800a768 <HAL_PCD_MspInit+0x58>)
 800a724:	429a      	cmp	r2, r3
 800a726:	d001      	beq.n	800a72c <HAL_PCD_MspInit+0x1c>
}
 800a728:	b016      	add	sp, #88	; 0x58
 800a72a:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800a72c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a730:	9301      	str	r3, [sp, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a732:	a801      	add	r0, sp, #4
 800a734:	f7fc f85c 	bl	80067f0 <HAL_RCCEx_PeriphCLKConfig>
 800a738:	b990      	cbnz	r0, 800a760 <HAL_PCD_MspInit+0x50>
    __HAL_RCC_USB_CLK_ENABLE();
 800a73a:	4b0c      	ldr	r3, [pc, #48]	; (800a76c <HAL_PCD_MspInit+0x5c>)
 800a73c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800a73e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800a742:	659a      	str	r2, [r3, #88]	; 0x58
 800a744:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a746:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a74a:	9300      	str	r3, [sp, #0]
 800a74c:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800a74e:	2200      	movs	r2, #0
 800a750:	4611      	mov	r1, r2
 800a752:	2014      	movs	r0, #20
 800a754:	f7f9 f918 	bl	8003988 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800a758:	2014      	movs	r0, #20
 800a75a:	f7f9 f94d 	bl	80039f8 <HAL_NVIC_EnableIRQ>
}
 800a75e:	e7e3      	b.n	800a728 <HAL_PCD_MspInit+0x18>
      Error_Handler();
 800a760:	f7f7 fb66 	bl	8001e30 <Error_Handler>
 800a764:	e7e9      	b.n	800a73a <HAL_PCD_MspInit+0x2a>
 800a766:	bf00      	nop
 800a768:	40005c00 	.word	0x40005c00
 800a76c:	40021000 	.word	0x40021000

0800a770 <HAL_PCD_SetupStageCallback>:
{
 800a770:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a772:	f500 712c 	add.w	r1, r0, #688	; 0x2b0
 800a776:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800a77a:	f7ff fa09 	bl	8009b90 <USBD_LL_SetupStage>
}
 800a77e:	bd08      	pop	{r3, pc}

0800a780 <HAL_PCD_DataOutStageCallback>:
{
 800a780:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a782:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800a786:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800a78a:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 800a78e:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800a792:	f7ff fa29 	bl	8009be8 <USBD_LL_DataOutStage>
}
 800a796:	bd08      	pop	{r3, pc}

0800a798 <HAL_PCD_DataInStageCallback>:
{
 800a798:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a79a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800a79e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800a7a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a7a4:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800a7a8:	f7ff fa5a 	bl	8009c60 <USBD_LL_DataInStage>
}
 800a7ac:	bd08      	pop	{r3, pc}

0800a7ae <HAL_PCD_SOFCallback>:
{
 800a7ae:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a7b0:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800a7b4:	f7ff fafa 	bl	8009dac <USBD_LL_SOF>
}
 800a7b8:	bd08      	pop	{r3, pc}

0800a7ba <HAL_PCD_ResetCallback>:
{
 800a7ba:	b510      	push	{r4, lr}
 800a7bc:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a7be:	6883      	ldr	r3, [r0, #8]
 800a7c0:	2b02      	cmp	r3, #2
 800a7c2:	d109      	bne.n	800a7d8 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a7c4:	2101      	movs	r1, #1
 800a7c6:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800a7ca:	f7ff fad5 	bl	8009d78 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a7ce:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800a7d2:	f7ff faa4 	bl	8009d1e <USBD_LL_Reset>
}
 800a7d6:	bd10      	pop	{r4, pc}
    Error_Handler();
 800a7d8:	f7f7 fb2a 	bl	8001e30 <Error_Handler>
 800a7dc:	e7f2      	b.n	800a7c4 <HAL_PCD_ResetCallback+0xa>
	...

0800a7e0 <HAL_PCD_SuspendCallback>:
{
 800a7e0:	b510      	push	{r4, lr}
 800a7e2:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a7e4:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800a7e8:	f7ff fac9 	bl	8009d7e <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 800a7ec:	69a3      	ldr	r3, [r4, #24]
 800a7ee:	b123      	cbz	r3, 800a7fa <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a7f0:	4a02      	ldr	r2, [pc, #8]	; (800a7fc <HAL_PCD_SuspendCallback+0x1c>)
 800a7f2:	6913      	ldr	r3, [r2, #16]
 800a7f4:	f043 0306 	orr.w	r3, r3, #6
 800a7f8:	6113      	str	r3, [r2, #16]
}
 800a7fa:	bd10      	pop	{r4, pc}
 800a7fc:	e000ed00 	.word	0xe000ed00

0800a800 <HAL_PCD_ResumeCallback>:
{
 800a800:	b510      	push	{r4, lr}
 800a802:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 800a804:	6983      	ldr	r3, [r0, #24]
 800a806:	b923      	cbnz	r3, 800a812 <HAL_PCD_ResumeCallback+0x12>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a808:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800a80c:	f7ff fac1 	bl	8009d92 <USBD_LL_Resume>
}
 800a810:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a812:	4a04      	ldr	r2, [pc, #16]	; (800a824 <HAL_PCD_ResumeCallback+0x24>)
 800a814:	6913      	ldr	r3, [r2, #16]
 800a816:	f023 0306 	bic.w	r3, r3, #6
 800a81a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800a81c:	f7ff ff74 	bl	800a708 <SystemClockConfig_Resume>
 800a820:	e7f2      	b.n	800a808 <HAL_PCD_ResumeCallback+0x8>
 800a822:	bf00      	nop
 800a824:	e000ed00 	.word	0xe000ed00

0800a828 <USBD_LL_Init>:
{
 800a828:	b510      	push	{r4, lr}
 800a82a:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 800a82c:	481e      	ldr	r0, [pc, #120]	; (800a8a8 <USBD_LL_Init+0x80>)
 800a82e:	f8c0 42f0 	str.w	r4, [r0, #752]	; 0x2f0
  pdev->pData = &hpcd_USB_FS;
 800a832:	f8c4 02c4 	str.w	r0, [r4, #708]	; 0x2c4
  hpcd_USB_FS.Instance = USB;
 800a836:	4b1d      	ldr	r3, [pc, #116]	; (800a8ac <USBD_LL_Init+0x84>)
 800a838:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a83a:	2308      	movs	r3, #8
 800a83c:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a83e:	2302      	movs	r3, #2
 800a840:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a842:	6103      	str	r3, [r0, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800a844:	2300      	movs	r3, #0
 800a846:	6143      	str	r3, [r0, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a848:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a84a:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a84c:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a84e:	f7fa fb46 	bl	8004ede <HAL_PCD_Init>
 800a852:	bb30      	cbnz	r0, 800a8a2 <USBD_LL_Init+0x7a>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a854:	2318      	movs	r3, #24
 800a856:	2200      	movs	r2, #0
 800a858:	4611      	mov	r1, r2
 800a85a:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800a85e:	f7fb fa78 	bl	8005d52 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a862:	2358      	movs	r3, #88	; 0x58
 800a864:	2200      	movs	r2, #0
 800a866:	2180      	movs	r1, #128	; 0x80
 800a868:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800a86c:	f7fb fa71 	bl	8005d52 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a870:	23c0      	movs	r3, #192	; 0xc0
 800a872:	2200      	movs	r2, #0
 800a874:	2181      	movs	r1, #129	; 0x81
 800a876:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800a87a:	f7fb fa6a 	bl	8005d52 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a87e:	f44f 7388 	mov.w	r3, #272	; 0x110
 800a882:	2200      	movs	r2, #0
 800a884:	2101      	movs	r1, #1
 800a886:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800a88a:	f7fb fa62 	bl	8005d52 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a88e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a892:	2200      	movs	r2, #0
 800a894:	2182      	movs	r1, #130	; 0x82
 800a896:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800a89a:	f7fb fa5a 	bl	8005d52 <HAL_PCDEx_PMAConfig>
}
 800a89e:	2000      	movs	r0, #0
 800a8a0:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800a8a2:	f7f7 fac5 	bl	8001e30 <Error_Handler>
 800a8a6:	e7d5      	b.n	800a854 <USBD_LL_Init+0x2c>
 800a8a8:	200021c0 	.word	0x200021c0
 800a8ac:	40005c00 	.word	0x40005c00

0800a8b0 <USBD_LL_Start>:
{
 800a8b0:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800a8b2:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800a8b6:	f7fa fb84 	bl	8004fc2 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8ba:	f7ff ff1b 	bl	800a6f4 <USBD_Get_USB_Status>
}
 800a8be:	bd08      	pop	{r3, pc}

0800a8c0 <USBD_LL_OpenEP>:
{
 800a8c0:	b508      	push	{r3, lr}
 800a8c2:	4694      	mov	ip, r2
 800a8c4:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a8c6:	4663      	mov	r3, ip
 800a8c8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800a8cc:	f7fb f90a 	bl	8005ae4 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8d0:	f7ff ff10 	bl	800a6f4 <USBD_Get_USB_Status>
}
 800a8d4:	bd08      	pop	{r3, pc}

0800a8d6 <USBD_LL_CloseEP>:
{
 800a8d6:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a8d8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800a8dc:	f7fb f944 	bl	8005b68 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8e0:	f7ff ff08 	bl	800a6f4 <USBD_Get_USB_Status>
}
 800a8e4:	bd08      	pop	{r3, pc}

0800a8e6 <USBD_LL_StallEP>:
{
 800a8e6:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a8e8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800a8ec:	f7fb f9c1 	bl	8005c72 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8f0:	f7ff ff00 	bl	800a6f4 <USBD_Get_USB_Status>
}
 800a8f4:	bd08      	pop	{r3, pc}

0800a8f6 <USBD_LL_ClearStallEP>:
{
 800a8f6:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a8f8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800a8fc:	f7fb f9ee 	bl	8005cdc <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a900:	f7ff fef8 	bl	800a6f4 <USBD_Get_USB_Status>
}
 800a904:	bd08      	pop	{r3, pc}

0800a906 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a906:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800a90a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800a90e:	d108      	bne.n	800a922 <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a910:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800a914:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a918:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800a91c:	f891 016a 	ldrb.w	r0, [r1, #362]	; 0x16a
}
 800a920:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a922:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800a926:	3101      	adds	r1, #1
 800a928:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a92c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800a930:	7888      	ldrb	r0, [r1, #2]
 800a932:	4770      	bx	lr

0800a934 <USBD_LL_SetUSBAddress>:
{
 800a934:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a936:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800a93a:	f7fa ffe6 	bl	800590a <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a93e:	f7ff fed9 	bl	800a6f4 <USBD_Get_USB_Status>
}
 800a942:	bd08      	pop	{r3, pc}

0800a944 <USBD_LL_Transmit>:
{
 800a944:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a946:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800a94a:	f7fb f96a 	bl	8005c22 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a94e:	f7ff fed1 	bl	800a6f4 <USBD_Get_USB_Status>
}
 800a952:	bd08      	pop	{r3, pc}

0800a954 <USBD_LL_PrepareReceive>:
{
 800a954:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a956:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800a95a:	f7fb f937 	bl	8005bcc <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800a95e:	f7ff fec9 	bl	800a6f4 <USBD_Get_USB_Status>
}
 800a962:	bd08      	pop	{r3, pc}

0800a964 <USBD_LL_GetRxDataSize>:
{
 800a964:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a966:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800a96a:	f7fb f951 	bl	8005c10 <HAL_PCD_EP_GetRxCount>
}
 800a96e:	bd08      	pop	{r3, pc}

0800a970 <HAL_PCDEx_LPM_Callback>:
{
 800a970:	b510      	push	{r4, lr}
 800a972:	4604      	mov	r4, r0
  switch (msg)
 800a974:	b111      	cbz	r1, 800a97c <HAL_PCDEx_LPM_Callback+0xc>
 800a976:	2901      	cmp	r1, #1
 800a978:	d00f      	beq.n	800a99a <HAL_PCDEx_LPM_Callback+0x2a>
}
 800a97a:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 800a97c:	6983      	ldr	r3, [r0, #24]
 800a97e:	b923      	cbnz	r3, 800a98a <HAL_PCDEx_LPM_Callback+0x1a>
    USBD_LL_Resume(hpcd->pData);
 800a980:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800a984:	f7ff fa05 	bl	8009d92 <USBD_LL_Resume>
    break;
 800a988:	e7f7      	b.n	800a97a <HAL_PCDEx_LPM_Callback+0xa>
      SystemClockConfig_Resume();
 800a98a:	f7ff febd 	bl	800a708 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a98e:	4a09      	ldr	r2, [pc, #36]	; (800a9b4 <HAL_PCDEx_LPM_Callback+0x44>)
 800a990:	6913      	ldr	r3, [r2, #16]
 800a992:	f023 0306 	bic.w	r3, r3, #6
 800a996:	6113      	str	r3, [r2, #16]
 800a998:	e7f2      	b.n	800a980 <HAL_PCDEx_LPM_Callback+0x10>
    USBD_LL_Suspend(hpcd->pData);
 800a99a:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800a99e:	f7ff f9ee 	bl	8009d7e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800a9a2:	69a3      	ldr	r3, [r4, #24]
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d0e8      	beq.n	800a97a <HAL_PCDEx_LPM_Callback+0xa>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a9a8:	4a02      	ldr	r2, [pc, #8]	; (800a9b4 <HAL_PCDEx_LPM_Callback+0x44>)
 800a9aa:	6913      	ldr	r3, [r2, #16]
 800a9ac:	f043 0306 	orr.w	r3, r3, #6
 800a9b0:	6113      	str	r3, [r2, #16]
}
 800a9b2:	e7e2      	b.n	800a97a <HAL_PCDEx_LPM_Callback+0xa>
 800a9b4:	e000ed00 	.word	0xe000ed00

0800a9b8 <USBD_static_malloc>:
}
 800a9b8:	4800      	ldr	r0, [pc, #0]	; (800a9bc <USBD_static_malloc+0x4>)
 800a9ba:	4770      	bx	lr
 800a9bc:	200024b4 	.word	0x200024b4

0800a9c0 <USBD_static_free>:
}
 800a9c0:	4770      	bx	lr
	...

0800a9c4 <__errno>:
 800a9c4:	4b01      	ldr	r3, [pc, #4]	; (800a9cc <__errno+0x8>)
 800a9c6:	6818      	ldr	r0, [r3, #0]
 800a9c8:	4770      	bx	lr
 800a9ca:	bf00      	nop
 800a9cc:	20000184 	.word	0x20000184

0800a9d0 <__libc_init_array>:
 800a9d0:	b570      	push	{r4, r5, r6, lr}
 800a9d2:	4d0d      	ldr	r5, [pc, #52]	; (800aa08 <__libc_init_array+0x38>)
 800a9d4:	4c0d      	ldr	r4, [pc, #52]	; (800aa0c <__libc_init_array+0x3c>)
 800a9d6:	1b64      	subs	r4, r4, r5
 800a9d8:	10a4      	asrs	r4, r4, #2
 800a9da:	2600      	movs	r6, #0
 800a9dc:	42a6      	cmp	r6, r4
 800a9de:	d109      	bne.n	800a9f4 <__libc_init_array+0x24>
 800a9e0:	4d0b      	ldr	r5, [pc, #44]	; (800aa10 <__libc_init_array+0x40>)
 800a9e2:	4c0c      	ldr	r4, [pc, #48]	; (800aa14 <__libc_init_array+0x44>)
 800a9e4:	f004 fca8 	bl	800f338 <_init>
 800a9e8:	1b64      	subs	r4, r4, r5
 800a9ea:	10a4      	asrs	r4, r4, #2
 800a9ec:	2600      	movs	r6, #0
 800a9ee:	42a6      	cmp	r6, r4
 800a9f0:	d105      	bne.n	800a9fe <__libc_init_array+0x2e>
 800a9f2:	bd70      	pop	{r4, r5, r6, pc}
 800a9f4:	f855 3b04 	ldr.w	r3, [r5], #4
 800a9f8:	4798      	blx	r3
 800a9fa:	3601      	adds	r6, #1
 800a9fc:	e7ee      	b.n	800a9dc <__libc_init_array+0xc>
 800a9fe:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa02:	4798      	blx	r3
 800aa04:	3601      	adds	r6, #1
 800aa06:	e7f2      	b.n	800a9ee <__libc_init_array+0x1e>
 800aa08:	080104e4 	.word	0x080104e4
 800aa0c:	080104e4 	.word	0x080104e4
 800aa10:	080104e4 	.word	0x080104e4
 800aa14:	080104e8 	.word	0x080104e8

0800aa18 <malloc>:
 800aa18:	4b02      	ldr	r3, [pc, #8]	; (800aa24 <malloc+0xc>)
 800aa1a:	4601      	mov	r1, r0
 800aa1c:	6818      	ldr	r0, [r3, #0]
 800aa1e:	f000 b877 	b.w	800ab10 <_malloc_r>
 800aa22:	bf00      	nop
 800aa24:	20000184 	.word	0x20000184

0800aa28 <memset>:
 800aa28:	4402      	add	r2, r0
 800aa2a:	4603      	mov	r3, r0
 800aa2c:	4293      	cmp	r3, r2
 800aa2e:	d100      	bne.n	800aa32 <memset+0xa>
 800aa30:	4770      	bx	lr
 800aa32:	f803 1b01 	strb.w	r1, [r3], #1
 800aa36:	e7f9      	b.n	800aa2c <memset+0x4>

0800aa38 <_free_r>:
 800aa38:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa3a:	2900      	cmp	r1, #0
 800aa3c:	d044      	beq.n	800aac8 <_free_r+0x90>
 800aa3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa42:	9001      	str	r0, [sp, #4]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	f1a1 0404 	sub.w	r4, r1, #4
 800aa4a:	bfb8      	it	lt
 800aa4c:	18e4      	addlt	r4, r4, r3
 800aa4e:	f003 f94d 	bl	800dcec <__malloc_lock>
 800aa52:	4a1e      	ldr	r2, [pc, #120]	; (800aacc <_free_r+0x94>)
 800aa54:	9801      	ldr	r0, [sp, #4]
 800aa56:	6813      	ldr	r3, [r2, #0]
 800aa58:	b933      	cbnz	r3, 800aa68 <_free_r+0x30>
 800aa5a:	6063      	str	r3, [r4, #4]
 800aa5c:	6014      	str	r4, [r2, #0]
 800aa5e:	b003      	add	sp, #12
 800aa60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa64:	f003 b948 	b.w	800dcf8 <__malloc_unlock>
 800aa68:	42a3      	cmp	r3, r4
 800aa6a:	d908      	bls.n	800aa7e <_free_r+0x46>
 800aa6c:	6825      	ldr	r5, [r4, #0]
 800aa6e:	1961      	adds	r1, r4, r5
 800aa70:	428b      	cmp	r3, r1
 800aa72:	bf01      	itttt	eq
 800aa74:	6819      	ldreq	r1, [r3, #0]
 800aa76:	685b      	ldreq	r3, [r3, #4]
 800aa78:	1949      	addeq	r1, r1, r5
 800aa7a:	6021      	streq	r1, [r4, #0]
 800aa7c:	e7ed      	b.n	800aa5a <_free_r+0x22>
 800aa7e:	461a      	mov	r2, r3
 800aa80:	685b      	ldr	r3, [r3, #4]
 800aa82:	b10b      	cbz	r3, 800aa88 <_free_r+0x50>
 800aa84:	42a3      	cmp	r3, r4
 800aa86:	d9fa      	bls.n	800aa7e <_free_r+0x46>
 800aa88:	6811      	ldr	r1, [r2, #0]
 800aa8a:	1855      	adds	r5, r2, r1
 800aa8c:	42a5      	cmp	r5, r4
 800aa8e:	d10b      	bne.n	800aaa8 <_free_r+0x70>
 800aa90:	6824      	ldr	r4, [r4, #0]
 800aa92:	4421      	add	r1, r4
 800aa94:	1854      	adds	r4, r2, r1
 800aa96:	42a3      	cmp	r3, r4
 800aa98:	6011      	str	r1, [r2, #0]
 800aa9a:	d1e0      	bne.n	800aa5e <_free_r+0x26>
 800aa9c:	681c      	ldr	r4, [r3, #0]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	6053      	str	r3, [r2, #4]
 800aaa2:	4421      	add	r1, r4
 800aaa4:	6011      	str	r1, [r2, #0]
 800aaa6:	e7da      	b.n	800aa5e <_free_r+0x26>
 800aaa8:	d902      	bls.n	800aab0 <_free_r+0x78>
 800aaaa:	230c      	movs	r3, #12
 800aaac:	6003      	str	r3, [r0, #0]
 800aaae:	e7d6      	b.n	800aa5e <_free_r+0x26>
 800aab0:	6825      	ldr	r5, [r4, #0]
 800aab2:	1961      	adds	r1, r4, r5
 800aab4:	428b      	cmp	r3, r1
 800aab6:	bf04      	itt	eq
 800aab8:	6819      	ldreq	r1, [r3, #0]
 800aaba:	685b      	ldreq	r3, [r3, #4]
 800aabc:	6063      	str	r3, [r4, #4]
 800aabe:	bf04      	itt	eq
 800aac0:	1949      	addeq	r1, r1, r5
 800aac2:	6021      	streq	r1, [r4, #0]
 800aac4:	6054      	str	r4, [r2, #4]
 800aac6:	e7ca      	b.n	800aa5e <_free_r+0x26>
 800aac8:	b003      	add	sp, #12
 800aaca:	bd30      	pop	{r4, r5, pc}
 800aacc:	200026d4 	.word	0x200026d4

0800aad0 <sbrk_aligned>:
 800aad0:	b570      	push	{r4, r5, r6, lr}
 800aad2:	4e0e      	ldr	r6, [pc, #56]	; (800ab0c <sbrk_aligned+0x3c>)
 800aad4:	460c      	mov	r4, r1
 800aad6:	6831      	ldr	r1, [r6, #0]
 800aad8:	4605      	mov	r5, r0
 800aada:	b911      	cbnz	r1, 800aae2 <sbrk_aligned+0x12>
 800aadc:	f000 ff1e 	bl	800b91c <_sbrk_r>
 800aae0:	6030      	str	r0, [r6, #0]
 800aae2:	4621      	mov	r1, r4
 800aae4:	4628      	mov	r0, r5
 800aae6:	f000 ff19 	bl	800b91c <_sbrk_r>
 800aaea:	1c43      	adds	r3, r0, #1
 800aaec:	d00a      	beq.n	800ab04 <sbrk_aligned+0x34>
 800aaee:	1cc4      	adds	r4, r0, #3
 800aaf0:	f024 0403 	bic.w	r4, r4, #3
 800aaf4:	42a0      	cmp	r0, r4
 800aaf6:	d007      	beq.n	800ab08 <sbrk_aligned+0x38>
 800aaf8:	1a21      	subs	r1, r4, r0
 800aafa:	4628      	mov	r0, r5
 800aafc:	f000 ff0e 	bl	800b91c <_sbrk_r>
 800ab00:	3001      	adds	r0, #1
 800ab02:	d101      	bne.n	800ab08 <sbrk_aligned+0x38>
 800ab04:	f04f 34ff 	mov.w	r4, #4294967295
 800ab08:	4620      	mov	r0, r4
 800ab0a:	bd70      	pop	{r4, r5, r6, pc}
 800ab0c:	200026d8 	.word	0x200026d8

0800ab10 <_malloc_r>:
 800ab10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab14:	1ccd      	adds	r5, r1, #3
 800ab16:	f025 0503 	bic.w	r5, r5, #3
 800ab1a:	3508      	adds	r5, #8
 800ab1c:	2d0c      	cmp	r5, #12
 800ab1e:	bf38      	it	cc
 800ab20:	250c      	movcc	r5, #12
 800ab22:	2d00      	cmp	r5, #0
 800ab24:	4607      	mov	r7, r0
 800ab26:	db01      	blt.n	800ab2c <_malloc_r+0x1c>
 800ab28:	42a9      	cmp	r1, r5
 800ab2a:	d905      	bls.n	800ab38 <_malloc_r+0x28>
 800ab2c:	230c      	movs	r3, #12
 800ab2e:	603b      	str	r3, [r7, #0]
 800ab30:	2600      	movs	r6, #0
 800ab32:	4630      	mov	r0, r6
 800ab34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab38:	4e2e      	ldr	r6, [pc, #184]	; (800abf4 <_malloc_r+0xe4>)
 800ab3a:	f003 f8d7 	bl	800dcec <__malloc_lock>
 800ab3e:	6833      	ldr	r3, [r6, #0]
 800ab40:	461c      	mov	r4, r3
 800ab42:	bb34      	cbnz	r4, 800ab92 <_malloc_r+0x82>
 800ab44:	4629      	mov	r1, r5
 800ab46:	4638      	mov	r0, r7
 800ab48:	f7ff ffc2 	bl	800aad0 <sbrk_aligned>
 800ab4c:	1c43      	adds	r3, r0, #1
 800ab4e:	4604      	mov	r4, r0
 800ab50:	d14d      	bne.n	800abee <_malloc_r+0xde>
 800ab52:	6834      	ldr	r4, [r6, #0]
 800ab54:	4626      	mov	r6, r4
 800ab56:	2e00      	cmp	r6, #0
 800ab58:	d140      	bne.n	800abdc <_malloc_r+0xcc>
 800ab5a:	6823      	ldr	r3, [r4, #0]
 800ab5c:	4631      	mov	r1, r6
 800ab5e:	4638      	mov	r0, r7
 800ab60:	eb04 0803 	add.w	r8, r4, r3
 800ab64:	f000 feda 	bl	800b91c <_sbrk_r>
 800ab68:	4580      	cmp	r8, r0
 800ab6a:	d13a      	bne.n	800abe2 <_malloc_r+0xd2>
 800ab6c:	6821      	ldr	r1, [r4, #0]
 800ab6e:	3503      	adds	r5, #3
 800ab70:	1a6d      	subs	r5, r5, r1
 800ab72:	f025 0503 	bic.w	r5, r5, #3
 800ab76:	3508      	adds	r5, #8
 800ab78:	2d0c      	cmp	r5, #12
 800ab7a:	bf38      	it	cc
 800ab7c:	250c      	movcc	r5, #12
 800ab7e:	4629      	mov	r1, r5
 800ab80:	4638      	mov	r0, r7
 800ab82:	f7ff ffa5 	bl	800aad0 <sbrk_aligned>
 800ab86:	3001      	adds	r0, #1
 800ab88:	d02b      	beq.n	800abe2 <_malloc_r+0xd2>
 800ab8a:	6823      	ldr	r3, [r4, #0]
 800ab8c:	442b      	add	r3, r5
 800ab8e:	6023      	str	r3, [r4, #0]
 800ab90:	e00e      	b.n	800abb0 <_malloc_r+0xa0>
 800ab92:	6822      	ldr	r2, [r4, #0]
 800ab94:	1b52      	subs	r2, r2, r5
 800ab96:	d41e      	bmi.n	800abd6 <_malloc_r+0xc6>
 800ab98:	2a0b      	cmp	r2, #11
 800ab9a:	d916      	bls.n	800abca <_malloc_r+0xba>
 800ab9c:	1961      	adds	r1, r4, r5
 800ab9e:	42a3      	cmp	r3, r4
 800aba0:	6025      	str	r5, [r4, #0]
 800aba2:	bf18      	it	ne
 800aba4:	6059      	strne	r1, [r3, #4]
 800aba6:	6863      	ldr	r3, [r4, #4]
 800aba8:	bf08      	it	eq
 800abaa:	6031      	streq	r1, [r6, #0]
 800abac:	5162      	str	r2, [r4, r5]
 800abae:	604b      	str	r3, [r1, #4]
 800abb0:	4638      	mov	r0, r7
 800abb2:	f104 060b 	add.w	r6, r4, #11
 800abb6:	f003 f89f 	bl	800dcf8 <__malloc_unlock>
 800abba:	f026 0607 	bic.w	r6, r6, #7
 800abbe:	1d23      	adds	r3, r4, #4
 800abc0:	1af2      	subs	r2, r6, r3
 800abc2:	d0b6      	beq.n	800ab32 <_malloc_r+0x22>
 800abc4:	1b9b      	subs	r3, r3, r6
 800abc6:	50a3      	str	r3, [r4, r2]
 800abc8:	e7b3      	b.n	800ab32 <_malloc_r+0x22>
 800abca:	6862      	ldr	r2, [r4, #4]
 800abcc:	42a3      	cmp	r3, r4
 800abce:	bf0c      	ite	eq
 800abd0:	6032      	streq	r2, [r6, #0]
 800abd2:	605a      	strne	r2, [r3, #4]
 800abd4:	e7ec      	b.n	800abb0 <_malloc_r+0xa0>
 800abd6:	4623      	mov	r3, r4
 800abd8:	6864      	ldr	r4, [r4, #4]
 800abda:	e7b2      	b.n	800ab42 <_malloc_r+0x32>
 800abdc:	4634      	mov	r4, r6
 800abde:	6876      	ldr	r6, [r6, #4]
 800abe0:	e7b9      	b.n	800ab56 <_malloc_r+0x46>
 800abe2:	230c      	movs	r3, #12
 800abe4:	603b      	str	r3, [r7, #0]
 800abe6:	4638      	mov	r0, r7
 800abe8:	f003 f886 	bl	800dcf8 <__malloc_unlock>
 800abec:	e7a1      	b.n	800ab32 <_malloc_r+0x22>
 800abee:	6025      	str	r5, [r4, #0]
 800abf0:	e7de      	b.n	800abb0 <_malloc_r+0xa0>
 800abf2:	bf00      	nop
 800abf4:	200026d4 	.word	0x200026d4

0800abf8 <__cvt>:
 800abf8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800abfc:	ec55 4b10 	vmov	r4, r5, d0
 800ac00:	2d00      	cmp	r5, #0
 800ac02:	460e      	mov	r6, r1
 800ac04:	4619      	mov	r1, r3
 800ac06:	462b      	mov	r3, r5
 800ac08:	bfbb      	ittet	lt
 800ac0a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800ac0e:	461d      	movlt	r5, r3
 800ac10:	2300      	movge	r3, #0
 800ac12:	232d      	movlt	r3, #45	; 0x2d
 800ac14:	700b      	strb	r3, [r1, #0]
 800ac16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac18:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800ac1c:	4691      	mov	r9, r2
 800ac1e:	f023 0820 	bic.w	r8, r3, #32
 800ac22:	bfbc      	itt	lt
 800ac24:	4622      	movlt	r2, r4
 800ac26:	4614      	movlt	r4, r2
 800ac28:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ac2c:	d005      	beq.n	800ac3a <__cvt+0x42>
 800ac2e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800ac32:	d100      	bne.n	800ac36 <__cvt+0x3e>
 800ac34:	3601      	adds	r6, #1
 800ac36:	2102      	movs	r1, #2
 800ac38:	e000      	b.n	800ac3c <__cvt+0x44>
 800ac3a:	2103      	movs	r1, #3
 800ac3c:	ab03      	add	r3, sp, #12
 800ac3e:	9301      	str	r3, [sp, #4]
 800ac40:	ab02      	add	r3, sp, #8
 800ac42:	9300      	str	r3, [sp, #0]
 800ac44:	ec45 4b10 	vmov	d0, r4, r5
 800ac48:	4653      	mov	r3, sl
 800ac4a:	4632      	mov	r2, r6
 800ac4c:	f001 fdd4 	bl	800c7f8 <_dtoa_r>
 800ac50:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800ac54:	4607      	mov	r7, r0
 800ac56:	d102      	bne.n	800ac5e <__cvt+0x66>
 800ac58:	f019 0f01 	tst.w	r9, #1
 800ac5c:	d022      	beq.n	800aca4 <__cvt+0xac>
 800ac5e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800ac62:	eb07 0906 	add.w	r9, r7, r6
 800ac66:	d110      	bne.n	800ac8a <__cvt+0x92>
 800ac68:	783b      	ldrb	r3, [r7, #0]
 800ac6a:	2b30      	cmp	r3, #48	; 0x30
 800ac6c:	d10a      	bne.n	800ac84 <__cvt+0x8c>
 800ac6e:	2200      	movs	r2, #0
 800ac70:	2300      	movs	r3, #0
 800ac72:	4620      	mov	r0, r4
 800ac74:	4629      	mov	r1, r5
 800ac76:	f7f5 ff4f 	bl	8000b18 <__aeabi_dcmpeq>
 800ac7a:	b918      	cbnz	r0, 800ac84 <__cvt+0x8c>
 800ac7c:	f1c6 0601 	rsb	r6, r6, #1
 800ac80:	f8ca 6000 	str.w	r6, [sl]
 800ac84:	f8da 3000 	ldr.w	r3, [sl]
 800ac88:	4499      	add	r9, r3
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	4620      	mov	r0, r4
 800ac90:	4629      	mov	r1, r5
 800ac92:	f7f5 ff41 	bl	8000b18 <__aeabi_dcmpeq>
 800ac96:	b108      	cbz	r0, 800ac9c <__cvt+0xa4>
 800ac98:	f8cd 900c 	str.w	r9, [sp, #12]
 800ac9c:	2230      	movs	r2, #48	; 0x30
 800ac9e:	9b03      	ldr	r3, [sp, #12]
 800aca0:	454b      	cmp	r3, r9
 800aca2:	d307      	bcc.n	800acb4 <__cvt+0xbc>
 800aca4:	9b03      	ldr	r3, [sp, #12]
 800aca6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aca8:	1bdb      	subs	r3, r3, r7
 800acaa:	4638      	mov	r0, r7
 800acac:	6013      	str	r3, [r2, #0]
 800acae:	b004      	add	sp, #16
 800acb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800acb4:	1c59      	adds	r1, r3, #1
 800acb6:	9103      	str	r1, [sp, #12]
 800acb8:	701a      	strb	r2, [r3, #0]
 800acba:	e7f0      	b.n	800ac9e <__cvt+0xa6>

0800acbc <__exponent>:
 800acbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acbe:	4603      	mov	r3, r0
 800acc0:	2900      	cmp	r1, #0
 800acc2:	bfb8      	it	lt
 800acc4:	4249      	neglt	r1, r1
 800acc6:	f803 2b02 	strb.w	r2, [r3], #2
 800acca:	bfb4      	ite	lt
 800accc:	222d      	movlt	r2, #45	; 0x2d
 800acce:	222b      	movge	r2, #43	; 0x2b
 800acd0:	2909      	cmp	r1, #9
 800acd2:	7042      	strb	r2, [r0, #1]
 800acd4:	dd2a      	ble.n	800ad2c <__exponent+0x70>
 800acd6:	f10d 0407 	add.w	r4, sp, #7
 800acda:	46a4      	mov	ip, r4
 800acdc:	270a      	movs	r7, #10
 800acde:	46a6      	mov	lr, r4
 800ace0:	460a      	mov	r2, r1
 800ace2:	fb91 f6f7 	sdiv	r6, r1, r7
 800ace6:	fb07 1516 	mls	r5, r7, r6, r1
 800acea:	3530      	adds	r5, #48	; 0x30
 800acec:	2a63      	cmp	r2, #99	; 0x63
 800acee:	f104 34ff 	add.w	r4, r4, #4294967295
 800acf2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800acf6:	4631      	mov	r1, r6
 800acf8:	dcf1      	bgt.n	800acde <__exponent+0x22>
 800acfa:	3130      	adds	r1, #48	; 0x30
 800acfc:	f1ae 0502 	sub.w	r5, lr, #2
 800ad00:	f804 1c01 	strb.w	r1, [r4, #-1]
 800ad04:	1c44      	adds	r4, r0, #1
 800ad06:	4629      	mov	r1, r5
 800ad08:	4561      	cmp	r1, ip
 800ad0a:	d30a      	bcc.n	800ad22 <__exponent+0x66>
 800ad0c:	f10d 0209 	add.w	r2, sp, #9
 800ad10:	eba2 020e 	sub.w	r2, r2, lr
 800ad14:	4565      	cmp	r5, ip
 800ad16:	bf88      	it	hi
 800ad18:	2200      	movhi	r2, #0
 800ad1a:	4413      	add	r3, r2
 800ad1c:	1a18      	subs	r0, r3, r0
 800ad1e:	b003      	add	sp, #12
 800ad20:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad22:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad26:	f804 2f01 	strb.w	r2, [r4, #1]!
 800ad2a:	e7ed      	b.n	800ad08 <__exponent+0x4c>
 800ad2c:	2330      	movs	r3, #48	; 0x30
 800ad2e:	3130      	adds	r1, #48	; 0x30
 800ad30:	7083      	strb	r3, [r0, #2]
 800ad32:	70c1      	strb	r1, [r0, #3]
 800ad34:	1d03      	adds	r3, r0, #4
 800ad36:	e7f1      	b.n	800ad1c <__exponent+0x60>

0800ad38 <_printf_float>:
 800ad38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad3c:	ed2d 8b02 	vpush	{d8}
 800ad40:	b08d      	sub	sp, #52	; 0x34
 800ad42:	460c      	mov	r4, r1
 800ad44:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800ad48:	4616      	mov	r6, r2
 800ad4a:	461f      	mov	r7, r3
 800ad4c:	4605      	mov	r5, r0
 800ad4e:	f002 ffa5 	bl	800dc9c <_localeconv_r>
 800ad52:	f8d0 a000 	ldr.w	sl, [r0]
 800ad56:	4650      	mov	r0, sl
 800ad58:	f7f5 fa62 	bl	8000220 <strlen>
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	930a      	str	r3, [sp, #40]	; 0x28
 800ad60:	6823      	ldr	r3, [r4, #0]
 800ad62:	9305      	str	r3, [sp, #20]
 800ad64:	f8d8 3000 	ldr.w	r3, [r8]
 800ad68:	f894 b018 	ldrb.w	fp, [r4, #24]
 800ad6c:	3307      	adds	r3, #7
 800ad6e:	f023 0307 	bic.w	r3, r3, #7
 800ad72:	f103 0208 	add.w	r2, r3, #8
 800ad76:	f8c8 2000 	str.w	r2, [r8]
 800ad7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad7e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800ad82:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800ad86:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ad8a:	9307      	str	r3, [sp, #28]
 800ad8c:	f8cd 8018 	str.w	r8, [sp, #24]
 800ad90:	ee08 0a10 	vmov	s16, r0
 800ad94:	4b9f      	ldr	r3, [pc, #636]	; (800b014 <_printf_float+0x2dc>)
 800ad96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad9a:	f04f 32ff 	mov.w	r2, #4294967295
 800ad9e:	f7f5 feed 	bl	8000b7c <__aeabi_dcmpun>
 800ada2:	bb88      	cbnz	r0, 800ae08 <_printf_float+0xd0>
 800ada4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ada8:	4b9a      	ldr	r3, [pc, #616]	; (800b014 <_printf_float+0x2dc>)
 800adaa:	f04f 32ff 	mov.w	r2, #4294967295
 800adae:	f7f5 fec7 	bl	8000b40 <__aeabi_dcmple>
 800adb2:	bb48      	cbnz	r0, 800ae08 <_printf_float+0xd0>
 800adb4:	2200      	movs	r2, #0
 800adb6:	2300      	movs	r3, #0
 800adb8:	4640      	mov	r0, r8
 800adba:	4649      	mov	r1, r9
 800adbc:	f7f5 feb6 	bl	8000b2c <__aeabi_dcmplt>
 800adc0:	b110      	cbz	r0, 800adc8 <_printf_float+0x90>
 800adc2:	232d      	movs	r3, #45	; 0x2d
 800adc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adc8:	4b93      	ldr	r3, [pc, #588]	; (800b018 <_printf_float+0x2e0>)
 800adca:	4894      	ldr	r0, [pc, #592]	; (800b01c <_printf_float+0x2e4>)
 800adcc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800add0:	bf94      	ite	ls
 800add2:	4698      	movls	r8, r3
 800add4:	4680      	movhi	r8, r0
 800add6:	2303      	movs	r3, #3
 800add8:	6123      	str	r3, [r4, #16]
 800adda:	9b05      	ldr	r3, [sp, #20]
 800addc:	f023 0204 	bic.w	r2, r3, #4
 800ade0:	6022      	str	r2, [r4, #0]
 800ade2:	f04f 0900 	mov.w	r9, #0
 800ade6:	9700      	str	r7, [sp, #0]
 800ade8:	4633      	mov	r3, r6
 800adea:	aa0b      	add	r2, sp, #44	; 0x2c
 800adec:	4621      	mov	r1, r4
 800adee:	4628      	mov	r0, r5
 800adf0:	f000 f9d8 	bl	800b1a4 <_printf_common>
 800adf4:	3001      	adds	r0, #1
 800adf6:	f040 8090 	bne.w	800af1a <_printf_float+0x1e2>
 800adfa:	f04f 30ff 	mov.w	r0, #4294967295
 800adfe:	b00d      	add	sp, #52	; 0x34
 800ae00:	ecbd 8b02 	vpop	{d8}
 800ae04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae08:	4642      	mov	r2, r8
 800ae0a:	464b      	mov	r3, r9
 800ae0c:	4640      	mov	r0, r8
 800ae0e:	4649      	mov	r1, r9
 800ae10:	f7f5 feb4 	bl	8000b7c <__aeabi_dcmpun>
 800ae14:	b140      	cbz	r0, 800ae28 <_printf_float+0xf0>
 800ae16:	464b      	mov	r3, r9
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	bfbc      	itt	lt
 800ae1c:	232d      	movlt	r3, #45	; 0x2d
 800ae1e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ae22:	487f      	ldr	r0, [pc, #508]	; (800b020 <_printf_float+0x2e8>)
 800ae24:	4b7f      	ldr	r3, [pc, #508]	; (800b024 <_printf_float+0x2ec>)
 800ae26:	e7d1      	b.n	800adcc <_printf_float+0x94>
 800ae28:	6863      	ldr	r3, [r4, #4]
 800ae2a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ae2e:	9206      	str	r2, [sp, #24]
 800ae30:	1c5a      	adds	r2, r3, #1
 800ae32:	d13f      	bne.n	800aeb4 <_printf_float+0x17c>
 800ae34:	2306      	movs	r3, #6
 800ae36:	6063      	str	r3, [r4, #4]
 800ae38:	9b05      	ldr	r3, [sp, #20]
 800ae3a:	6861      	ldr	r1, [r4, #4]
 800ae3c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ae40:	2300      	movs	r3, #0
 800ae42:	9303      	str	r3, [sp, #12]
 800ae44:	ab0a      	add	r3, sp, #40	; 0x28
 800ae46:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ae4a:	ab09      	add	r3, sp, #36	; 0x24
 800ae4c:	ec49 8b10 	vmov	d0, r8, r9
 800ae50:	9300      	str	r3, [sp, #0]
 800ae52:	6022      	str	r2, [r4, #0]
 800ae54:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ae58:	4628      	mov	r0, r5
 800ae5a:	f7ff fecd 	bl	800abf8 <__cvt>
 800ae5e:	9b06      	ldr	r3, [sp, #24]
 800ae60:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae62:	2b47      	cmp	r3, #71	; 0x47
 800ae64:	4680      	mov	r8, r0
 800ae66:	d108      	bne.n	800ae7a <_printf_float+0x142>
 800ae68:	1cc8      	adds	r0, r1, #3
 800ae6a:	db02      	blt.n	800ae72 <_printf_float+0x13a>
 800ae6c:	6863      	ldr	r3, [r4, #4]
 800ae6e:	4299      	cmp	r1, r3
 800ae70:	dd41      	ble.n	800aef6 <_printf_float+0x1be>
 800ae72:	f1ab 0b02 	sub.w	fp, fp, #2
 800ae76:	fa5f fb8b 	uxtb.w	fp, fp
 800ae7a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ae7e:	d820      	bhi.n	800aec2 <_printf_float+0x18a>
 800ae80:	3901      	subs	r1, #1
 800ae82:	465a      	mov	r2, fp
 800ae84:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ae88:	9109      	str	r1, [sp, #36]	; 0x24
 800ae8a:	f7ff ff17 	bl	800acbc <__exponent>
 800ae8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ae90:	1813      	adds	r3, r2, r0
 800ae92:	2a01      	cmp	r2, #1
 800ae94:	4681      	mov	r9, r0
 800ae96:	6123      	str	r3, [r4, #16]
 800ae98:	dc02      	bgt.n	800aea0 <_printf_float+0x168>
 800ae9a:	6822      	ldr	r2, [r4, #0]
 800ae9c:	07d2      	lsls	r2, r2, #31
 800ae9e:	d501      	bpl.n	800aea4 <_printf_float+0x16c>
 800aea0:	3301      	adds	r3, #1
 800aea2:	6123      	str	r3, [r4, #16]
 800aea4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d09c      	beq.n	800ade6 <_printf_float+0xae>
 800aeac:	232d      	movs	r3, #45	; 0x2d
 800aeae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aeb2:	e798      	b.n	800ade6 <_printf_float+0xae>
 800aeb4:	9a06      	ldr	r2, [sp, #24]
 800aeb6:	2a47      	cmp	r2, #71	; 0x47
 800aeb8:	d1be      	bne.n	800ae38 <_printf_float+0x100>
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d1bc      	bne.n	800ae38 <_printf_float+0x100>
 800aebe:	2301      	movs	r3, #1
 800aec0:	e7b9      	b.n	800ae36 <_printf_float+0xfe>
 800aec2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800aec6:	d118      	bne.n	800aefa <_printf_float+0x1c2>
 800aec8:	2900      	cmp	r1, #0
 800aeca:	6863      	ldr	r3, [r4, #4]
 800aecc:	dd0b      	ble.n	800aee6 <_printf_float+0x1ae>
 800aece:	6121      	str	r1, [r4, #16]
 800aed0:	b913      	cbnz	r3, 800aed8 <_printf_float+0x1a0>
 800aed2:	6822      	ldr	r2, [r4, #0]
 800aed4:	07d0      	lsls	r0, r2, #31
 800aed6:	d502      	bpl.n	800aede <_printf_float+0x1a6>
 800aed8:	3301      	adds	r3, #1
 800aeda:	440b      	add	r3, r1
 800aedc:	6123      	str	r3, [r4, #16]
 800aede:	65a1      	str	r1, [r4, #88]	; 0x58
 800aee0:	f04f 0900 	mov.w	r9, #0
 800aee4:	e7de      	b.n	800aea4 <_printf_float+0x16c>
 800aee6:	b913      	cbnz	r3, 800aeee <_printf_float+0x1b6>
 800aee8:	6822      	ldr	r2, [r4, #0]
 800aeea:	07d2      	lsls	r2, r2, #31
 800aeec:	d501      	bpl.n	800aef2 <_printf_float+0x1ba>
 800aeee:	3302      	adds	r3, #2
 800aef0:	e7f4      	b.n	800aedc <_printf_float+0x1a4>
 800aef2:	2301      	movs	r3, #1
 800aef4:	e7f2      	b.n	800aedc <_printf_float+0x1a4>
 800aef6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800aefa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800aefc:	4299      	cmp	r1, r3
 800aefe:	db05      	blt.n	800af0c <_printf_float+0x1d4>
 800af00:	6823      	ldr	r3, [r4, #0]
 800af02:	6121      	str	r1, [r4, #16]
 800af04:	07d8      	lsls	r0, r3, #31
 800af06:	d5ea      	bpl.n	800aede <_printf_float+0x1a6>
 800af08:	1c4b      	adds	r3, r1, #1
 800af0a:	e7e7      	b.n	800aedc <_printf_float+0x1a4>
 800af0c:	2900      	cmp	r1, #0
 800af0e:	bfd4      	ite	le
 800af10:	f1c1 0202 	rsble	r2, r1, #2
 800af14:	2201      	movgt	r2, #1
 800af16:	4413      	add	r3, r2
 800af18:	e7e0      	b.n	800aedc <_printf_float+0x1a4>
 800af1a:	6823      	ldr	r3, [r4, #0]
 800af1c:	055a      	lsls	r2, r3, #21
 800af1e:	d407      	bmi.n	800af30 <_printf_float+0x1f8>
 800af20:	6923      	ldr	r3, [r4, #16]
 800af22:	4642      	mov	r2, r8
 800af24:	4631      	mov	r1, r6
 800af26:	4628      	mov	r0, r5
 800af28:	47b8      	blx	r7
 800af2a:	3001      	adds	r0, #1
 800af2c:	d12c      	bne.n	800af88 <_printf_float+0x250>
 800af2e:	e764      	b.n	800adfa <_printf_float+0xc2>
 800af30:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800af34:	f240 80e0 	bls.w	800b0f8 <_printf_float+0x3c0>
 800af38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800af3c:	2200      	movs	r2, #0
 800af3e:	2300      	movs	r3, #0
 800af40:	f7f5 fdea 	bl	8000b18 <__aeabi_dcmpeq>
 800af44:	2800      	cmp	r0, #0
 800af46:	d034      	beq.n	800afb2 <_printf_float+0x27a>
 800af48:	4a37      	ldr	r2, [pc, #220]	; (800b028 <_printf_float+0x2f0>)
 800af4a:	2301      	movs	r3, #1
 800af4c:	4631      	mov	r1, r6
 800af4e:	4628      	mov	r0, r5
 800af50:	47b8      	blx	r7
 800af52:	3001      	adds	r0, #1
 800af54:	f43f af51 	beq.w	800adfa <_printf_float+0xc2>
 800af58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800af5c:	429a      	cmp	r2, r3
 800af5e:	db02      	blt.n	800af66 <_printf_float+0x22e>
 800af60:	6823      	ldr	r3, [r4, #0]
 800af62:	07d8      	lsls	r0, r3, #31
 800af64:	d510      	bpl.n	800af88 <_printf_float+0x250>
 800af66:	ee18 3a10 	vmov	r3, s16
 800af6a:	4652      	mov	r2, sl
 800af6c:	4631      	mov	r1, r6
 800af6e:	4628      	mov	r0, r5
 800af70:	47b8      	blx	r7
 800af72:	3001      	adds	r0, #1
 800af74:	f43f af41 	beq.w	800adfa <_printf_float+0xc2>
 800af78:	f04f 0800 	mov.w	r8, #0
 800af7c:	f104 091a 	add.w	r9, r4, #26
 800af80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af82:	3b01      	subs	r3, #1
 800af84:	4543      	cmp	r3, r8
 800af86:	dc09      	bgt.n	800af9c <_printf_float+0x264>
 800af88:	6823      	ldr	r3, [r4, #0]
 800af8a:	079b      	lsls	r3, r3, #30
 800af8c:	f100 8105 	bmi.w	800b19a <_printf_float+0x462>
 800af90:	68e0      	ldr	r0, [r4, #12]
 800af92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af94:	4298      	cmp	r0, r3
 800af96:	bfb8      	it	lt
 800af98:	4618      	movlt	r0, r3
 800af9a:	e730      	b.n	800adfe <_printf_float+0xc6>
 800af9c:	2301      	movs	r3, #1
 800af9e:	464a      	mov	r2, r9
 800afa0:	4631      	mov	r1, r6
 800afa2:	4628      	mov	r0, r5
 800afa4:	47b8      	blx	r7
 800afa6:	3001      	adds	r0, #1
 800afa8:	f43f af27 	beq.w	800adfa <_printf_float+0xc2>
 800afac:	f108 0801 	add.w	r8, r8, #1
 800afb0:	e7e6      	b.n	800af80 <_printf_float+0x248>
 800afb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	dc39      	bgt.n	800b02c <_printf_float+0x2f4>
 800afb8:	4a1b      	ldr	r2, [pc, #108]	; (800b028 <_printf_float+0x2f0>)
 800afba:	2301      	movs	r3, #1
 800afbc:	4631      	mov	r1, r6
 800afbe:	4628      	mov	r0, r5
 800afc0:	47b8      	blx	r7
 800afc2:	3001      	adds	r0, #1
 800afc4:	f43f af19 	beq.w	800adfa <_printf_float+0xc2>
 800afc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800afcc:	4313      	orrs	r3, r2
 800afce:	d102      	bne.n	800afd6 <_printf_float+0x29e>
 800afd0:	6823      	ldr	r3, [r4, #0]
 800afd2:	07d9      	lsls	r1, r3, #31
 800afd4:	d5d8      	bpl.n	800af88 <_printf_float+0x250>
 800afd6:	ee18 3a10 	vmov	r3, s16
 800afda:	4652      	mov	r2, sl
 800afdc:	4631      	mov	r1, r6
 800afde:	4628      	mov	r0, r5
 800afe0:	47b8      	blx	r7
 800afe2:	3001      	adds	r0, #1
 800afe4:	f43f af09 	beq.w	800adfa <_printf_float+0xc2>
 800afe8:	f04f 0900 	mov.w	r9, #0
 800afec:	f104 0a1a 	add.w	sl, r4, #26
 800aff0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aff2:	425b      	negs	r3, r3
 800aff4:	454b      	cmp	r3, r9
 800aff6:	dc01      	bgt.n	800affc <_printf_float+0x2c4>
 800aff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800affa:	e792      	b.n	800af22 <_printf_float+0x1ea>
 800affc:	2301      	movs	r3, #1
 800affe:	4652      	mov	r2, sl
 800b000:	4631      	mov	r1, r6
 800b002:	4628      	mov	r0, r5
 800b004:	47b8      	blx	r7
 800b006:	3001      	adds	r0, #1
 800b008:	f43f aef7 	beq.w	800adfa <_printf_float+0xc2>
 800b00c:	f109 0901 	add.w	r9, r9, #1
 800b010:	e7ee      	b.n	800aff0 <_printf_float+0x2b8>
 800b012:	bf00      	nop
 800b014:	7fefffff 	.word	0x7fefffff
 800b018:	08010034 	.word	0x08010034
 800b01c:	08010038 	.word	0x08010038
 800b020:	08010040 	.word	0x08010040
 800b024:	0801003c 	.word	0x0801003c
 800b028:	08010044 	.word	0x08010044
 800b02c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b02e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b030:	429a      	cmp	r2, r3
 800b032:	bfa8      	it	ge
 800b034:	461a      	movge	r2, r3
 800b036:	2a00      	cmp	r2, #0
 800b038:	4691      	mov	r9, r2
 800b03a:	dc37      	bgt.n	800b0ac <_printf_float+0x374>
 800b03c:	f04f 0b00 	mov.w	fp, #0
 800b040:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b044:	f104 021a 	add.w	r2, r4, #26
 800b048:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b04a:	9305      	str	r3, [sp, #20]
 800b04c:	eba3 0309 	sub.w	r3, r3, r9
 800b050:	455b      	cmp	r3, fp
 800b052:	dc33      	bgt.n	800b0bc <_printf_float+0x384>
 800b054:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b058:	429a      	cmp	r2, r3
 800b05a:	db3b      	blt.n	800b0d4 <_printf_float+0x39c>
 800b05c:	6823      	ldr	r3, [r4, #0]
 800b05e:	07da      	lsls	r2, r3, #31
 800b060:	d438      	bmi.n	800b0d4 <_printf_float+0x39c>
 800b062:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b064:	9a05      	ldr	r2, [sp, #20]
 800b066:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b068:	1a9a      	subs	r2, r3, r2
 800b06a:	eba3 0901 	sub.w	r9, r3, r1
 800b06e:	4591      	cmp	r9, r2
 800b070:	bfa8      	it	ge
 800b072:	4691      	movge	r9, r2
 800b074:	f1b9 0f00 	cmp.w	r9, #0
 800b078:	dc35      	bgt.n	800b0e6 <_printf_float+0x3ae>
 800b07a:	f04f 0800 	mov.w	r8, #0
 800b07e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b082:	f104 0a1a 	add.w	sl, r4, #26
 800b086:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b08a:	1a9b      	subs	r3, r3, r2
 800b08c:	eba3 0309 	sub.w	r3, r3, r9
 800b090:	4543      	cmp	r3, r8
 800b092:	f77f af79 	ble.w	800af88 <_printf_float+0x250>
 800b096:	2301      	movs	r3, #1
 800b098:	4652      	mov	r2, sl
 800b09a:	4631      	mov	r1, r6
 800b09c:	4628      	mov	r0, r5
 800b09e:	47b8      	blx	r7
 800b0a0:	3001      	adds	r0, #1
 800b0a2:	f43f aeaa 	beq.w	800adfa <_printf_float+0xc2>
 800b0a6:	f108 0801 	add.w	r8, r8, #1
 800b0aa:	e7ec      	b.n	800b086 <_printf_float+0x34e>
 800b0ac:	4613      	mov	r3, r2
 800b0ae:	4631      	mov	r1, r6
 800b0b0:	4642      	mov	r2, r8
 800b0b2:	4628      	mov	r0, r5
 800b0b4:	47b8      	blx	r7
 800b0b6:	3001      	adds	r0, #1
 800b0b8:	d1c0      	bne.n	800b03c <_printf_float+0x304>
 800b0ba:	e69e      	b.n	800adfa <_printf_float+0xc2>
 800b0bc:	2301      	movs	r3, #1
 800b0be:	4631      	mov	r1, r6
 800b0c0:	4628      	mov	r0, r5
 800b0c2:	9205      	str	r2, [sp, #20]
 800b0c4:	47b8      	blx	r7
 800b0c6:	3001      	adds	r0, #1
 800b0c8:	f43f ae97 	beq.w	800adfa <_printf_float+0xc2>
 800b0cc:	9a05      	ldr	r2, [sp, #20]
 800b0ce:	f10b 0b01 	add.w	fp, fp, #1
 800b0d2:	e7b9      	b.n	800b048 <_printf_float+0x310>
 800b0d4:	ee18 3a10 	vmov	r3, s16
 800b0d8:	4652      	mov	r2, sl
 800b0da:	4631      	mov	r1, r6
 800b0dc:	4628      	mov	r0, r5
 800b0de:	47b8      	blx	r7
 800b0e0:	3001      	adds	r0, #1
 800b0e2:	d1be      	bne.n	800b062 <_printf_float+0x32a>
 800b0e4:	e689      	b.n	800adfa <_printf_float+0xc2>
 800b0e6:	9a05      	ldr	r2, [sp, #20]
 800b0e8:	464b      	mov	r3, r9
 800b0ea:	4442      	add	r2, r8
 800b0ec:	4631      	mov	r1, r6
 800b0ee:	4628      	mov	r0, r5
 800b0f0:	47b8      	blx	r7
 800b0f2:	3001      	adds	r0, #1
 800b0f4:	d1c1      	bne.n	800b07a <_printf_float+0x342>
 800b0f6:	e680      	b.n	800adfa <_printf_float+0xc2>
 800b0f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b0fa:	2a01      	cmp	r2, #1
 800b0fc:	dc01      	bgt.n	800b102 <_printf_float+0x3ca>
 800b0fe:	07db      	lsls	r3, r3, #31
 800b100:	d538      	bpl.n	800b174 <_printf_float+0x43c>
 800b102:	2301      	movs	r3, #1
 800b104:	4642      	mov	r2, r8
 800b106:	4631      	mov	r1, r6
 800b108:	4628      	mov	r0, r5
 800b10a:	47b8      	blx	r7
 800b10c:	3001      	adds	r0, #1
 800b10e:	f43f ae74 	beq.w	800adfa <_printf_float+0xc2>
 800b112:	ee18 3a10 	vmov	r3, s16
 800b116:	4652      	mov	r2, sl
 800b118:	4631      	mov	r1, r6
 800b11a:	4628      	mov	r0, r5
 800b11c:	47b8      	blx	r7
 800b11e:	3001      	adds	r0, #1
 800b120:	f43f ae6b 	beq.w	800adfa <_printf_float+0xc2>
 800b124:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b128:	2200      	movs	r2, #0
 800b12a:	2300      	movs	r3, #0
 800b12c:	f7f5 fcf4 	bl	8000b18 <__aeabi_dcmpeq>
 800b130:	b9d8      	cbnz	r0, 800b16a <_printf_float+0x432>
 800b132:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b134:	f108 0201 	add.w	r2, r8, #1
 800b138:	3b01      	subs	r3, #1
 800b13a:	4631      	mov	r1, r6
 800b13c:	4628      	mov	r0, r5
 800b13e:	47b8      	blx	r7
 800b140:	3001      	adds	r0, #1
 800b142:	d10e      	bne.n	800b162 <_printf_float+0x42a>
 800b144:	e659      	b.n	800adfa <_printf_float+0xc2>
 800b146:	2301      	movs	r3, #1
 800b148:	4652      	mov	r2, sl
 800b14a:	4631      	mov	r1, r6
 800b14c:	4628      	mov	r0, r5
 800b14e:	47b8      	blx	r7
 800b150:	3001      	adds	r0, #1
 800b152:	f43f ae52 	beq.w	800adfa <_printf_float+0xc2>
 800b156:	f108 0801 	add.w	r8, r8, #1
 800b15a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b15c:	3b01      	subs	r3, #1
 800b15e:	4543      	cmp	r3, r8
 800b160:	dcf1      	bgt.n	800b146 <_printf_float+0x40e>
 800b162:	464b      	mov	r3, r9
 800b164:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b168:	e6dc      	b.n	800af24 <_printf_float+0x1ec>
 800b16a:	f04f 0800 	mov.w	r8, #0
 800b16e:	f104 0a1a 	add.w	sl, r4, #26
 800b172:	e7f2      	b.n	800b15a <_printf_float+0x422>
 800b174:	2301      	movs	r3, #1
 800b176:	4642      	mov	r2, r8
 800b178:	e7df      	b.n	800b13a <_printf_float+0x402>
 800b17a:	2301      	movs	r3, #1
 800b17c:	464a      	mov	r2, r9
 800b17e:	4631      	mov	r1, r6
 800b180:	4628      	mov	r0, r5
 800b182:	47b8      	blx	r7
 800b184:	3001      	adds	r0, #1
 800b186:	f43f ae38 	beq.w	800adfa <_printf_float+0xc2>
 800b18a:	f108 0801 	add.w	r8, r8, #1
 800b18e:	68e3      	ldr	r3, [r4, #12]
 800b190:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b192:	1a5b      	subs	r3, r3, r1
 800b194:	4543      	cmp	r3, r8
 800b196:	dcf0      	bgt.n	800b17a <_printf_float+0x442>
 800b198:	e6fa      	b.n	800af90 <_printf_float+0x258>
 800b19a:	f04f 0800 	mov.w	r8, #0
 800b19e:	f104 0919 	add.w	r9, r4, #25
 800b1a2:	e7f4      	b.n	800b18e <_printf_float+0x456>

0800b1a4 <_printf_common>:
 800b1a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b1a8:	4616      	mov	r6, r2
 800b1aa:	4699      	mov	r9, r3
 800b1ac:	688a      	ldr	r2, [r1, #8]
 800b1ae:	690b      	ldr	r3, [r1, #16]
 800b1b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	bfb8      	it	lt
 800b1b8:	4613      	movlt	r3, r2
 800b1ba:	6033      	str	r3, [r6, #0]
 800b1bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b1c0:	4607      	mov	r7, r0
 800b1c2:	460c      	mov	r4, r1
 800b1c4:	b10a      	cbz	r2, 800b1ca <_printf_common+0x26>
 800b1c6:	3301      	adds	r3, #1
 800b1c8:	6033      	str	r3, [r6, #0]
 800b1ca:	6823      	ldr	r3, [r4, #0]
 800b1cc:	0699      	lsls	r1, r3, #26
 800b1ce:	bf42      	ittt	mi
 800b1d0:	6833      	ldrmi	r3, [r6, #0]
 800b1d2:	3302      	addmi	r3, #2
 800b1d4:	6033      	strmi	r3, [r6, #0]
 800b1d6:	6825      	ldr	r5, [r4, #0]
 800b1d8:	f015 0506 	ands.w	r5, r5, #6
 800b1dc:	d106      	bne.n	800b1ec <_printf_common+0x48>
 800b1de:	f104 0a19 	add.w	sl, r4, #25
 800b1e2:	68e3      	ldr	r3, [r4, #12]
 800b1e4:	6832      	ldr	r2, [r6, #0]
 800b1e6:	1a9b      	subs	r3, r3, r2
 800b1e8:	42ab      	cmp	r3, r5
 800b1ea:	dc26      	bgt.n	800b23a <_printf_common+0x96>
 800b1ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b1f0:	1e13      	subs	r3, r2, #0
 800b1f2:	6822      	ldr	r2, [r4, #0]
 800b1f4:	bf18      	it	ne
 800b1f6:	2301      	movne	r3, #1
 800b1f8:	0692      	lsls	r2, r2, #26
 800b1fa:	d42b      	bmi.n	800b254 <_printf_common+0xb0>
 800b1fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b200:	4649      	mov	r1, r9
 800b202:	4638      	mov	r0, r7
 800b204:	47c0      	blx	r8
 800b206:	3001      	adds	r0, #1
 800b208:	d01e      	beq.n	800b248 <_printf_common+0xa4>
 800b20a:	6823      	ldr	r3, [r4, #0]
 800b20c:	68e5      	ldr	r5, [r4, #12]
 800b20e:	6832      	ldr	r2, [r6, #0]
 800b210:	f003 0306 	and.w	r3, r3, #6
 800b214:	2b04      	cmp	r3, #4
 800b216:	bf08      	it	eq
 800b218:	1aad      	subeq	r5, r5, r2
 800b21a:	68a3      	ldr	r3, [r4, #8]
 800b21c:	6922      	ldr	r2, [r4, #16]
 800b21e:	bf0c      	ite	eq
 800b220:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b224:	2500      	movne	r5, #0
 800b226:	4293      	cmp	r3, r2
 800b228:	bfc4      	itt	gt
 800b22a:	1a9b      	subgt	r3, r3, r2
 800b22c:	18ed      	addgt	r5, r5, r3
 800b22e:	2600      	movs	r6, #0
 800b230:	341a      	adds	r4, #26
 800b232:	42b5      	cmp	r5, r6
 800b234:	d11a      	bne.n	800b26c <_printf_common+0xc8>
 800b236:	2000      	movs	r0, #0
 800b238:	e008      	b.n	800b24c <_printf_common+0xa8>
 800b23a:	2301      	movs	r3, #1
 800b23c:	4652      	mov	r2, sl
 800b23e:	4649      	mov	r1, r9
 800b240:	4638      	mov	r0, r7
 800b242:	47c0      	blx	r8
 800b244:	3001      	adds	r0, #1
 800b246:	d103      	bne.n	800b250 <_printf_common+0xac>
 800b248:	f04f 30ff 	mov.w	r0, #4294967295
 800b24c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b250:	3501      	adds	r5, #1
 800b252:	e7c6      	b.n	800b1e2 <_printf_common+0x3e>
 800b254:	18e1      	adds	r1, r4, r3
 800b256:	1c5a      	adds	r2, r3, #1
 800b258:	2030      	movs	r0, #48	; 0x30
 800b25a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b25e:	4422      	add	r2, r4
 800b260:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b264:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b268:	3302      	adds	r3, #2
 800b26a:	e7c7      	b.n	800b1fc <_printf_common+0x58>
 800b26c:	2301      	movs	r3, #1
 800b26e:	4622      	mov	r2, r4
 800b270:	4649      	mov	r1, r9
 800b272:	4638      	mov	r0, r7
 800b274:	47c0      	blx	r8
 800b276:	3001      	adds	r0, #1
 800b278:	d0e6      	beq.n	800b248 <_printf_common+0xa4>
 800b27a:	3601      	adds	r6, #1
 800b27c:	e7d9      	b.n	800b232 <_printf_common+0x8e>
	...

0800b280 <_printf_i>:
 800b280:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b284:	7e0f      	ldrb	r7, [r1, #24]
 800b286:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b288:	2f78      	cmp	r7, #120	; 0x78
 800b28a:	4691      	mov	r9, r2
 800b28c:	4680      	mov	r8, r0
 800b28e:	460c      	mov	r4, r1
 800b290:	469a      	mov	sl, r3
 800b292:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b296:	d807      	bhi.n	800b2a8 <_printf_i+0x28>
 800b298:	2f62      	cmp	r7, #98	; 0x62
 800b29a:	d80a      	bhi.n	800b2b2 <_printf_i+0x32>
 800b29c:	2f00      	cmp	r7, #0
 800b29e:	f000 80d8 	beq.w	800b452 <_printf_i+0x1d2>
 800b2a2:	2f58      	cmp	r7, #88	; 0x58
 800b2a4:	f000 80a3 	beq.w	800b3ee <_printf_i+0x16e>
 800b2a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b2ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b2b0:	e03a      	b.n	800b328 <_printf_i+0xa8>
 800b2b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b2b6:	2b15      	cmp	r3, #21
 800b2b8:	d8f6      	bhi.n	800b2a8 <_printf_i+0x28>
 800b2ba:	a101      	add	r1, pc, #4	; (adr r1, 800b2c0 <_printf_i+0x40>)
 800b2bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b2c0:	0800b319 	.word	0x0800b319
 800b2c4:	0800b32d 	.word	0x0800b32d
 800b2c8:	0800b2a9 	.word	0x0800b2a9
 800b2cc:	0800b2a9 	.word	0x0800b2a9
 800b2d0:	0800b2a9 	.word	0x0800b2a9
 800b2d4:	0800b2a9 	.word	0x0800b2a9
 800b2d8:	0800b32d 	.word	0x0800b32d
 800b2dc:	0800b2a9 	.word	0x0800b2a9
 800b2e0:	0800b2a9 	.word	0x0800b2a9
 800b2e4:	0800b2a9 	.word	0x0800b2a9
 800b2e8:	0800b2a9 	.word	0x0800b2a9
 800b2ec:	0800b439 	.word	0x0800b439
 800b2f0:	0800b35d 	.word	0x0800b35d
 800b2f4:	0800b41b 	.word	0x0800b41b
 800b2f8:	0800b2a9 	.word	0x0800b2a9
 800b2fc:	0800b2a9 	.word	0x0800b2a9
 800b300:	0800b45b 	.word	0x0800b45b
 800b304:	0800b2a9 	.word	0x0800b2a9
 800b308:	0800b35d 	.word	0x0800b35d
 800b30c:	0800b2a9 	.word	0x0800b2a9
 800b310:	0800b2a9 	.word	0x0800b2a9
 800b314:	0800b423 	.word	0x0800b423
 800b318:	682b      	ldr	r3, [r5, #0]
 800b31a:	1d1a      	adds	r2, r3, #4
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	602a      	str	r2, [r5, #0]
 800b320:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b324:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b328:	2301      	movs	r3, #1
 800b32a:	e0a3      	b.n	800b474 <_printf_i+0x1f4>
 800b32c:	6820      	ldr	r0, [r4, #0]
 800b32e:	6829      	ldr	r1, [r5, #0]
 800b330:	0606      	lsls	r6, r0, #24
 800b332:	f101 0304 	add.w	r3, r1, #4
 800b336:	d50a      	bpl.n	800b34e <_printf_i+0xce>
 800b338:	680e      	ldr	r6, [r1, #0]
 800b33a:	602b      	str	r3, [r5, #0]
 800b33c:	2e00      	cmp	r6, #0
 800b33e:	da03      	bge.n	800b348 <_printf_i+0xc8>
 800b340:	232d      	movs	r3, #45	; 0x2d
 800b342:	4276      	negs	r6, r6
 800b344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b348:	485e      	ldr	r0, [pc, #376]	; (800b4c4 <_printf_i+0x244>)
 800b34a:	230a      	movs	r3, #10
 800b34c:	e019      	b.n	800b382 <_printf_i+0x102>
 800b34e:	680e      	ldr	r6, [r1, #0]
 800b350:	602b      	str	r3, [r5, #0]
 800b352:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b356:	bf18      	it	ne
 800b358:	b236      	sxthne	r6, r6
 800b35a:	e7ef      	b.n	800b33c <_printf_i+0xbc>
 800b35c:	682b      	ldr	r3, [r5, #0]
 800b35e:	6820      	ldr	r0, [r4, #0]
 800b360:	1d19      	adds	r1, r3, #4
 800b362:	6029      	str	r1, [r5, #0]
 800b364:	0601      	lsls	r1, r0, #24
 800b366:	d501      	bpl.n	800b36c <_printf_i+0xec>
 800b368:	681e      	ldr	r6, [r3, #0]
 800b36a:	e002      	b.n	800b372 <_printf_i+0xf2>
 800b36c:	0646      	lsls	r6, r0, #25
 800b36e:	d5fb      	bpl.n	800b368 <_printf_i+0xe8>
 800b370:	881e      	ldrh	r6, [r3, #0]
 800b372:	4854      	ldr	r0, [pc, #336]	; (800b4c4 <_printf_i+0x244>)
 800b374:	2f6f      	cmp	r7, #111	; 0x6f
 800b376:	bf0c      	ite	eq
 800b378:	2308      	moveq	r3, #8
 800b37a:	230a      	movne	r3, #10
 800b37c:	2100      	movs	r1, #0
 800b37e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b382:	6865      	ldr	r5, [r4, #4]
 800b384:	60a5      	str	r5, [r4, #8]
 800b386:	2d00      	cmp	r5, #0
 800b388:	bfa2      	ittt	ge
 800b38a:	6821      	ldrge	r1, [r4, #0]
 800b38c:	f021 0104 	bicge.w	r1, r1, #4
 800b390:	6021      	strge	r1, [r4, #0]
 800b392:	b90e      	cbnz	r6, 800b398 <_printf_i+0x118>
 800b394:	2d00      	cmp	r5, #0
 800b396:	d04d      	beq.n	800b434 <_printf_i+0x1b4>
 800b398:	4615      	mov	r5, r2
 800b39a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b39e:	fb03 6711 	mls	r7, r3, r1, r6
 800b3a2:	5dc7      	ldrb	r7, [r0, r7]
 800b3a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b3a8:	4637      	mov	r7, r6
 800b3aa:	42bb      	cmp	r3, r7
 800b3ac:	460e      	mov	r6, r1
 800b3ae:	d9f4      	bls.n	800b39a <_printf_i+0x11a>
 800b3b0:	2b08      	cmp	r3, #8
 800b3b2:	d10b      	bne.n	800b3cc <_printf_i+0x14c>
 800b3b4:	6823      	ldr	r3, [r4, #0]
 800b3b6:	07de      	lsls	r6, r3, #31
 800b3b8:	d508      	bpl.n	800b3cc <_printf_i+0x14c>
 800b3ba:	6923      	ldr	r3, [r4, #16]
 800b3bc:	6861      	ldr	r1, [r4, #4]
 800b3be:	4299      	cmp	r1, r3
 800b3c0:	bfde      	ittt	le
 800b3c2:	2330      	movle	r3, #48	; 0x30
 800b3c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b3c8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b3cc:	1b52      	subs	r2, r2, r5
 800b3ce:	6122      	str	r2, [r4, #16]
 800b3d0:	f8cd a000 	str.w	sl, [sp]
 800b3d4:	464b      	mov	r3, r9
 800b3d6:	aa03      	add	r2, sp, #12
 800b3d8:	4621      	mov	r1, r4
 800b3da:	4640      	mov	r0, r8
 800b3dc:	f7ff fee2 	bl	800b1a4 <_printf_common>
 800b3e0:	3001      	adds	r0, #1
 800b3e2:	d14c      	bne.n	800b47e <_printf_i+0x1fe>
 800b3e4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3e8:	b004      	add	sp, #16
 800b3ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3ee:	4835      	ldr	r0, [pc, #212]	; (800b4c4 <_printf_i+0x244>)
 800b3f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b3f4:	6829      	ldr	r1, [r5, #0]
 800b3f6:	6823      	ldr	r3, [r4, #0]
 800b3f8:	f851 6b04 	ldr.w	r6, [r1], #4
 800b3fc:	6029      	str	r1, [r5, #0]
 800b3fe:	061d      	lsls	r5, r3, #24
 800b400:	d514      	bpl.n	800b42c <_printf_i+0x1ac>
 800b402:	07df      	lsls	r7, r3, #31
 800b404:	bf44      	itt	mi
 800b406:	f043 0320 	orrmi.w	r3, r3, #32
 800b40a:	6023      	strmi	r3, [r4, #0]
 800b40c:	b91e      	cbnz	r6, 800b416 <_printf_i+0x196>
 800b40e:	6823      	ldr	r3, [r4, #0]
 800b410:	f023 0320 	bic.w	r3, r3, #32
 800b414:	6023      	str	r3, [r4, #0]
 800b416:	2310      	movs	r3, #16
 800b418:	e7b0      	b.n	800b37c <_printf_i+0xfc>
 800b41a:	6823      	ldr	r3, [r4, #0]
 800b41c:	f043 0320 	orr.w	r3, r3, #32
 800b420:	6023      	str	r3, [r4, #0]
 800b422:	2378      	movs	r3, #120	; 0x78
 800b424:	4828      	ldr	r0, [pc, #160]	; (800b4c8 <_printf_i+0x248>)
 800b426:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b42a:	e7e3      	b.n	800b3f4 <_printf_i+0x174>
 800b42c:	0659      	lsls	r1, r3, #25
 800b42e:	bf48      	it	mi
 800b430:	b2b6      	uxthmi	r6, r6
 800b432:	e7e6      	b.n	800b402 <_printf_i+0x182>
 800b434:	4615      	mov	r5, r2
 800b436:	e7bb      	b.n	800b3b0 <_printf_i+0x130>
 800b438:	682b      	ldr	r3, [r5, #0]
 800b43a:	6826      	ldr	r6, [r4, #0]
 800b43c:	6961      	ldr	r1, [r4, #20]
 800b43e:	1d18      	adds	r0, r3, #4
 800b440:	6028      	str	r0, [r5, #0]
 800b442:	0635      	lsls	r5, r6, #24
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	d501      	bpl.n	800b44c <_printf_i+0x1cc>
 800b448:	6019      	str	r1, [r3, #0]
 800b44a:	e002      	b.n	800b452 <_printf_i+0x1d2>
 800b44c:	0670      	lsls	r0, r6, #25
 800b44e:	d5fb      	bpl.n	800b448 <_printf_i+0x1c8>
 800b450:	8019      	strh	r1, [r3, #0]
 800b452:	2300      	movs	r3, #0
 800b454:	6123      	str	r3, [r4, #16]
 800b456:	4615      	mov	r5, r2
 800b458:	e7ba      	b.n	800b3d0 <_printf_i+0x150>
 800b45a:	682b      	ldr	r3, [r5, #0]
 800b45c:	1d1a      	adds	r2, r3, #4
 800b45e:	602a      	str	r2, [r5, #0]
 800b460:	681d      	ldr	r5, [r3, #0]
 800b462:	6862      	ldr	r2, [r4, #4]
 800b464:	2100      	movs	r1, #0
 800b466:	4628      	mov	r0, r5
 800b468:	f7f4 fee2 	bl	8000230 <memchr>
 800b46c:	b108      	cbz	r0, 800b472 <_printf_i+0x1f2>
 800b46e:	1b40      	subs	r0, r0, r5
 800b470:	6060      	str	r0, [r4, #4]
 800b472:	6863      	ldr	r3, [r4, #4]
 800b474:	6123      	str	r3, [r4, #16]
 800b476:	2300      	movs	r3, #0
 800b478:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b47c:	e7a8      	b.n	800b3d0 <_printf_i+0x150>
 800b47e:	6923      	ldr	r3, [r4, #16]
 800b480:	462a      	mov	r2, r5
 800b482:	4649      	mov	r1, r9
 800b484:	4640      	mov	r0, r8
 800b486:	47d0      	blx	sl
 800b488:	3001      	adds	r0, #1
 800b48a:	d0ab      	beq.n	800b3e4 <_printf_i+0x164>
 800b48c:	6823      	ldr	r3, [r4, #0]
 800b48e:	079b      	lsls	r3, r3, #30
 800b490:	d413      	bmi.n	800b4ba <_printf_i+0x23a>
 800b492:	68e0      	ldr	r0, [r4, #12]
 800b494:	9b03      	ldr	r3, [sp, #12]
 800b496:	4298      	cmp	r0, r3
 800b498:	bfb8      	it	lt
 800b49a:	4618      	movlt	r0, r3
 800b49c:	e7a4      	b.n	800b3e8 <_printf_i+0x168>
 800b49e:	2301      	movs	r3, #1
 800b4a0:	4632      	mov	r2, r6
 800b4a2:	4649      	mov	r1, r9
 800b4a4:	4640      	mov	r0, r8
 800b4a6:	47d0      	blx	sl
 800b4a8:	3001      	adds	r0, #1
 800b4aa:	d09b      	beq.n	800b3e4 <_printf_i+0x164>
 800b4ac:	3501      	adds	r5, #1
 800b4ae:	68e3      	ldr	r3, [r4, #12]
 800b4b0:	9903      	ldr	r1, [sp, #12]
 800b4b2:	1a5b      	subs	r3, r3, r1
 800b4b4:	42ab      	cmp	r3, r5
 800b4b6:	dcf2      	bgt.n	800b49e <_printf_i+0x21e>
 800b4b8:	e7eb      	b.n	800b492 <_printf_i+0x212>
 800b4ba:	2500      	movs	r5, #0
 800b4bc:	f104 0619 	add.w	r6, r4, #25
 800b4c0:	e7f5      	b.n	800b4ae <_printf_i+0x22e>
 800b4c2:	bf00      	nop
 800b4c4:	08010046 	.word	0x08010046
 800b4c8:	08010057 	.word	0x08010057

0800b4cc <_scanf_float>:
 800b4cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4d0:	b087      	sub	sp, #28
 800b4d2:	4617      	mov	r7, r2
 800b4d4:	9303      	str	r3, [sp, #12]
 800b4d6:	688b      	ldr	r3, [r1, #8]
 800b4d8:	1e5a      	subs	r2, r3, #1
 800b4da:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b4de:	bf83      	ittte	hi
 800b4e0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b4e4:	195b      	addhi	r3, r3, r5
 800b4e6:	9302      	strhi	r3, [sp, #8]
 800b4e8:	2300      	movls	r3, #0
 800b4ea:	bf86      	itte	hi
 800b4ec:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b4f0:	608b      	strhi	r3, [r1, #8]
 800b4f2:	9302      	strls	r3, [sp, #8]
 800b4f4:	680b      	ldr	r3, [r1, #0]
 800b4f6:	468b      	mov	fp, r1
 800b4f8:	2500      	movs	r5, #0
 800b4fa:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b4fe:	f84b 3b1c 	str.w	r3, [fp], #28
 800b502:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b506:	4680      	mov	r8, r0
 800b508:	460c      	mov	r4, r1
 800b50a:	465e      	mov	r6, fp
 800b50c:	46aa      	mov	sl, r5
 800b50e:	46a9      	mov	r9, r5
 800b510:	9501      	str	r5, [sp, #4]
 800b512:	68a2      	ldr	r2, [r4, #8]
 800b514:	b152      	cbz	r2, 800b52c <_scanf_float+0x60>
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	781b      	ldrb	r3, [r3, #0]
 800b51a:	2b4e      	cmp	r3, #78	; 0x4e
 800b51c:	d864      	bhi.n	800b5e8 <_scanf_float+0x11c>
 800b51e:	2b40      	cmp	r3, #64	; 0x40
 800b520:	d83c      	bhi.n	800b59c <_scanf_float+0xd0>
 800b522:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b526:	b2c8      	uxtb	r0, r1
 800b528:	280e      	cmp	r0, #14
 800b52a:	d93a      	bls.n	800b5a2 <_scanf_float+0xd6>
 800b52c:	f1b9 0f00 	cmp.w	r9, #0
 800b530:	d003      	beq.n	800b53a <_scanf_float+0x6e>
 800b532:	6823      	ldr	r3, [r4, #0]
 800b534:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b538:	6023      	str	r3, [r4, #0]
 800b53a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b53e:	f1ba 0f01 	cmp.w	sl, #1
 800b542:	f200 8113 	bhi.w	800b76c <_scanf_float+0x2a0>
 800b546:	455e      	cmp	r6, fp
 800b548:	f200 8105 	bhi.w	800b756 <_scanf_float+0x28a>
 800b54c:	2501      	movs	r5, #1
 800b54e:	4628      	mov	r0, r5
 800b550:	b007      	add	sp, #28
 800b552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b556:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b55a:	2a0d      	cmp	r2, #13
 800b55c:	d8e6      	bhi.n	800b52c <_scanf_float+0x60>
 800b55e:	a101      	add	r1, pc, #4	; (adr r1, 800b564 <_scanf_float+0x98>)
 800b560:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b564:	0800b6a3 	.word	0x0800b6a3
 800b568:	0800b52d 	.word	0x0800b52d
 800b56c:	0800b52d 	.word	0x0800b52d
 800b570:	0800b52d 	.word	0x0800b52d
 800b574:	0800b703 	.word	0x0800b703
 800b578:	0800b6db 	.word	0x0800b6db
 800b57c:	0800b52d 	.word	0x0800b52d
 800b580:	0800b52d 	.word	0x0800b52d
 800b584:	0800b6b1 	.word	0x0800b6b1
 800b588:	0800b52d 	.word	0x0800b52d
 800b58c:	0800b52d 	.word	0x0800b52d
 800b590:	0800b52d 	.word	0x0800b52d
 800b594:	0800b52d 	.word	0x0800b52d
 800b598:	0800b669 	.word	0x0800b669
 800b59c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b5a0:	e7db      	b.n	800b55a <_scanf_float+0x8e>
 800b5a2:	290e      	cmp	r1, #14
 800b5a4:	d8c2      	bhi.n	800b52c <_scanf_float+0x60>
 800b5a6:	a001      	add	r0, pc, #4	; (adr r0, 800b5ac <_scanf_float+0xe0>)
 800b5a8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b5ac:	0800b65b 	.word	0x0800b65b
 800b5b0:	0800b52d 	.word	0x0800b52d
 800b5b4:	0800b65b 	.word	0x0800b65b
 800b5b8:	0800b6ef 	.word	0x0800b6ef
 800b5bc:	0800b52d 	.word	0x0800b52d
 800b5c0:	0800b609 	.word	0x0800b609
 800b5c4:	0800b645 	.word	0x0800b645
 800b5c8:	0800b645 	.word	0x0800b645
 800b5cc:	0800b645 	.word	0x0800b645
 800b5d0:	0800b645 	.word	0x0800b645
 800b5d4:	0800b645 	.word	0x0800b645
 800b5d8:	0800b645 	.word	0x0800b645
 800b5dc:	0800b645 	.word	0x0800b645
 800b5e0:	0800b645 	.word	0x0800b645
 800b5e4:	0800b645 	.word	0x0800b645
 800b5e8:	2b6e      	cmp	r3, #110	; 0x6e
 800b5ea:	d809      	bhi.n	800b600 <_scanf_float+0x134>
 800b5ec:	2b60      	cmp	r3, #96	; 0x60
 800b5ee:	d8b2      	bhi.n	800b556 <_scanf_float+0x8a>
 800b5f0:	2b54      	cmp	r3, #84	; 0x54
 800b5f2:	d077      	beq.n	800b6e4 <_scanf_float+0x218>
 800b5f4:	2b59      	cmp	r3, #89	; 0x59
 800b5f6:	d199      	bne.n	800b52c <_scanf_float+0x60>
 800b5f8:	2d07      	cmp	r5, #7
 800b5fa:	d197      	bne.n	800b52c <_scanf_float+0x60>
 800b5fc:	2508      	movs	r5, #8
 800b5fe:	e029      	b.n	800b654 <_scanf_float+0x188>
 800b600:	2b74      	cmp	r3, #116	; 0x74
 800b602:	d06f      	beq.n	800b6e4 <_scanf_float+0x218>
 800b604:	2b79      	cmp	r3, #121	; 0x79
 800b606:	e7f6      	b.n	800b5f6 <_scanf_float+0x12a>
 800b608:	6821      	ldr	r1, [r4, #0]
 800b60a:	05c8      	lsls	r0, r1, #23
 800b60c:	d51a      	bpl.n	800b644 <_scanf_float+0x178>
 800b60e:	9b02      	ldr	r3, [sp, #8]
 800b610:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b614:	6021      	str	r1, [r4, #0]
 800b616:	f109 0901 	add.w	r9, r9, #1
 800b61a:	b11b      	cbz	r3, 800b624 <_scanf_float+0x158>
 800b61c:	3b01      	subs	r3, #1
 800b61e:	3201      	adds	r2, #1
 800b620:	9302      	str	r3, [sp, #8]
 800b622:	60a2      	str	r2, [r4, #8]
 800b624:	68a3      	ldr	r3, [r4, #8]
 800b626:	3b01      	subs	r3, #1
 800b628:	60a3      	str	r3, [r4, #8]
 800b62a:	6923      	ldr	r3, [r4, #16]
 800b62c:	3301      	adds	r3, #1
 800b62e:	6123      	str	r3, [r4, #16]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	3b01      	subs	r3, #1
 800b634:	2b00      	cmp	r3, #0
 800b636:	607b      	str	r3, [r7, #4]
 800b638:	f340 8084 	ble.w	800b744 <_scanf_float+0x278>
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	3301      	adds	r3, #1
 800b640:	603b      	str	r3, [r7, #0]
 800b642:	e766      	b.n	800b512 <_scanf_float+0x46>
 800b644:	eb1a 0f05 	cmn.w	sl, r5
 800b648:	f47f af70 	bne.w	800b52c <_scanf_float+0x60>
 800b64c:	6822      	ldr	r2, [r4, #0]
 800b64e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800b652:	6022      	str	r2, [r4, #0]
 800b654:	f806 3b01 	strb.w	r3, [r6], #1
 800b658:	e7e4      	b.n	800b624 <_scanf_float+0x158>
 800b65a:	6822      	ldr	r2, [r4, #0]
 800b65c:	0610      	lsls	r0, r2, #24
 800b65e:	f57f af65 	bpl.w	800b52c <_scanf_float+0x60>
 800b662:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b666:	e7f4      	b.n	800b652 <_scanf_float+0x186>
 800b668:	f1ba 0f00 	cmp.w	sl, #0
 800b66c:	d10e      	bne.n	800b68c <_scanf_float+0x1c0>
 800b66e:	f1b9 0f00 	cmp.w	r9, #0
 800b672:	d10e      	bne.n	800b692 <_scanf_float+0x1c6>
 800b674:	6822      	ldr	r2, [r4, #0]
 800b676:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b67a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b67e:	d108      	bne.n	800b692 <_scanf_float+0x1c6>
 800b680:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b684:	6022      	str	r2, [r4, #0]
 800b686:	f04f 0a01 	mov.w	sl, #1
 800b68a:	e7e3      	b.n	800b654 <_scanf_float+0x188>
 800b68c:	f1ba 0f02 	cmp.w	sl, #2
 800b690:	d055      	beq.n	800b73e <_scanf_float+0x272>
 800b692:	2d01      	cmp	r5, #1
 800b694:	d002      	beq.n	800b69c <_scanf_float+0x1d0>
 800b696:	2d04      	cmp	r5, #4
 800b698:	f47f af48 	bne.w	800b52c <_scanf_float+0x60>
 800b69c:	3501      	adds	r5, #1
 800b69e:	b2ed      	uxtb	r5, r5
 800b6a0:	e7d8      	b.n	800b654 <_scanf_float+0x188>
 800b6a2:	f1ba 0f01 	cmp.w	sl, #1
 800b6a6:	f47f af41 	bne.w	800b52c <_scanf_float+0x60>
 800b6aa:	f04f 0a02 	mov.w	sl, #2
 800b6ae:	e7d1      	b.n	800b654 <_scanf_float+0x188>
 800b6b0:	b97d      	cbnz	r5, 800b6d2 <_scanf_float+0x206>
 800b6b2:	f1b9 0f00 	cmp.w	r9, #0
 800b6b6:	f47f af3c 	bne.w	800b532 <_scanf_float+0x66>
 800b6ba:	6822      	ldr	r2, [r4, #0]
 800b6bc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b6c0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b6c4:	f47f af39 	bne.w	800b53a <_scanf_float+0x6e>
 800b6c8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b6cc:	6022      	str	r2, [r4, #0]
 800b6ce:	2501      	movs	r5, #1
 800b6d0:	e7c0      	b.n	800b654 <_scanf_float+0x188>
 800b6d2:	2d03      	cmp	r5, #3
 800b6d4:	d0e2      	beq.n	800b69c <_scanf_float+0x1d0>
 800b6d6:	2d05      	cmp	r5, #5
 800b6d8:	e7de      	b.n	800b698 <_scanf_float+0x1cc>
 800b6da:	2d02      	cmp	r5, #2
 800b6dc:	f47f af26 	bne.w	800b52c <_scanf_float+0x60>
 800b6e0:	2503      	movs	r5, #3
 800b6e2:	e7b7      	b.n	800b654 <_scanf_float+0x188>
 800b6e4:	2d06      	cmp	r5, #6
 800b6e6:	f47f af21 	bne.w	800b52c <_scanf_float+0x60>
 800b6ea:	2507      	movs	r5, #7
 800b6ec:	e7b2      	b.n	800b654 <_scanf_float+0x188>
 800b6ee:	6822      	ldr	r2, [r4, #0]
 800b6f0:	0591      	lsls	r1, r2, #22
 800b6f2:	f57f af1b 	bpl.w	800b52c <_scanf_float+0x60>
 800b6f6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b6fa:	6022      	str	r2, [r4, #0]
 800b6fc:	f8cd 9004 	str.w	r9, [sp, #4]
 800b700:	e7a8      	b.n	800b654 <_scanf_float+0x188>
 800b702:	6822      	ldr	r2, [r4, #0]
 800b704:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b708:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b70c:	d006      	beq.n	800b71c <_scanf_float+0x250>
 800b70e:	0550      	lsls	r0, r2, #21
 800b710:	f57f af0c 	bpl.w	800b52c <_scanf_float+0x60>
 800b714:	f1b9 0f00 	cmp.w	r9, #0
 800b718:	f43f af0f 	beq.w	800b53a <_scanf_float+0x6e>
 800b71c:	0591      	lsls	r1, r2, #22
 800b71e:	bf58      	it	pl
 800b720:	9901      	ldrpl	r1, [sp, #4]
 800b722:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b726:	bf58      	it	pl
 800b728:	eba9 0101 	subpl.w	r1, r9, r1
 800b72c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b730:	bf58      	it	pl
 800b732:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b736:	6022      	str	r2, [r4, #0]
 800b738:	f04f 0900 	mov.w	r9, #0
 800b73c:	e78a      	b.n	800b654 <_scanf_float+0x188>
 800b73e:	f04f 0a03 	mov.w	sl, #3
 800b742:	e787      	b.n	800b654 <_scanf_float+0x188>
 800b744:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b748:	4639      	mov	r1, r7
 800b74a:	4640      	mov	r0, r8
 800b74c:	4798      	blx	r3
 800b74e:	2800      	cmp	r0, #0
 800b750:	f43f aedf 	beq.w	800b512 <_scanf_float+0x46>
 800b754:	e6ea      	b.n	800b52c <_scanf_float+0x60>
 800b756:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b75a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b75e:	463a      	mov	r2, r7
 800b760:	4640      	mov	r0, r8
 800b762:	4798      	blx	r3
 800b764:	6923      	ldr	r3, [r4, #16]
 800b766:	3b01      	subs	r3, #1
 800b768:	6123      	str	r3, [r4, #16]
 800b76a:	e6ec      	b.n	800b546 <_scanf_float+0x7a>
 800b76c:	1e6b      	subs	r3, r5, #1
 800b76e:	2b06      	cmp	r3, #6
 800b770:	d825      	bhi.n	800b7be <_scanf_float+0x2f2>
 800b772:	2d02      	cmp	r5, #2
 800b774:	d836      	bhi.n	800b7e4 <_scanf_float+0x318>
 800b776:	455e      	cmp	r6, fp
 800b778:	f67f aee8 	bls.w	800b54c <_scanf_float+0x80>
 800b77c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b780:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b784:	463a      	mov	r2, r7
 800b786:	4640      	mov	r0, r8
 800b788:	4798      	blx	r3
 800b78a:	6923      	ldr	r3, [r4, #16]
 800b78c:	3b01      	subs	r3, #1
 800b78e:	6123      	str	r3, [r4, #16]
 800b790:	e7f1      	b.n	800b776 <_scanf_float+0x2aa>
 800b792:	9802      	ldr	r0, [sp, #8]
 800b794:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b798:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b79c:	9002      	str	r0, [sp, #8]
 800b79e:	463a      	mov	r2, r7
 800b7a0:	4640      	mov	r0, r8
 800b7a2:	4798      	blx	r3
 800b7a4:	6923      	ldr	r3, [r4, #16]
 800b7a6:	3b01      	subs	r3, #1
 800b7a8:	6123      	str	r3, [r4, #16]
 800b7aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b7ae:	fa5f fa8a 	uxtb.w	sl, sl
 800b7b2:	f1ba 0f02 	cmp.w	sl, #2
 800b7b6:	d1ec      	bne.n	800b792 <_scanf_float+0x2c6>
 800b7b8:	3d03      	subs	r5, #3
 800b7ba:	b2ed      	uxtb	r5, r5
 800b7bc:	1b76      	subs	r6, r6, r5
 800b7be:	6823      	ldr	r3, [r4, #0]
 800b7c0:	05da      	lsls	r2, r3, #23
 800b7c2:	d52f      	bpl.n	800b824 <_scanf_float+0x358>
 800b7c4:	055b      	lsls	r3, r3, #21
 800b7c6:	d510      	bpl.n	800b7ea <_scanf_float+0x31e>
 800b7c8:	455e      	cmp	r6, fp
 800b7ca:	f67f aebf 	bls.w	800b54c <_scanf_float+0x80>
 800b7ce:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b7d2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b7d6:	463a      	mov	r2, r7
 800b7d8:	4640      	mov	r0, r8
 800b7da:	4798      	blx	r3
 800b7dc:	6923      	ldr	r3, [r4, #16]
 800b7de:	3b01      	subs	r3, #1
 800b7e0:	6123      	str	r3, [r4, #16]
 800b7e2:	e7f1      	b.n	800b7c8 <_scanf_float+0x2fc>
 800b7e4:	46aa      	mov	sl, r5
 800b7e6:	9602      	str	r6, [sp, #8]
 800b7e8:	e7df      	b.n	800b7aa <_scanf_float+0x2de>
 800b7ea:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b7ee:	6923      	ldr	r3, [r4, #16]
 800b7f0:	2965      	cmp	r1, #101	; 0x65
 800b7f2:	f103 33ff 	add.w	r3, r3, #4294967295
 800b7f6:	f106 35ff 	add.w	r5, r6, #4294967295
 800b7fa:	6123      	str	r3, [r4, #16]
 800b7fc:	d00c      	beq.n	800b818 <_scanf_float+0x34c>
 800b7fe:	2945      	cmp	r1, #69	; 0x45
 800b800:	d00a      	beq.n	800b818 <_scanf_float+0x34c>
 800b802:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b806:	463a      	mov	r2, r7
 800b808:	4640      	mov	r0, r8
 800b80a:	4798      	blx	r3
 800b80c:	6923      	ldr	r3, [r4, #16]
 800b80e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b812:	3b01      	subs	r3, #1
 800b814:	1eb5      	subs	r5, r6, #2
 800b816:	6123      	str	r3, [r4, #16]
 800b818:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b81c:	463a      	mov	r2, r7
 800b81e:	4640      	mov	r0, r8
 800b820:	4798      	blx	r3
 800b822:	462e      	mov	r6, r5
 800b824:	6825      	ldr	r5, [r4, #0]
 800b826:	f015 0510 	ands.w	r5, r5, #16
 800b82a:	d159      	bne.n	800b8e0 <_scanf_float+0x414>
 800b82c:	7035      	strb	r5, [r6, #0]
 800b82e:	6823      	ldr	r3, [r4, #0]
 800b830:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b834:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b838:	d11b      	bne.n	800b872 <_scanf_float+0x3a6>
 800b83a:	9b01      	ldr	r3, [sp, #4]
 800b83c:	454b      	cmp	r3, r9
 800b83e:	eba3 0209 	sub.w	r2, r3, r9
 800b842:	d123      	bne.n	800b88c <_scanf_float+0x3c0>
 800b844:	2200      	movs	r2, #0
 800b846:	4659      	mov	r1, fp
 800b848:	4640      	mov	r0, r8
 800b84a:	f000 febf 	bl	800c5cc <_strtod_r>
 800b84e:	6822      	ldr	r2, [r4, #0]
 800b850:	9b03      	ldr	r3, [sp, #12]
 800b852:	f012 0f02 	tst.w	r2, #2
 800b856:	ec57 6b10 	vmov	r6, r7, d0
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	d021      	beq.n	800b8a2 <_scanf_float+0x3d6>
 800b85e:	9903      	ldr	r1, [sp, #12]
 800b860:	1d1a      	adds	r2, r3, #4
 800b862:	600a      	str	r2, [r1, #0]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	e9c3 6700 	strd	r6, r7, [r3]
 800b86a:	68e3      	ldr	r3, [r4, #12]
 800b86c:	3301      	adds	r3, #1
 800b86e:	60e3      	str	r3, [r4, #12]
 800b870:	e66d      	b.n	800b54e <_scanf_float+0x82>
 800b872:	9b04      	ldr	r3, [sp, #16]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d0e5      	beq.n	800b844 <_scanf_float+0x378>
 800b878:	9905      	ldr	r1, [sp, #20]
 800b87a:	230a      	movs	r3, #10
 800b87c:	462a      	mov	r2, r5
 800b87e:	3101      	adds	r1, #1
 800b880:	4640      	mov	r0, r8
 800b882:	f000 ff2b 	bl	800c6dc <_strtol_r>
 800b886:	9b04      	ldr	r3, [sp, #16]
 800b888:	9e05      	ldr	r6, [sp, #20]
 800b88a:	1ac2      	subs	r2, r0, r3
 800b88c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b890:	429e      	cmp	r6, r3
 800b892:	bf28      	it	cs
 800b894:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b898:	4912      	ldr	r1, [pc, #72]	; (800b8e4 <_scanf_float+0x418>)
 800b89a:	4630      	mov	r0, r6
 800b89c:	f000 f854 	bl	800b948 <siprintf>
 800b8a0:	e7d0      	b.n	800b844 <_scanf_float+0x378>
 800b8a2:	9903      	ldr	r1, [sp, #12]
 800b8a4:	f012 0f04 	tst.w	r2, #4
 800b8a8:	f103 0204 	add.w	r2, r3, #4
 800b8ac:	600a      	str	r2, [r1, #0]
 800b8ae:	d1d9      	bne.n	800b864 <_scanf_float+0x398>
 800b8b0:	f8d3 8000 	ldr.w	r8, [r3]
 800b8b4:	ee10 2a10 	vmov	r2, s0
 800b8b8:	ee10 0a10 	vmov	r0, s0
 800b8bc:	463b      	mov	r3, r7
 800b8be:	4639      	mov	r1, r7
 800b8c0:	f7f5 f95c 	bl	8000b7c <__aeabi_dcmpun>
 800b8c4:	b128      	cbz	r0, 800b8d2 <_scanf_float+0x406>
 800b8c6:	4808      	ldr	r0, [pc, #32]	; (800b8e8 <_scanf_float+0x41c>)
 800b8c8:	f000 f838 	bl	800b93c <nanf>
 800b8cc:	ed88 0a00 	vstr	s0, [r8]
 800b8d0:	e7cb      	b.n	800b86a <_scanf_float+0x39e>
 800b8d2:	4630      	mov	r0, r6
 800b8d4:	4639      	mov	r1, r7
 800b8d6:	f7f5 f9af 	bl	8000c38 <__aeabi_d2f>
 800b8da:	f8c8 0000 	str.w	r0, [r8]
 800b8de:	e7c4      	b.n	800b86a <_scanf_float+0x39e>
 800b8e0:	2500      	movs	r5, #0
 800b8e2:	e634      	b.n	800b54e <_scanf_float+0x82>
 800b8e4:	08010068 	.word	0x08010068
 800b8e8:	080104d8 	.word	0x080104d8

0800b8ec <iprintf>:
 800b8ec:	b40f      	push	{r0, r1, r2, r3}
 800b8ee:	4b0a      	ldr	r3, [pc, #40]	; (800b918 <iprintf+0x2c>)
 800b8f0:	b513      	push	{r0, r1, r4, lr}
 800b8f2:	681c      	ldr	r4, [r3, #0]
 800b8f4:	b124      	cbz	r4, 800b900 <iprintf+0x14>
 800b8f6:	69a3      	ldr	r3, [r4, #24]
 800b8f8:	b913      	cbnz	r3, 800b900 <iprintf+0x14>
 800b8fa:	4620      	mov	r0, r4
 800b8fc:	f001 fdc2 	bl	800d484 <__sinit>
 800b900:	ab05      	add	r3, sp, #20
 800b902:	9a04      	ldr	r2, [sp, #16]
 800b904:	68a1      	ldr	r1, [r4, #8]
 800b906:	9301      	str	r3, [sp, #4]
 800b908:	4620      	mov	r0, r4
 800b90a:	f003 f857 	bl	800e9bc <_vfiprintf_r>
 800b90e:	b002      	add	sp, #8
 800b910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b914:	b004      	add	sp, #16
 800b916:	4770      	bx	lr
 800b918:	20000184 	.word	0x20000184

0800b91c <_sbrk_r>:
 800b91c:	b538      	push	{r3, r4, r5, lr}
 800b91e:	4d06      	ldr	r5, [pc, #24]	; (800b938 <_sbrk_r+0x1c>)
 800b920:	2300      	movs	r3, #0
 800b922:	4604      	mov	r4, r0
 800b924:	4608      	mov	r0, r1
 800b926:	602b      	str	r3, [r5, #0]
 800b928:	f7f6 fcd4 	bl	80022d4 <_sbrk>
 800b92c:	1c43      	adds	r3, r0, #1
 800b92e:	d102      	bne.n	800b936 <_sbrk_r+0x1a>
 800b930:	682b      	ldr	r3, [r5, #0]
 800b932:	b103      	cbz	r3, 800b936 <_sbrk_r+0x1a>
 800b934:	6023      	str	r3, [r4, #0]
 800b936:	bd38      	pop	{r3, r4, r5, pc}
 800b938:	200026e0 	.word	0x200026e0

0800b93c <nanf>:
 800b93c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b944 <nanf+0x8>
 800b940:	4770      	bx	lr
 800b942:	bf00      	nop
 800b944:	7fc00000 	.word	0x7fc00000

0800b948 <siprintf>:
 800b948:	b40e      	push	{r1, r2, r3}
 800b94a:	b500      	push	{lr}
 800b94c:	b09c      	sub	sp, #112	; 0x70
 800b94e:	ab1d      	add	r3, sp, #116	; 0x74
 800b950:	9002      	str	r0, [sp, #8]
 800b952:	9006      	str	r0, [sp, #24]
 800b954:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b958:	4809      	ldr	r0, [pc, #36]	; (800b980 <siprintf+0x38>)
 800b95a:	9107      	str	r1, [sp, #28]
 800b95c:	9104      	str	r1, [sp, #16]
 800b95e:	4909      	ldr	r1, [pc, #36]	; (800b984 <siprintf+0x3c>)
 800b960:	f853 2b04 	ldr.w	r2, [r3], #4
 800b964:	9105      	str	r1, [sp, #20]
 800b966:	6800      	ldr	r0, [r0, #0]
 800b968:	9301      	str	r3, [sp, #4]
 800b96a:	a902      	add	r1, sp, #8
 800b96c:	f002 fefc 	bl	800e768 <_svfiprintf_r>
 800b970:	9b02      	ldr	r3, [sp, #8]
 800b972:	2200      	movs	r2, #0
 800b974:	701a      	strb	r2, [r3, #0]
 800b976:	b01c      	add	sp, #112	; 0x70
 800b978:	f85d eb04 	ldr.w	lr, [sp], #4
 800b97c:	b003      	add	sp, #12
 800b97e:	4770      	bx	lr
 800b980:	20000184 	.word	0x20000184
 800b984:	ffff0208 	.word	0xffff0208

0800b988 <sulp>:
 800b988:	b570      	push	{r4, r5, r6, lr}
 800b98a:	4604      	mov	r4, r0
 800b98c:	460d      	mov	r5, r1
 800b98e:	ec45 4b10 	vmov	d0, r4, r5
 800b992:	4616      	mov	r6, r2
 800b994:	f002 fd28 	bl	800e3e8 <__ulp>
 800b998:	ec51 0b10 	vmov	r0, r1, d0
 800b99c:	b17e      	cbz	r6, 800b9be <sulp+0x36>
 800b99e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b9a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	dd09      	ble.n	800b9be <sulp+0x36>
 800b9aa:	051b      	lsls	r3, r3, #20
 800b9ac:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b9b0:	2400      	movs	r4, #0
 800b9b2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b9b6:	4622      	mov	r2, r4
 800b9b8:	462b      	mov	r3, r5
 800b9ba:	f7f4 fe45 	bl	8000648 <__aeabi_dmul>
 800b9be:	bd70      	pop	{r4, r5, r6, pc}

0800b9c0 <_strtod_l>:
 800b9c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9c4:	ed2d 8b02 	vpush	{d8}
 800b9c8:	b09d      	sub	sp, #116	; 0x74
 800b9ca:	461f      	mov	r7, r3
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	9318      	str	r3, [sp, #96]	; 0x60
 800b9d0:	4ba2      	ldr	r3, [pc, #648]	; (800bc5c <_strtod_l+0x29c>)
 800b9d2:	9213      	str	r2, [sp, #76]	; 0x4c
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	9305      	str	r3, [sp, #20]
 800b9d8:	4604      	mov	r4, r0
 800b9da:	4618      	mov	r0, r3
 800b9dc:	4688      	mov	r8, r1
 800b9de:	f7f4 fc1f 	bl	8000220 <strlen>
 800b9e2:	f04f 0a00 	mov.w	sl, #0
 800b9e6:	4605      	mov	r5, r0
 800b9e8:	f04f 0b00 	mov.w	fp, #0
 800b9ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b9f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b9f2:	781a      	ldrb	r2, [r3, #0]
 800b9f4:	2a2b      	cmp	r2, #43	; 0x2b
 800b9f6:	d04e      	beq.n	800ba96 <_strtod_l+0xd6>
 800b9f8:	d83b      	bhi.n	800ba72 <_strtod_l+0xb2>
 800b9fa:	2a0d      	cmp	r2, #13
 800b9fc:	d834      	bhi.n	800ba68 <_strtod_l+0xa8>
 800b9fe:	2a08      	cmp	r2, #8
 800ba00:	d834      	bhi.n	800ba6c <_strtod_l+0xac>
 800ba02:	2a00      	cmp	r2, #0
 800ba04:	d03e      	beq.n	800ba84 <_strtod_l+0xc4>
 800ba06:	2300      	movs	r3, #0
 800ba08:	930a      	str	r3, [sp, #40]	; 0x28
 800ba0a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ba0c:	7833      	ldrb	r3, [r6, #0]
 800ba0e:	2b30      	cmp	r3, #48	; 0x30
 800ba10:	f040 80b0 	bne.w	800bb74 <_strtod_l+0x1b4>
 800ba14:	7873      	ldrb	r3, [r6, #1]
 800ba16:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ba1a:	2b58      	cmp	r3, #88	; 0x58
 800ba1c:	d168      	bne.n	800baf0 <_strtod_l+0x130>
 800ba1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba20:	9301      	str	r3, [sp, #4]
 800ba22:	ab18      	add	r3, sp, #96	; 0x60
 800ba24:	9702      	str	r7, [sp, #8]
 800ba26:	9300      	str	r3, [sp, #0]
 800ba28:	4a8d      	ldr	r2, [pc, #564]	; (800bc60 <_strtod_l+0x2a0>)
 800ba2a:	ab19      	add	r3, sp, #100	; 0x64
 800ba2c:	a917      	add	r1, sp, #92	; 0x5c
 800ba2e:	4620      	mov	r0, r4
 800ba30:	f001 fe2c 	bl	800d68c <__gethex>
 800ba34:	f010 0707 	ands.w	r7, r0, #7
 800ba38:	4605      	mov	r5, r0
 800ba3a:	d005      	beq.n	800ba48 <_strtod_l+0x88>
 800ba3c:	2f06      	cmp	r7, #6
 800ba3e:	d12c      	bne.n	800ba9a <_strtod_l+0xda>
 800ba40:	3601      	adds	r6, #1
 800ba42:	2300      	movs	r3, #0
 800ba44:	9617      	str	r6, [sp, #92]	; 0x5c
 800ba46:	930a      	str	r3, [sp, #40]	; 0x28
 800ba48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	f040 8590 	bne.w	800c570 <_strtod_l+0xbb0>
 800ba50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba52:	b1eb      	cbz	r3, 800ba90 <_strtod_l+0xd0>
 800ba54:	4652      	mov	r2, sl
 800ba56:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ba5a:	ec43 2b10 	vmov	d0, r2, r3
 800ba5e:	b01d      	add	sp, #116	; 0x74
 800ba60:	ecbd 8b02 	vpop	{d8}
 800ba64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba68:	2a20      	cmp	r2, #32
 800ba6a:	d1cc      	bne.n	800ba06 <_strtod_l+0x46>
 800ba6c:	3301      	adds	r3, #1
 800ba6e:	9317      	str	r3, [sp, #92]	; 0x5c
 800ba70:	e7be      	b.n	800b9f0 <_strtod_l+0x30>
 800ba72:	2a2d      	cmp	r2, #45	; 0x2d
 800ba74:	d1c7      	bne.n	800ba06 <_strtod_l+0x46>
 800ba76:	2201      	movs	r2, #1
 800ba78:	920a      	str	r2, [sp, #40]	; 0x28
 800ba7a:	1c5a      	adds	r2, r3, #1
 800ba7c:	9217      	str	r2, [sp, #92]	; 0x5c
 800ba7e:	785b      	ldrb	r3, [r3, #1]
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d1c2      	bne.n	800ba0a <_strtod_l+0x4a>
 800ba84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ba86:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	f040 856e 	bne.w	800c56c <_strtod_l+0xbac>
 800ba90:	4652      	mov	r2, sl
 800ba92:	465b      	mov	r3, fp
 800ba94:	e7e1      	b.n	800ba5a <_strtod_l+0x9a>
 800ba96:	2200      	movs	r2, #0
 800ba98:	e7ee      	b.n	800ba78 <_strtod_l+0xb8>
 800ba9a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ba9c:	b13a      	cbz	r2, 800baae <_strtod_l+0xee>
 800ba9e:	2135      	movs	r1, #53	; 0x35
 800baa0:	a81a      	add	r0, sp, #104	; 0x68
 800baa2:	f002 fdac 	bl	800e5fe <__copybits>
 800baa6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800baa8:	4620      	mov	r0, r4
 800baaa:	f002 f96b 	bl	800dd84 <_Bfree>
 800baae:	3f01      	subs	r7, #1
 800bab0:	2f04      	cmp	r7, #4
 800bab2:	d806      	bhi.n	800bac2 <_strtod_l+0x102>
 800bab4:	e8df f007 	tbb	[pc, r7]
 800bab8:	1714030a 	.word	0x1714030a
 800babc:	0a          	.byte	0x0a
 800babd:	00          	.byte	0x00
 800babe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800bac2:	0728      	lsls	r0, r5, #28
 800bac4:	d5c0      	bpl.n	800ba48 <_strtod_l+0x88>
 800bac6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800baca:	e7bd      	b.n	800ba48 <_strtod_l+0x88>
 800bacc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800bad0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800bad2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bad6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bada:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bade:	e7f0      	b.n	800bac2 <_strtod_l+0x102>
 800bae0:	f8df b180 	ldr.w	fp, [pc, #384]	; 800bc64 <_strtod_l+0x2a4>
 800bae4:	e7ed      	b.n	800bac2 <_strtod_l+0x102>
 800bae6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800baea:	f04f 3aff 	mov.w	sl, #4294967295
 800baee:	e7e8      	b.n	800bac2 <_strtod_l+0x102>
 800baf0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800baf2:	1c5a      	adds	r2, r3, #1
 800baf4:	9217      	str	r2, [sp, #92]	; 0x5c
 800baf6:	785b      	ldrb	r3, [r3, #1]
 800baf8:	2b30      	cmp	r3, #48	; 0x30
 800bafa:	d0f9      	beq.n	800baf0 <_strtod_l+0x130>
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d0a3      	beq.n	800ba48 <_strtod_l+0x88>
 800bb00:	2301      	movs	r3, #1
 800bb02:	f04f 0900 	mov.w	r9, #0
 800bb06:	9304      	str	r3, [sp, #16]
 800bb08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bb0a:	9308      	str	r3, [sp, #32]
 800bb0c:	f8cd 901c 	str.w	r9, [sp, #28]
 800bb10:	464f      	mov	r7, r9
 800bb12:	220a      	movs	r2, #10
 800bb14:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800bb16:	7806      	ldrb	r6, [r0, #0]
 800bb18:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800bb1c:	b2d9      	uxtb	r1, r3
 800bb1e:	2909      	cmp	r1, #9
 800bb20:	d92a      	bls.n	800bb78 <_strtod_l+0x1b8>
 800bb22:	9905      	ldr	r1, [sp, #20]
 800bb24:	462a      	mov	r2, r5
 800bb26:	f003 f8c6 	bl	800ecb6 <strncmp>
 800bb2a:	b398      	cbz	r0, 800bb94 <_strtod_l+0x1d4>
 800bb2c:	2000      	movs	r0, #0
 800bb2e:	4632      	mov	r2, r6
 800bb30:	463d      	mov	r5, r7
 800bb32:	9005      	str	r0, [sp, #20]
 800bb34:	4603      	mov	r3, r0
 800bb36:	2a65      	cmp	r2, #101	; 0x65
 800bb38:	d001      	beq.n	800bb3e <_strtod_l+0x17e>
 800bb3a:	2a45      	cmp	r2, #69	; 0x45
 800bb3c:	d118      	bne.n	800bb70 <_strtod_l+0x1b0>
 800bb3e:	b91d      	cbnz	r5, 800bb48 <_strtod_l+0x188>
 800bb40:	9a04      	ldr	r2, [sp, #16]
 800bb42:	4302      	orrs	r2, r0
 800bb44:	d09e      	beq.n	800ba84 <_strtod_l+0xc4>
 800bb46:	2500      	movs	r5, #0
 800bb48:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800bb4c:	f108 0201 	add.w	r2, r8, #1
 800bb50:	9217      	str	r2, [sp, #92]	; 0x5c
 800bb52:	f898 2001 	ldrb.w	r2, [r8, #1]
 800bb56:	2a2b      	cmp	r2, #43	; 0x2b
 800bb58:	d075      	beq.n	800bc46 <_strtod_l+0x286>
 800bb5a:	2a2d      	cmp	r2, #45	; 0x2d
 800bb5c:	d07b      	beq.n	800bc56 <_strtod_l+0x296>
 800bb5e:	f04f 0c00 	mov.w	ip, #0
 800bb62:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800bb66:	2909      	cmp	r1, #9
 800bb68:	f240 8082 	bls.w	800bc70 <_strtod_l+0x2b0>
 800bb6c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bb70:	2600      	movs	r6, #0
 800bb72:	e09d      	b.n	800bcb0 <_strtod_l+0x2f0>
 800bb74:	2300      	movs	r3, #0
 800bb76:	e7c4      	b.n	800bb02 <_strtod_l+0x142>
 800bb78:	2f08      	cmp	r7, #8
 800bb7a:	bfd8      	it	le
 800bb7c:	9907      	ldrle	r1, [sp, #28]
 800bb7e:	f100 0001 	add.w	r0, r0, #1
 800bb82:	bfda      	itte	le
 800bb84:	fb02 3301 	mlale	r3, r2, r1, r3
 800bb88:	9307      	strle	r3, [sp, #28]
 800bb8a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800bb8e:	3701      	adds	r7, #1
 800bb90:	9017      	str	r0, [sp, #92]	; 0x5c
 800bb92:	e7bf      	b.n	800bb14 <_strtod_l+0x154>
 800bb94:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bb96:	195a      	adds	r2, r3, r5
 800bb98:	9217      	str	r2, [sp, #92]	; 0x5c
 800bb9a:	5d5a      	ldrb	r2, [r3, r5]
 800bb9c:	2f00      	cmp	r7, #0
 800bb9e:	d037      	beq.n	800bc10 <_strtod_l+0x250>
 800bba0:	9005      	str	r0, [sp, #20]
 800bba2:	463d      	mov	r5, r7
 800bba4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800bba8:	2b09      	cmp	r3, #9
 800bbaa:	d912      	bls.n	800bbd2 <_strtod_l+0x212>
 800bbac:	2301      	movs	r3, #1
 800bbae:	e7c2      	b.n	800bb36 <_strtod_l+0x176>
 800bbb0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bbb2:	1c5a      	adds	r2, r3, #1
 800bbb4:	9217      	str	r2, [sp, #92]	; 0x5c
 800bbb6:	785a      	ldrb	r2, [r3, #1]
 800bbb8:	3001      	adds	r0, #1
 800bbba:	2a30      	cmp	r2, #48	; 0x30
 800bbbc:	d0f8      	beq.n	800bbb0 <_strtod_l+0x1f0>
 800bbbe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800bbc2:	2b08      	cmp	r3, #8
 800bbc4:	f200 84d9 	bhi.w	800c57a <_strtod_l+0xbba>
 800bbc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bbca:	9005      	str	r0, [sp, #20]
 800bbcc:	2000      	movs	r0, #0
 800bbce:	9308      	str	r3, [sp, #32]
 800bbd0:	4605      	mov	r5, r0
 800bbd2:	3a30      	subs	r2, #48	; 0x30
 800bbd4:	f100 0301 	add.w	r3, r0, #1
 800bbd8:	d014      	beq.n	800bc04 <_strtod_l+0x244>
 800bbda:	9905      	ldr	r1, [sp, #20]
 800bbdc:	4419      	add	r1, r3
 800bbde:	9105      	str	r1, [sp, #20]
 800bbe0:	462b      	mov	r3, r5
 800bbe2:	eb00 0e05 	add.w	lr, r0, r5
 800bbe6:	210a      	movs	r1, #10
 800bbe8:	4573      	cmp	r3, lr
 800bbea:	d113      	bne.n	800bc14 <_strtod_l+0x254>
 800bbec:	182b      	adds	r3, r5, r0
 800bbee:	2b08      	cmp	r3, #8
 800bbf0:	f105 0501 	add.w	r5, r5, #1
 800bbf4:	4405      	add	r5, r0
 800bbf6:	dc1c      	bgt.n	800bc32 <_strtod_l+0x272>
 800bbf8:	9907      	ldr	r1, [sp, #28]
 800bbfa:	230a      	movs	r3, #10
 800bbfc:	fb03 2301 	mla	r3, r3, r1, r2
 800bc00:	9307      	str	r3, [sp, #28]
 800bc02:	2300      	movs	r3, #0
 800bc04:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bc06:	1c51      	adds	r1, r2, #1
 800bc08:	9117      	str	r1, [sp, #92]	; 0x5c
 800bc0a:	7852      	ldrb	r2, [r2, #1]
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	e7c9      	b.n	800bba4 <_strtod_l+0x1e4>
 800bc10:	4638      	mov	r0, r7
 800bc12:	e7d2      	b.n	800bbba <_strtod_l+0x1fa>
 800bc14:	2b08      	cmp	r3, #8
 800bc16:	dc04      	bgt.n	800bc22 <_strtod_l+0x262>
 800bc18:	9e07      	ldr	r6, [sp, #28]
 800bc1a:	434e      	muls	r6, r1
 800bc1c:	9607      	str	r6, [sp, #28]
 800bc1e:	3301      	adds	r3, #1
 800bc20:	e7e2      	b.n	800bbe8 <_strtod_l+0x228>
 800bc22:	f103 0c01 	add.w	ip, r3, #1
 800bc26:	f1bc 0f10 	cmp.w	ip, #16
 800bc2a:	bfd8      	it	le
 800bc2c:	fb01 f909 	mulle.w	r9, r1, r9
 800bc30:	e7f5      	b.n	800bc1e <_strtod_l+0x25e>
 800bc32:	2d10      	cmp	r5, #16
 800bc34:	bfdc      	itt	le
 800bc36:	230a      	movle	r3, #10
 800bc38:	fb03 2909 	mlale	r9, r3, r9, r2
 800bc3c:	e7e1      	b.n	800bc02 <_strtod_l+0x242>
 800bc3e:	2300      	movs	r3, #0
 800bc40:	9305      	str	r3, [sp, #20]
 800bc42:	2301      	movs	r3, #1
 800bc44:	e77c      	b.n	800bb40 <_strtod_l+0x180>
 800bc46:	f04f 0c00 	mov.w	ip, #0
 800bc4a:	f108 0202 	add.w	r2, r8, #2
 800bc4e:	9217      	str	r2, [sp, #92]	; 0x5c
 800bc50:	f898 2002 	ldrb.w	r2, [r8, #2]
 800bc54:	e785      	b.n	800bb62 <_strtod_l+0x1a2>
 800bc56:	f04f 0c01 	mov.w	ip, #1
 800bc5a:	e7f6      	b.n	800bc4a <_strtod_l+0x28a>
 800bc5c:	0801031c 	.word	0x0801031c
 800bc60:	08010070 	.word	0x08010070
 800bc64:	7ff00000 	.word	0x7ff00000
 800bc68:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bc6a:	1c51      	adds	r1, r2, #1
 800bc6c:	9117      	str	r1, [sp, #92]	; 0x5c
 800bc6e:	7852      	ldrb	r2, [r2, #1]
 800bc70:	2a30      	cmp	r2, #48	; 0x30
 800bc72:	d0f9      	beq.n	800bc68 <_strtod_l+0x2a8>
 800bc74:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800bc78:	2908      	cmp	r1, #8
 800bc7a:	f63f af79 	bhi.w	800bb70 <_strtod_l+0x1b0>
 800bc7e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800bc82:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bc84:	9206      	str	r2, [sp, #24]
 800bc86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bc88:	1c51      	adds	r1, r2, #1
 800bc8a:	9117      	str	r1, [sp, #92]	; 0x5c
 800bc8c:	7852      	ldrb	r2, [r2, #1]
 800bc8e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800bc92:	2e09      	cmp	r6, #9
 800bc94:	d937      	bls.n	800bd06 <_strtod_l+0x346>
 800bc96:	9e06      	ldr	r6, [sp, #24]
 800bc98:	1b89      	subs	r1, r1, r6
 800bc9a:	2908      	cmp	r1, #8
 800bc9c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800bca0:	dc02      	bgt.n	800bca8 <_strtod_l+0x2e8>
 800bca2:	4576      	cmp	r6, lr
 800bca4:	bfa8      	it	ge
 800bca6:	4676      	movge	r6, lr
 800bca8:	f1bc 0f00 	cmp.w	ip, #0
 800bcac:	d000      	beq.n	800bcb0 <_strtod_l+0x2f0>
 800bcae:	4276      	negs	r6, r6
 800bcb0:	2d00      	cmp	r5, #0
 800bcb2:	d14d      	bne.n	800bd50 <_strtod_l+0x390>
 800bcb4:	9904      	ldr	r1, [sp, #16]
 800bcb6:	4301      	orrs	r1, r0
 800bcb8:	f47f aec6 	bne.w	800ba48 <_strtod_l+0x88>
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	f47f aee1 	bne.w	800ba84 <_strtod_l+0xc4>
 800bcc2:	2a69      	cmp	r2, #105	; 0x69
 800bcc4:	d027      	beq.n	800bd16 <_strtod_l+0x356>
 800bcc6:	dc24      	bgt.n	800bd12 <_strtod_l+0x352>
 800bcc8:	2a49      	cmp	r2, #73	; 0x49
 800bcca:	d024      	beq.n	800bd16 <_strtod_l+0x356>
 800bccc:	2a4e      	cmp	r2, #78	; 0x4e
 800bcce:	f47f aed9 	bne.w	800ba84 <_strtod_l+0xc4>
 800bcd2:	499f      	ldr	r1, [pc, #636]	; (800bf50 <_strtod_l+0x590>)
 800bcd4:	a817      	add	r0, sp, #92	; 0x5c
 800bcd6:	f001 ff31 	bl	800db3c <__match>
 800bcda:	2800      	cmp	r0, #0
 800bcdc:	f43f aed2 	beq.w	800ba84 <_strtod_l+0xc4>
 800bce0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bce2:	781b      	ldrb	r3, [r3, #0]
 800bce4:	2b28      	cmp	r3, #40	; 0x28
 800bce6:	d12d      	bne.n	800bd44 <_strtod_l+0x384>
 800bce8:	499a      	ldr	r1, [pc, #616]	; (800bf54 <_strtod_l+0x594>)
 800bcea:	aa1a      	add	r2, sp, #104	; 0x68
 800bcec:	a817      	add	r0, sp, #92	; 0x5c
 800bcee:	f001 ff39 	bl	800db64 <__hexnan>
 800bcf2:	2805      	cmp	r0, #5
 800bcf4:	d126      	bne.n	800bd44 <_strtod_l+0x384>
 800bcf6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bcf8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800bcfc:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800bd00:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800bd04:	e6a0      	b.n	800ba48 <_strtod_l+0x88>
 800bd06:	210a      	movs	r1, #10
 800bd08:	fb01 2e0e 	mla	lr, r1, lr, r2
 800bd0c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800bd10:	e7b9      	b.n	800bc86 <_strtod_l+0x2c6>
 800bd12:	2a6e      	cmp	r2, #110	; 0x6e
 800bd14:	e7db      	b.n	800bcce <_strtod_l+0x30e>
 800bd16:	4990      	ldr	r1, [pc, #576]	; (800bf58 <_strtod_l+0x598>)
 800bd18:	a817      	add	r0, sp, #92	; 0x5c
 800bd1a:	f001 ff0f 	bl	800db3c <__match>
 800bd1e:	2800      	cmp	r0, #0
 800bd20:	f43f aeb0 	beq.w	800ba84 <_strtod_l+0xc4>
 800bd24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd26:	498d      	ldr	r1, [pc, #564]	; (800bf5c <_strtod_l+0x59c>)
 800bd28:	3b01      	subs	r3, #1
 800bd2a:	a817      	add	r0, sp, #92	; 0x5c
 800bd2c:	9317      	str	r3, [sp, #92]	; 0x5c
 800bd2e:	f001 ff05 	bl	800db3c <__match>
 800bd32:	b910      	cbnz	r0, 800bd3a <_strtod_l+0x37a>
 800bd34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd36:	3301      	adds	r3, #1
 800bd38:	9317      	str	r3, [sp, #92]	; 0x5c
 800bd3a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800bf6c <_strtod_l+0x5ac>
 800bd3e:	f04f 0a00 	mov.w	sl, #0
 800bd42:	e681      	b.n	800ba48 <_strtod_l+0x88>
 800bd44:	4886      	ldr	r0, [pc, #536]	; (800bf60 <_strtod_l+0x5a0>)
 800bd46:	f002 ff6b 	bl	800ec20 <nan>
 800bd4a:	ec5b ab10 	vmov	sl, fp, d0
 800bd4e:	e67b      	b.n	800ba48 <_strtod_l+0x88>
 800bd50:	9b05      	ldr	r3, [sp, #20]
 800bd52:	9807      	ldr	r0, [sp, #28]
 800bd54:	1af3      	subs	r3, r6, r3
 800bd56:	2f00      	cmp	r7, #0
 800bd58:	bf08      	it	eq
 800bd5a:	462f      	moveq	r7, r5
 800bd5c:	2d10      	cmp	r5, #16
 800bd5e:	9306      	str	r3, [sp, #24]
 800bd60:	46a8      	mov	r8, r5
 800bd62:	bfa8      	it	ge
 800bd64:	f04f 0810 	movge.w	r8, #16
 800bd68:	f7f4 fbf4 	bl	8000554 <__aeabi_ui2d>
 800bd6c:	2d09      	cmp	r5, #9
 800bd6e:	4682      	mov	sl, r0
 800bd70:	468b      	mov	fp, r1
 800bd72:	dd13      	ble.n	800bd9c <_strtod_l+0x3dc>
 800bd74:	4b7b      	ldr	r3, [pc, #492]	; (800bf64 <_strtod_l+0x5a4>)
 800bd76:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800bd7a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800bd7e:	f7f4 fc63 	bl	8000648 <__aeabi_dmul>
 800bd82:	4682      	mov	sl, r0
 800bd84:	4648      	mov	r0, r9
 800bd86:	468b      	mov	fp, r1
 800bd88:	f7f4 fbe4 	bl	8000554 <__aeabi_ui2d>
 800bd8c:	4602      	mov	r2, r0
 800bd8e:	460b      	mov	r3, r1
 800bd90:	4650      	mov	r0, sl
 800bd92:	4659      	mov	r1, fp
 800bd94:	f7f4 faa2 	bl	80002dc <__adddf3>
 800bd98:	4682      	mov	sl, r0
 800bd9a:	468b      	mov	fp, r1
 800bd9c:	2d0f      	cmp	r5, #15
 800bd9e:	dc38      	bgt.n	800be12 <_strtod_l+0x452>
 800bda0:	9b06      	ldr	r3, [sp, #24]
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	f43f ae50 	beq.w	800ba48 <_strtod_l+0x88>
 800bda8:	dd24      	ble.n	800bdf4 <_strtod_l+0x434>
 800bdaa:	2b16      	cmp	r3, #22
 800bdac:	dc0b      	bgt.n	800bdc6 <_strtod_l+0x406>
 800bdae:	496d      	ldr	r1, [pc, #436]	; (800bf64 <_strtod_l+0x5a4>)
 800bdb0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800bdb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdb8:	4652      	mov	r2, sl
 800bdba:	465b      	mov	r3, fp
 800bdbc:	f7f4 fc44 	bl	8000648 <__aeabi_dmul>
 800bdc0:	4682      	mov	sl, r0
 800bdc2:	468b      	mov	fp, r1
 800bdc4:	e640      	b.n	800ba48 <_strtod_l+0x88>
 800bdc6:	9a06      	ldr	r2, [sp, #24]
 800bdc8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	db20      	blt.n	800be12 <_strtod_l+0x452>
 800bdd0:	4c64      	ldr	r4, [pc, #400]	; (800bf64 <_strtod_l+0x5a4>)
 800bdd2:	f1c5 050f 	rsb	r5, r5, #15
 800bdd6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800bdda:	4652      	mov	r2, sl
 800bddc:	465b      	mov	r3, fp
 800bdde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bde2:	f7f4 fc31 	bl	8000648 <__aeabi_dmul>
 800bde6:	9b06      	ldr	r3, [sp, #24]
 800bde8:	1b5d      	subs	r5, r3, r5
 800bdea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800bdee:	e9d4 2300 	ldrd	r2, r3, [r4]
 800bdf2:	e7e3      	b.n	800bdbc <_strtod_l+0x3fc>
 800bdf4:	9b06      	ldr	r3, [sp, #24]
 800bdf6:	3316      	adds	r3, #22
 800bdf8:	db0b      	blt.n	800be12 <_strtod_l+0x452>
 800bdfa:	9b05      	ldr	r3, [sp, #20]
 800bdfc:	1b9e      	subs	r6, r3, r6
 800bdfe:	4b59      	ldr	r3, [pc, #356]	; (800bf64 <_strtod_l+0x5a4>)
 800be00:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800be04:	e9d6 2300 	ldrd	r2, r3, [r6]
 800be08:	4650      	mov	r0, sl
 800be0a:	4659      	mov	r1, fp
 800be0c:	f7f4 fd46 	bl	800089c <__aeabi_ddiv>
 800be10:	e7d6      	b.n	800bdc0 <_strtod_l+0x400>
 800be12:	9b06      	ldr	r3, [sp, #24]
 800be14:	eba5 0808 	sub.w	r8, r5, r8
 800be18:	4498      	add	r8, r3
 800be1a:	f1b8 0f00 	cmp.w	r8, #0
 800be1e:	dd74      	ble.n	800bf0a <_strtod_l+0x54a>
 800be20:	f018 030f 	ands.w	r3, r8, #15
 800be24:	d00a      	beq.n	800be3c <_strtod_l+0x47c>
 800be26:	494f      	ldr	r1, [pc, #316]	; (800bf64 <_strtod_l+0x5a4>)
 800be28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800be2c:	4652      	mov	r2, sl
 800be2e:	465b      	mov	r3, fp
 800be30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be34:	f7f4 fc08 	bl	8000648 <__aeabi_dmul>
 800be38:	4682      	mov	sl, r0
 800be3a:	468b      	mov	fp, r1
 800be3c:	f038 080f 	bics.w	r8, r8, #15
 800be40:	d04f      	beq.n	800bee2 <_strtod_l+0x522>
 800be42:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800be46:	dd22      	ble.n	800be8e <_strtod_l+0x4ce>
 800be48:	2500      	movs	r5, #0
 800be4a:	462e      	mov	r6, r5
 800be4c:	9507      	str	r5, [sp, #28]
 800be4e:	9505      	str	r5, [sp, #20]
 800be50:	2322      	movs	r3, #34	; 0x22
 800be52:	f8df b118 	ldr.w	fp, [pc, #280]	; 800bf6c <_strtod_l+0x5ac>
 800be56:	6023      	str	r3, [r4, #0]
 800be58:	f04f 0a00 	mov.w	sl, #0
 800be5c:	9b07      	ldr	r3, [sp, #28]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	f43f adf2 	beq.w	800ba48 <_strtod_l+0x88>
 800be64:	9918      	ldr	r1, [sp, #96]	; 0x60
 800be66:	4620      	mov	r0, r4
 800be68:	f001 ff8c 	bl	800dd84 <_Bfree>
 800be6c:	9905      	ldr	r1, [sp, #20]
 800be6e:	4620      	mov	r0, r4
 800be70:	f001 ff88 	bl	800dd84 <_Bfree>
 800be74:	4631      	mov	r1, r6
 800be76:	4620      	mov	r0, r4
 800be78:	f001 ff84 	bl	800dd84 <_Bfree>
 800be7c:	9907      	ldr	r1, [sp, #28]
 800be7e:	4620      	mov	r0, r4
 800be80:	f001 ff80 	bl	800dd84 <_Bfree>
 800be84:	4629      	mov	r1, r5
 800be86:	4620      	mov	r0, r4
 800be88:	f001 ff7c 	bl	800dd84 <_Bfree>
 800be8c:	e5dc      	b.n	800ba48 <_strtod_l+0x88>
 800be8e:	4b36      	ldr	r3, [pc, #216]	; (800bf68 <_strtod_l+0x5a8>)
 800be90:	9304      	str	r3, [sp, #16]
 800be92:	2300      	movs	r3, #0
 800be94:	ea4f 1828 	mov.w	r8, r8, asr #4
 800be98:	4650      	mov	r0, sl
 800be9a:	4659      	mov	r1, fp
 800be9c:	4699      	mov	r9, r3
 800be9e:	f1b8 0f01 	cmp.w	r8, #1
 800bea2:	dc21      	bgt.n	800bee8 <_strtod_l+0x528>
 800bea4:	b10b      	cbz	r3, 800beaa <_strtod_l+0x4ea>
 800bea6:	4682      	mov	sl, r0
 800bea8:	468b      	mov	fp, r1
 800beaa:	4b2f      	ldr	r3, [pc, #188]	; (800bf68 <_strtod_l+0x5a8>)
 800beac:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800beb0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800beb4:	4652      	mov	r2, sl
 800beb6:	465b      	mov	r3, fp
 800beb8:	e9d9 0100 	ldrd	r0, r1, [r9]
 800bebc:	f7f4 fbc4 	bl	8000648 <__aeabi_dmul>
 800bec0:	4b2a      	ldr	r3, [pc, #168]	; (800bf6c <_strtod_l+0x5ac>)
 800bec2:	460a      	mov	r2, r1
 800bec4:	400b      	ands	r3, r1
 800bec6:	492a      	ldr	r1, [pc, #168]	; (800bf70 <_strtod_l+0x5b0>)
 800bec8:	428b      	cmp	r3, r1
 800beca:	4682      	mov	sl, r0
 800becc:	d8bc      	bhi.n	800be48 <_strtod_l+0x488>
 800bece:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800bed2:	428b      	cmp	r3, r1
 800bed4:	bf86      	itte	hi
 800bed6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800bf74 <_strtod_l+0x5b4>
 800beda:	f04f 3aff 	movhi.w	sl, #4294967295
 800bede:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800bee2:	2300      	movs	r3, #0
 800bee4:	9304      	str	r3, [sp, #16]
 800bee6:	e084      	b.n	800bff2 <_strtod_l+0x632>
 800bee8:	f018 0f01 	tst.w	r8, #1
 800beec:	d005      	beq.n	800befa <_strtod_l+0x53a>
 800beee:	9b04      	ldr	r3, [sp, #16]
 800bef0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef4:	f7f4 fba8 	bl	8000648 <__aeabi_dmul>
 800bef8:	2301      	movs	r3, #1
 800befa:	9a04      	ldr	r2, [sp, #16]
 800befc:	3208      	adds	r2, #8
 800befe:	f109 0901 	add.w	r9, r9, #1
 800bf02:	ea4f 0868 	mov.w	r8, r8, asr #1
 800bf06:	9204      	str	r2, [sp, #16]
 800bf08:	e7c9      	b.n	800be9e <_strtod_l+0x4de>
 800bf0a:	d0ea      	beq.n	800bee2 <_strtod_l+0x522>
 800bf0c:	f1c8 0800 	rsb	r8, r8, #0
 800bf10:	f018 020f 	ands.w	r2, r8, #15
 800bf14:	d00a      	beq.n	800bf2c <_strtod_l+0x56c>
 800bf16:	4b13      	ldr	r3, [pc, #76]	; (800bf64 <_strtod_l+0x5a4>)
 800bf18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bf1c:	4650      	mov	r0, sl
 800bf1e:	4659      	mov	r1, fp
 800bf20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf24:	f7f4 fcba 	bl	800089c <__aeabi_ddiv>
 800bf28:	4682      	mov	sl, r0
 800bf2a:	468b      	mov	fp, r1
 800bf2c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800bf30:	d0d7      	beq.n	800bee2 <_strtod_l+0x522>
 800bf32:	f1b8 0f1f 	cmp.w	r8, #31
 800bf36:	dd1f      	ble.n	800bf78 <_strtod_l+0x5b8>
 800bf38:	2500      	movs	r5, #0
 800bf3a:	462e      	mov	r6, r5
 800bf3c:	9507      	str	r5, [sp, #28]
 800bf3e:	9505      	str	r5, [sp, #20]
 800bf40:	2322      	movs	r3, #34	; 0x22
 800bf42:	f04f 0a00 	mov.w	sl, #0
 800bf46:	f04f 0b00 	mov.w	fp, #0
 800bf4a:	6023      	str	r3, [r4, #0]
 800bf4c:	e786      	b.n	800be5c <_strtod_l+0x49c>
 800bf4e:	bf00      	nop
 800bf50:	08010041 	.word	0x08010041
 800bf54:	08010084 	.word	0x08010084
 800bf58:	08010039 	.word	0x08010039
 800bf5c:	080101c4 	.word	0x080101c4
 800bf60:	080104d8 	.word	0x080104d8
 800bf64:	080103b8 	.word	0x080103b8
 800bf68:	08010390 	.word	0x08010390
 800bf6c:	7ff00000 	.word	0x7ff00000
 800bf70:	7ca00000 	.word	0x7ca00000
 800bf74:	7fefffff 	.word	0x7fefffff
 800bf78:	f018 0310 	ands.w	r3, r8, #16
 800bf7c:	bf18      	it	ne
 800bf7e:	236a      	movne	r3, #106	; 0x6a
 800bf80:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c330 <_strtod_l+0x970>
 800bf84:	9304      	str	r3, [sp, #16]
 800bf86:	4650      	mov	r0, sl
 800bf88:	4659      	mov	r1, fp
 800bf8a:	2300      	movs	r3, #0
 800bf8c:	f018 0f01 	tst.w	r8, #1
 800bf90:	d004      	beq.n	800bf9c <_strtod_l+0x5dc>
 800bf92:	e9d9 2300 	ldrd	r2, r3, [r9]
 800bf96:	f7f4 fb57 	bl	8000648 <__aeabi_dmul>
 800bf9a:	2301      	movs	r3, #1
 800bf9c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800bfa0:	f109 0908 	add.w	r9, r9, #8
 800bfa4:	d1f2      	bne.n	800bf8c <_strtod_l+0x5cc>
 800bfa6:	b10b      	cbz	r3, 800bfac <_strtod_l+0x5ec>
 800bfa8:	4682      	mov	sl, r0
 800bfaa:	468b      	mov	fp, r1
 800bfac:	9b04      	ldr	r3, [sp, #16]
 800bfae:	b1c3      	cbz	r3, 800bfe2 <_strtod_l+0x622>
 800bfb0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800bfb4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	4659      	mov	r1, fp
 800bfbc:	dd11      	ble.n	800bfe2 <_strtod_l+0x622>
 800bfbe:	2b1f      	cmp	r3, #31
 800bfc0:	f340 8124 	ble.w	800c20c <_strtod_l+0x84c>
 800bfc4:	2b34      	cmp	r3, #52	; 0x34
 800bfc6:	bfde      	ittt	le
 800bfc8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800bfcc:	f04f 33ff 	movle.w	r3, #4294967295
 800bfd0:	fa03 f202 	lslle.w	r2, r3, r2
 800bfd4:	f04f 0a00 	mov.w	sl, #0
 800bfd8:	bfcc      	ite	gt
 800bfda:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800bfde:	ea02 0b01 	andle.w	fp, r2, r1
 800bfe2:	2200      	movs	r2, #0
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	4650      	mov	r0, sl
 800bfe8:	4659      	mov	r1, fp
 800bfea:	f7f4 fd95 	bl	8000b18 <__aeabi_dcmpeq>
 800bfee:	2800      	cmp	r0, #0
 800bff0:	d1a2      	bne.n	800bf38 <_strtod_l+0x578>
 800bff2:	9b07      	ldr	r3, [sp, #28]
 800bff4:	9300      	str	r3, [sp, #0]
 800bff6:	9908      	ldr	r1, [sp, #32]
 800bff8:	462b      	mov	r3, r5
 800bffa:	463a      	mov	r2, r7
 800bffc:	4620      	mov	r0, r4
 800bffe:	f001 ff29 	bl	800de54 <__s2b>
 800c002:	9007      	str	r0, [sp, #28]
 800c004:	2800      	cmp	r0, #0
 800c006:	f43f af1f 	beq.w	800be48 <_strtod_l+0x488>
 800c00a:	9b05      	ldr	r3, [sp, #20]
 800c00c:	1b9e      	subs	r6, r3, r6
 800c00e:	9b06      	ldr	r3, [sp, #24]
 800c010:	2b00      	cmp	r3, #0
 800c012:	bfb4      	ite	lt
 800c014:	4633      	movlt	r3, r6
 800c016:	2300      	movge	r3, #0
 800c018:	930c      	str	r3, [sp, #48]	; 0x30
 800c01a:	9b06      	ldr	r3, [sp, #24]
 800c01c:	2500      	movs	r5, #0
 800c01e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c022:	9312      	str	r3, [sp, #72]	; 0x48
 800c024:	462e      	mov	r6, r5
 800c026:	9b07      	ldr	r3, [sp, #28]
 800c028:	4620      	mov	r0, r4
 800c02a:	6859      	ldr	r1, [r3, #4]
 800c02c:	f001 fe6a 	bl	800dd04 <_Balloc>
 800c030:	9005      	str	r0, [sp, #20]
 800c032:	2800      	cmp	r0, #0
 800c034:	f43f af0c 	beq.w	800be50 <_strtod_l+0x490>
 800c038:	9b07      	ldr	r3, [sp, #28]
 800c03a:	691a      	ldr	r2, [r3, #16]
 800c03c:	3202      	adds	r2, #2
 800c03e:	f103 010c 	add.w	r1, r3, #12
 800c042:	0092      	lsls	r2, r2, #2
 800c044:	300c      	adds	r0, #12
 800c046:	f001 fe42 	bl	800dcce <memcpy>
 800c04a:	ec4b ab10 	vmov	d0, sl, fp
 800c04e:	aa1a      	add	r2, sp, #104	; 0x68
 800c050:	a919      	add	r1, sp, #100	; 0x64
 800c052:	4620      	mov	r0, r4
 800c054:	f002 fa44 	bl	800e4e0 <__d2b>
 800c058:	ec4b ab18 	vmov	d8, sl, fp
 800c05c:	9018      	str	r0, [sp, #96]	; 0x60
 800c05e:	2800      	cmp	r0, #0
 800c060:	f43f aef6 	beq.w	800be50 <_strtod_l+0x490>
 800c064:	2101      	movs	r1, #1
 800c066:	4620      	mov	r0, r4
 800c068:	f001 ff8e 	bl	800df88 <__i2b>
 800c06c:	4606      	mov	r6, r0
 800c06e:	2800      	cmp	r0, #0
 800c070:	f43f aeee 	beq.w	800be50 <_strtod_l+0x490>
 800c074:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c076:	9904      	ldr	r1, [sp, #16]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	bfab      	itete	ge
 800c07c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c07e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c080:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c082:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c086:	bfac      	ite	ge
 800c088:	eb03 0902 	addge.w	r9, r3, r2
 800c08c:	1ad7      	sublt	r7, r2, r3
 800c08e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c090:	eba3 0801 	sub.w	r8, r3, r1
 800c094:	4490      	add	r8, r2
 800c096:	4ba1      	ldr	r3, [pc, #644]	; (800c31c <_strtod_l+0x95c>)
 800c098:	f108 38ff 	add.w	r8, r8, #4294967295
 800c09c:	4598      	cmp	r8, r3
 800c09e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c0a2:	f280 80c7 	bge.w	800c234 <_strtod_l+0x874>
 800c0a6:	eba3 0308 	sub.w	r3, r3, r8
 800c0aa:	2b1f      	cmp	r3, #31
 800c0ac:	eba2 0203 	sub.w	r2, r2, r3
 800c0b0:	f04f 0101 	mov.w	r1, #1
 800c0b4:	f300 80b1 	bgt.w	800c21a <_strtod_l+0x85a>
 800c0b8:	fa01 f303 	lsl.w	r3, r1, r3
 800c0bc:	930d      	str	r3, [sp, #52]	; 0x34
 800c0be:	2300      	movs	r3, #0
 800c0c0:	9308      	str	r3, [sp, #32]
 800c0c2:	eb09 0802 	add.w	r8, r9, r2
 800c0c6:	9b04      	ldr	r3, [sp, #16]
 800c0c8:	45c1      	cmp	r9, r8
 800c0ca:	4417      	add	r7, r2
 800c0cc:	441f      	add	r7, r3
 800c0ce:	464b      	mov	r3, r9
 800c0d0:	bfa8      	it	ge
 800c0d2:	4643      	movge	r3, r8
 800c0d4:	42bb      	cmp	r3, r7
 800c0d6:	bfa8      	it	ge
 800c0d8:	463b      	movge	r3, r7
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	bfc2      	ittt	gt
 800c0de:	eba8 0803 	subgt.w	r8, r8, r3
 800c0e2:	1aff      	subgt	r7, r7, r3
 800c0e4:	eba9 0903 	subgt.w	r9, r9, r3
 800c0e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	dd17      	ble.n	800c11e <_strtod_l+0x75e>
 800c0ee:	4631      	mov	r1, r6
 800c0f0:	461a      	mov	r2, r3
 800c0f2:	4620      	mov	r0, r4
 800c0f4:	f002 f808 	bl	800e108 <__pow5mult>
 800c0f8:	4606      	mov	r6, r0
 800c0fa:	2800      	cmp	r0, #0
 800c0fc:	f43f aea8 	beq.w	800be50 <_strtod_l+0x490>
 800c100:	4601      	mov	r1, r0
 800c102:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c104:	4620      	mov	r0, r4
 800c106:	f001 ff55 	bl	800dfb4 <__multiply>
 800c10a:	900b      	str	r0, [sp, #44]	; 0x2c
 800c10c:	2800      	cmp	r0, #0
 800c10e:	f43f ae9f 	beq.w	800be50 <_strtod_l+0x490>
 800c112:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c114:	4620      	mov	r0, r4
 800c116:	f001 fe35 	bl	800dd84 <_Bfree>
 800c11a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c11c:	9318      	str	r3, [sp, #96]	; 0x60
 800c11e:	f1b8 0f00 	cmp.w	r8, #0
 800c122:	f300 808c 	bgt.w	800c23e <_strtod_l+0x87e>
 800c126:	9b06      	ldr	r3, [sp, #24]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	dd08      	ble.n	800c13e <_strtod_l+0x77e>
 800c12c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c12e:	9905      	ldr	r1, [sp, #20]
 800c130:	4620      	mov	r0, r4
 800c132:	f001 ffe9 	bl	800e108 <__pow5mult>
 800c136:	9005      	str	r0, [sp, #20]
 800c138:	2800      	cmp	r0, #0
 800c13a:	f43f ae89 	beq.w	800be50 <_strtod_l+0x490>
 800c13e:	2f00      	cmp	r7, #0
 800c140:	dd08      	ble.n	800c154 <_strtod_l+0x794>
 800c142:	9905      	ldr	r1, [sp, #20]
 800c144:	463a      	mov	r2, r7
 800c146:	4620      	mov	r0, r4
 800c148:	f002 f838 	bl	800e1bc <__lshift>
 800c14c:	9005      	str	r0, [sp, #20]
 800c14e:	2800      	cmp	r0, #0
 800c150:	f43f ae7e 	beq.w	800be50 <_strtod_l+0x490>
 800c154:	f1b9 0f00 	cmp.w	r9, #0
 800c158:	dd08      	ble.n	800c16c <_strtod_l+0x7ac>
 800c15a:	4631      	mov	r1, r6
 800c15c:	464a      	mov	r2, r9
 800c15e:	4620      	mov	r0, r4
 800c160:	f002 f82c 	bl	800e1bc <__lshift>
 800c164:	4606      	mov	r6, r0
 800c166:	2800      	cmp	r0, #0
 800c168:	f43f ae72 	beq.w	800be50 <_strtod_l+0x490>
 800c16c:	9a05      	ldr	r2, [sp, #20]
 800c16e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c170:	4620      	mov	r0, r4
 800c172:	f002 f8af 	bl	800e2d4 <__mdiff>
 800c176:	4605      	mov	r5, r0
 800c178:	2800      	cmp	r0, #0
 800c17a:	f43f ae69 	beq.w	800be50 <_strtod_l+0x490>
 800c17e:	68c3      	ldr	r3, [r0, #12]
 800c180:	930b      	str	r3, [sp, #44]	; 0x2c
 800c182:	2300      	movs	r3, #0
 800c184:	60c3      	str	r3, [r0, #12]
 800c186:	4631      	mov	r1, r6
 800c188:	f002 f888 	bl	800e29c <__mcmp>
 800c18c:	2800      	cmp	r0, #0
 800c18e:	da60      	bge.n	800c252 <_strtod_l+0x892>
 800c190:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c192:	ea53 030a 	orrs.w	r3, r3, sl
 800c196:	f040 8082 	bne.w	800c29e <_strtod_l+0x8de>
 800c19a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d17d      	bne.n	800c29e <_strtod_l+0x8de>
 800c1a2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c1a6:	0d1b      	lsrs	r3, r3, #20
 800c1a8:	051b      	lsls	r3, r3, #20
 800c1aa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c1ae:	d976      	bls.n	800c29e <_strtod_l+0x8de>
 800c1b0:	696b      	ldr	r3, [r5, #20]
 800c1b2:	b913      	cbnz	r3, 800c1ba <_strtod_l+0x7fa>
 800c1b4:	692b      	ldr	r3, [r5, #16]
 800c1b6:	2b01      	cmp	r3, #1
 800c1b8:	dd71      	ble.n	800c29e <_strtod_l+0x8de>
 800c1ba:	4629      	mov	r1, r5
 800c1bc:	2201      	movs	r2, #1
 800c1be:	4620      	mov	r0, r4
 800c1c0:	f001 fffc 	bl	800e1bc <__lshift>
 800c1c4:	4631      	mov	r1, r6
 800c1c6:	4605      	mov	r5, r0
 800c1c8:	f002 f868 	bl	800e29c <__mcmp>
 800c1cc:	2800      	cmp	r0, #0
 800c1ce:	dd66      	ble.n	800c29e <_strtod_l+0x8de>
 800c1d0:	9904      	ldr	r1, [sp, #16]
 800c1d2:	4a53      	ldr	r2, [pc, #332]	; (800c320 <_strtod_l+0x960>)
 800c1d4:	465b      	mov	r3, fp
 800c1d6:	2900      	cmp	r1, #0
 800c1d8:	f000 8081 	beq.w	800c2de <_strtod_l+0x91e>
 800c1dc:	ea02 010b 	and.w	r1, r2, fp
 800c1e0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c1e4:	dc7b      	bgt.n	800c2de <_strtod_l+0x91e>
 800c1e6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c1ea:	f77f aea9 	ble.w	800bf40 <_strtod_l+0x580>
 800c1ee:	4b4d      	ldr	r3, [pc, #308]	; (800c324 <_strtod_l+0x964>)
 800c1f0:	4650      	mov	r0, sl
 800c1f2:	4659      	mov	r1, fp
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	f7f4 fa27 	bl	8000648 <__aeabi_dmul>
 800c1fa:	460b      	mov	r3, r1
 800c1fc:	4303      	orrs	r3, r0
 800c1fe:	bf08      	it	eq
 800c200:	2322      	moveq	r3, #34	; 0x22
 800c202:	4682      	mov	sl, r0
 800c204:	468b      	mov	fp, r1
 800c206:	bf08      	it	eq
 800c208:	6023      	streq	r3, [r4, #0]
 800c20a:	e62b      	b.n	800be64 <_strtod_l+0x4a4>
 800c20c:	f04f 32ff 	mov.w	r2, #4294967295
 800c210:	fa02 f303 	lsl.w	r3, r2, r3
 800c214:	ea03 0a0a 	and.w	sl, r3, sl
 800c218:	e6e3      	b.n	800bfe2 <_strtod_l+0x622>
 800c21a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c21e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c222:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c226:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c22a:	fa01 f308 	lsl.w	r3, r1, r8
 800c22e:	9308      	str	r3, [sp, #32]
 800c230:	910d      	str	r1, [sp, #52]	; 0x34
 800c232:	e746      	b.n	800c0c2 <_strtod_l+0x702>
 800c234:	2300      	movs	r3, #0
 800c236:	9308      	str	r3, [sp, #32]
 800c238:	2301      	movs	r3, #1
 800c23a:	930d      	str	r3, [sp, #52]	; 0x34
 800c23c:	e741      	b.n	800c0c2 <_strtod_l+0x702>
 800c23e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c240:	4642      	mov	r2, r8
 800c242:	4620      	mov	r0, r4
 800c244:	f001 ffba 	bl	800e1bc <__lshift>
 800c248:	9018      	str	r0, [sp, #96]	; 0x60
 800c24a:	2800      	cmp	r0, #0
 800c24c:	f47f af6b 	bne.w	800c126 <_strtod_l+0x766>
 800c250:	e5fe      	b.n	800be50 <_strtod_l+0x490>
 800c252:	465f      	mov	r7, fp
 800c254:	d16e      	bne.n	800c334 <_strtod_l+0x974>
 800c256:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c258:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c25c:	b342      	cbz	r2, 800c2b0 <_strtod_l+0x8f0>
 800c25e:	4a32      	ldr	r2, [pc, #200]	; (800c328 <_strtod_l+0x968>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d128      	bne.n	800c2b6 <_strtod_l+0x8f6>
 800c264:	9b04      	ldr	r3, [sp, #16]
 800c266:	4651      	mov	r1, sl
 800c268:	b1eb      	cbz	r3, 800c2a6 <_strtod_l+0x8e6>
 800c26a:	4b2d      	ldr	r3, [pc, #180]	; (800c320 <_strtod_l+0x960>)
 800c26c:	403b      	ands	r3, r7
 800c26e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c272:	f04f 32ff 	mov.w	r2, #4294967295
 800c276:	d819      	bhi.n	800c2ac <_strtod_l+0x8ec>
 800c278:	0d1b      	lsrs	r3, r3, #20
 800c27a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c27e:	fa02 f303 	lsl.w	r3, r2, r3
 800c282:	4299      	cmp	r1, r3
 800c284:	d117      	bne.n	800c2b6 <_strtod_l+0x8f6>
 800c286:	4b29      	ldr	r3, [pc, #164]	; (800c32c <_strtod_l+0x96c>)
 800c288:	429f      	cmp	r7, r3
 800c28a:	d102      	bne.n	800c292 <_strtod_l+0x8d2>
 800c28c:	3101      	adds	r1, #1
 800c28e:	f43f addf 	beq.w	800be50 <_strtod_l+0x490>
 800c292:	4b23      	ldr	r3, [pc, #140]	; (800c320 <_strtod_l+0x960>)
 800c294:	403b      	ands	r3, r7
 800c296:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c29a:	f04f 0a00 	mov.w	sl, #0
 800c29e:	9b04      	ldr	r3, [sp, #16]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d1a4      	bne.n	800c1ee <_strtod_l+0x82e>
 800c2a4:	e5de      	b.n	800be64 <_strtod_l+0x4a4>
 800c2a6:	f04f 33ff 	mov.w	r3, #4294967295
 800c2aa:	e7ea      	b.n	800c282 <_strtod_l+0x8c2>
 800c2ac:	4613      	mov	r3, r2
 800c2ae:	e7e8      	b.n	800c282 <_strtod_l+0x8c2>
 800c2b0:	ea53 030a 	orrs.w	r3, r3, sl
 800c2b4:	d08c      	beq.n	800c1d0 <_strtod_l+0x810>
 800c2b6:	9b08      	ldr	r3, [sp, #32]
 800c2b8:	b1db      	cbz	r3, 800c2f2 <_strtod_l+0x932>
 800c2ba:	423b      	tst	r3, r7
 800c2bc:	d0ef      	beq.n	800c29e <_strtod_l+0x8de>
 800c2be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2c0:	9a04      	ldr	r2, [sp, #16]
 800c2c2:	4650      	mov	r0, sl
 800c2c4:	4659      	mov	r1, fp
 800c2c6:	b1c3      	cbz	r3, 800c2fa <_strtod_l+0x93a>
 800c2c8:	f7ff fb5e 	bl	800b988 <sulp>
 800c2cc:	4602      	mov	r2, r0
 800c2ce:	460b      	mov	r3, r1
 800c2d0:	ec51 0b18 	vmov	r0, r1, d8
 800c2d4:	f7f4 f802 	bl	80002dc <__adddf3>
 800c2d8:	4682      	mov	sl, r0
 800c2da:	468b      	mov	fp, r1
 800c2dc:	e7df      	b.n	800c29e <_strtod_l+0x8de>
 800c2de:	4013      	ands	r3, r2
 800c2e0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c2e4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c2e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c2ec:	f04f 3aff 	mov.w	sl, #4294967295
 800c2f0:	e7d5      	b.n	800c29e <_strtod_l+0x8de>
 800c2f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2f4:	ea13 0f0a 	tst.w	r3, sl
 800c2f8:	e7e0      	b.n	800c2bc <_strtod_l+0x8fc>
 800c2fa:	f7ff fb45 	bl	800b988 <sulp>
 800c2fe:	4602      	mov	r2, r0
 800c300:	460b      	mov	r3, r1
 800c302:	ec51 0b18 	vmov	r0, r1, d8
 800c306:	f7f3 ffe7 	bl	80002d8 <__aeabi_dsub>
 800c30a:	2200      	movs	r2, #0
 800c30c:	2300      	movs	r3, #0
 800c30e:	4682      	mov	sl, r0
 800c310:	468b      	mov	fp, r1
 800c312:	f7f4 fc01 	bl	8000b18 <__aeabi_dcmpeq>
 800c316:	2800      	cmp	r0, #0
 800c318:	d0c1      	beq.n	800c29e <_strtod_l+0x8de>
 800c31a:	e611      	b.n	800bf40 <_strtod_l+0x580>
 800c31c:	fffffc02 	.word	0xfffffc02
 800c320:	7ff00000 	.word	0x7ff00000
 800c324:	39500000 	.word	0x39500000
 800c328:	000fffff 	.word	0x000fffff
 800c32c:	7fefffff 	.word	0x7fefffff
 800c330:	08010098 	.word	0x08010098
 800c334:	4631      	mov	r1, r6
 800c336:	4628      	mov	r0, r5
 800c338:	f002 f92e 	bl	800e598 <__ratio>
 800c33c:	ec59 8b10 	vmov	r8, r9, d0
 800c340:	ee10 0a10 	vmov	r0, s0
 800c344:	2200      	movs	r2, #0
 800c346:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c34a:	4649      	mov	r1, r9
 800c34c:	f7f4 fbf8 	bl	8000b40 <__aeabi_dcmple>
 800c350:	2800      	cmp	r0, #0
 800c352:	d07a      	beq.n	800c44a <_strtod_l+0xa8a>
 800c354:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c356:	2b00      	cmp	r3, #0
 800c358:	d04a      	beq.n	800c3f0 <_strtod_l+0xa30>
 800c35a:	4b95      	ldr	r3, [pc, #596]	; (800c5b0 <_strtod_l+0xbf0>)
 800c35c:	2200      	movs	r2, #0
 800c35e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c362:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800c5b0 <_strtod_l+0xbf0>
 800c366:	f04f 0800 	mov.w	r8, #0
 800c36a:	4b92      	ldr	r3, [pc, #584]	; (800c5b4 <_strtod_l+0xbf4>)
 800c36c:	403b      	ands	r3, r7
 800c36e:	930d      	str	r3, [sp, #52]	; 0x34
 800c370:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c372:	4b91      	ldr	r3, [pc, #580]	; (800c5b8 <_strtod_l+0xbf8>)
 800c374:	429a      	cmp	r2, r3
 800c376:	f040 80b0 	bne.w	800c4da <_strtod_l+0xb1a>
 800c37a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c37e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c382:	ec4b ab10 	vmov	d0, sl, fp
 800c386:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c38a:	f002 f82d 	bl	800e3e8 <__ulp>
 800c38e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c392:	ec53 2b10 	vmov	r2, r3, d0
 800c396:	f7f4 f957 	bl	8000648 <__aeabi_dmul>
 800c39a:	4652      	mov	r2, sl
 800c39c:	465b      	mov	r3, fp
 800c39e:	f7f3 ff9d 	bl	80002dc <__adddf3>
 800c3a2:	460b      	mov	r3, r1
 800c3a4:	4983      	ldr	r1, [pc, #524]	; (800c5b4 <_strtod_l+0xbf4>)
 800c3a6:	4a85      	ldr	r2, [pc, #532]	; (800c5bc <_strtod_l+0xbfc>)
 800c3a8:	4019      	ands	r1, r3
 800c3aa:	4291      	cmp	r1, r2
 800c3ac:	4682      	mov	sl, r0
 800c3ae:	d960      	bls.n	800c472 <_strtod_l+0xab2>
 800c3b0:	ee18 3a90 	vmov	r3, s17
 800c3b4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c3b8:	4293      	cmp	r3, r2
 800c3ba:	d104      	bne.n	800c3c6 <_strtod_l+0xa06>
 800c3bc:	ee18 3a10 	vmov	r3, s16
 800c3c0:	3301      	adds	r3, #1
 800c3c2:	f43f ad45 	beq.w	800be50 <_strtod_l+0x490>
 800c3c6:	f8df b200 	ldr.w	fp, [pc, #512]	; 800c5c8 <_strtod_l+0xc08>
 800c3ca:	f04f 3aff 	mov.w	sl, #4294967295
 800c3ce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	f001 fcd7 	bl	800dd84 <_Bfree>
 800c3d6:	9905      	ldr	r1, [sp, #20]
 800c3d8:	4620      	mov	r0, r4
 800c3da:	f001 fcd3 	bl	800dd84 <_Bfree>
 800c3de:	4631      	mov	r1, r6
 800c3e0:	4620      	mov	r0, r4
 800c3e2:	f001 fccf 	bl	800dd84 <_Bfree>
 800c3e6:	4629      	mov	r1, r5
 800c3e8:	4620      	mov	r0, r4
 800c3ea:	f001 fccb 	bl	800dd84 <_Bfree>
 800c3ee:	e61a      	b.n	800c026 <_strtod_l+0x666>
 800c3f0:	f1ba 0f00 	cmp.w	sl, #0
 800c3f4:	d11b      	bne.n	800c42e <_strtod_l+0xa6e>
 800c3f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c3fa:	b9f3      	cbnz	r3, 800c43a <_strtod_l+0xa7a>
 800c3fc:	4b6c      	ldr	r3, [pc, #432]	; (800c5b0 <_strtod_l+0xbf0>)
 800c3fe:	2200      	movs	r2, #0
 800c400:	4640      	mov	r0, r8
 800c402:	4649      	mov	r1, r9
 800c404:	f7f4 fb92 	bl	8000b2c <__aeabi_dcmplt>
 800c408:	b9d0      	cbnz	r0, 800c440 <_strtod_l+0xa80>
 800c40a:	4640      	mov	r0, r8
 800c40c:	4649      	mov	r1, r9
 800c40e:	4b6c      	ldr	r3, [pc, #432]	; (800c5c0 <_strtod_l+0xc00>)
 800c410:	2200      	movs	r2, #0
 800c412:	f7f4 f919 	bl	8000648 <__aeabi_dmul>
 800c416:	4680      	mov	r8, r0
 800c418:	4689      	mov	r9, r1
 800c41a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c41e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800c422:	9315      	str	r3, [sp, #84]	; 0x54
 800c424:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c428:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c42c:	e79d      	b.n	800c36a <_strtod_l+0x9aa>
 800c42e:	f1ba 0f01 	cmp.w	sl, #1
 800c432:	d102      	bne.n	800c43a <_strtod_l+0xa7a>
 800c434:	2f00      	cmp	r7, #0
 800c436:	f43f ad83 	beq.w	800bf40 <_strtod_l+0x580>
 800c43a:	4b62      	ldr	r3, [pc, #392]	; (800c5c4 <_strtod_l+0xc04>)
 800c43c:	2200      	movs	r2, #0
 800c43e:	e78e      	b.n	800c35e <_strtod_l+0x99e>
 800c440:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800c5c0 <_strtod_l+0xc00>
 800c444:	f04f 0800 	mov.w	r8, #0
 800c448:	e7e7      	b.n	800c41a <_strtod_l+0xa5a>
 800c44a:	4b5d      	ldr	r3, [pc, #372]	; (800c5c0 <_strtod_l+0xc00>)
 800c44c:	4640      	mov	r0, r8
 800c44e:	4649      	mov	r1, r9
 800c450:	2200      	movs	r2, #0
 800c452:	f7f4 f8f9 	bl	8000648 <__aeabi_dmul>
 800c456:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c458:	4680      	mov	r8, r0
 800c45a:	4689      	mov	r9, r1
 800c45c:	b933      	cbnz	r3, 800c46c <_strtod_l+0xaac>
 800c45e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c462:	900e      	str	r0, [sp, #56]	; 0x38
 800c464:	930f      	str	r3, [sp, #60]	; 0x3c
 800c466:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c46a:	e7dd      	b.n	800c428 <_strtod_l+0xa68>
 800c46c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800c470:	e7f9      	b.n	800c466 <_strtod_l+0xaa6>
 800c472:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c476:	9b04      	ldr	r3, [sp, #16]
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d1a8      	bne.n	800c3ce <_strtod_l+0xa0e>
 800c47c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c480:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c482:	0d1b      	lsrs	r3, r3, #20
 800c484:	051b      	lsls	r3, r3, #20
 800c486:	429a      	cmp	r2, r3
 800c488:	d1a1      	bne.n	800c3ce <_strtod_l+0xa0e>
 800c48a:	4640      	mov	r0, r8
 800c48c:	4649      	mov	r1, r9
 800c48e:	f7f4 fc3b 	bl	8000d08 <__aeabi_d2lz>
 800c492:	f7f4 f8ab 	bl	80005ec <__aeabi_l2d>
 800c496:	4602      	mov	r2, r0
 800c498:	460b      	mov	r3, r1
 800c49a:	4640      	mov	r0, r8
 800c49c:	4649      	mov	r1, r9
 800c49e:	f7f3 ff1b 	bl	80002d8 <__aeabi_dsub>
 800c4a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c4a4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c4a8:	ea43 030a 	orr.w	r3, r3, sl
 800c4ac:	4313      	orrs	r3, r2
 800c4ae:	4680      	mov	r8, r0
 800c4b0:	4689      	mov	r9, r1
 800c4b2:	d055      	beq.n	800c560 <_strtod_l+0xba0>
 800c4b4:	a336      	add	r3, pc, #216	; (adr r3, 800c590 <_strtod_l+0xbd0>)
 800c4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ba:	f7f4 fb37 	bl	8000b2c <__aeabi_dcmplt>
 800c4be:	2800      	cmp	r0, #0
 800c4c0:	f47f acd0 	bne.w	800be64 <_strtod_l+0x4a4>
 800c4c4:	a334      	add	r3, pc, #208	; (adr r3, 800c598 <_strtod_l+0xbd8>)
 800c4c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ca:	4640      	mov	r0, r8
 800c4cc:	4649      	mov	r1, r9
 800c4ce:	f7f4 fb4b 	bl	8000b68 <__aeabi_dcmpgt>
 800c4d2:	2800      	cmp	r0, #0
 800c4d4:	f43f af7b 	beq.w	800c3ce <_strtod_l+0xa0e>
 800c4d8:	e4c4      	b.n	800be64 <_strtod_l+0x4a4>
 800c4da:	9b04      	ldr	r3, [sp, #16]
 800c4dc:	b333      	cbz	r3, 800c52c <_strtod_l+0xb6c>
 800c4de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c4e0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c4e4:	d822      	bhi.n	800c52c <_strtod_l+0xb6c>
 800c4e6:	a32e      	add	r3, pc, #184	; (adr r3, 800c5a0 <_strtod_l+0xbe0>)
 800c4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ec:	4640      	mov	r0, r8
 800c4ee:	4649      	mov	r1, r9
 800c4f0:	f7f4 fb26 	bl	8000b40 <__aeabi_dcmple>
 800c4f4:	b1a0      	cbz	r0, 800c520 <_strtod_l+0xb60>
 800c4f6:	4649      	mov	r1, r9
 800c4f8:	4640      	mov	r0, r8
 800c4fa:	f7f4 fb7d 	bl	8000bf8 <__aeabi_d2uiz>
 800c4fe:	2801      	cmp	r0, #1
 800c500:	bf38      	it	cc
 800c502:	2001      	movcc	r0, #1
 800c504:	f7f4 f826 	bl	8000554 <__aeabi_ui2d>
 800c508:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c50a:	4680      	mov	r8, r0
 800c50c:	4689      	mov	r9, r1
 800c50e:	bb23      	cbnz	r3, 800c55a <_strtod_l+0xb9a>
 800c510:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c514:	9010      	str	r0, [sp, #64]	; 0x40
 800c516:	9311      	str	r3, [sp, #68]	; 0x44
 800c518:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c51c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c520:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c522:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c524:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c528:	1a9b      	subs	r3, r3, r2
 800c52a:	9309      	str	r3, [sp, #36]	; 0x24
 800c52c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c530:	eeb0 0a48 	vmov.f32	s0, s16
 800c534:	eef0 0a68 	vmov.f32	s1, s17
 800c538:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c53c:	f001 ff54 	bl	800e3e8 <__ulp>
 800c540:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c544:	ec53 2b10 	vmov	r2, r3, d0
 800c548:	f7f4 f87e 	bl	8000648 <__aeabi_dmul>
 800c54c:	ec53 2b18 	vmov	r2, r3, d8
 800c550:	f7f3 fec4 	bl	80002dc <__adddf3>
 800c554:	4682      	mov	sl, r0
 800c556:	468b      	mov	fp, r1
 800c558:	e78d      	b.n	800c476 <_strtod_l+0xab6>
 800c55a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800c55e:	e7db      	b.n	800c518 <_strtod_l+0xb58>
 800c560:	a311      	add	r3, pc, #68	; (adr r3, 800c5a8 <_strtod_l+0xbe8>)
 800c562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c566:	f7f4 fae1 	bl	8000b2c <__aeabi_dcmplt>
 800c56a:	e7b2      	b.n	800c4d2 <_strtod_l+0xb12>
 800c56c:	2300      	movs	r3, #0
 800c56e:	930a      	str	r3, [sp, #40]	; 0x28
 800c570:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c572:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c574:	6013      	str	r3, [r2, #0]
 800c576:	f7ff ba6b 	b.w	800ba50 <_strtod_l+0x90>
 800c57a:	2a65      	cmp	r2, #101	; 0x65
 800c57c:	f43f ab5f 	beq.w	800bc3e <_strtod_l+0x27e>
 800c580:	2a45      	cmp	r2, #69	; 0x45
 800c582:	f43f ab5c 	beq.w	800bc3e <_strtod_l+0x27e>
 800c586:	2301      	movs	r3, #1
 800c588:	f7ff bb94 	b.w	800bcb4 <_strtod_l+0x2f4>
 800c58c:	f3af 8000 	nop.w
 800c590:	94a03595 	.word	0x94a03595
 800c594:	3fdfffff 	.word	0x3fdfffff
 800c598:	35afe535 	.word	0x35afe535
 800c59c:	3fe00000 	.word	0x3fe00000
 800c5a0:	ffc00000 	.word	0xffc00000
 800c5a4:	41dfffff 	.word	0x41dfffff
 800c5a8:	94a03595 	.word	0x94a03595
 800c5ac:	3fcfffff 	.word	0x3fcfffff
 800c5b0:	3ff00000 	.word	0x3ff00000
 800c5b4:	7ff00000 	.word	0x7ff00000
 800c5b8:	7fe00000 	.word	0x7fe00000
 800c5bc:	7c9fffff 	.word	0x7c9fffff
 800c5c0:	3fe00000 	.word	0x3fe00000
 800c5c4:	bff00000 	.word	0xbff00000
 800c5c8:	7fefffff 	.word	0x7fefffff

0800c5cc <_strtod_r>:
 800c5cc:	4b01      	ldr	r3, [pc, #4]	; (800c5d4 <_strtod_r+0x8>)
 800c5ce:	f7ff b9f7 	b.w	800b9c0 <_strtod_l>
 800c5d2:	bf00      	nop
 800c5d4:	200001ec 	.word	0x200001ec

0800c5d8 <_strtol_l.constprop.0>:
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c5de:	d001      	beq.n	800c5e4 <_strtol_l.constprop.0+0xc>
 800c5e0:	2b24      	cmp	r3, #36	; 0x24
 800c5e2:	d906      	bls.n	800c5f2 <_strtol_l.constprop.0+0x1a>
 800c5e4:	f7fe f9ee 	bl	800a9c4 <__errno>
 800c5e8:	2316      	movs	r3, #22
 800c5ea:	6003      	str	r3, [r0, #0]
 800c5ec:	2000      	movs	r0, #0
 800c5ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5f2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c6d8 <_strtol_l.constprop.0+0x100>
 800c5f6:	460d      	mov	r5, r1
 800c5f8:	462e      	mov	r6, r5
 800c5fa:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c5fe:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c602:	f017 0708 	ands.w	r7, r7, #8
 800c606:	d1f7      	bne.n	800c5f8 <_strtol_l.constprop.0+0x20>
 800c608:	2c2d      	cmp	r4, #45	; 0x2d
 800c60a:	d132      	bne.n	800c672 <_strtol_l.constprop.0+0x9a>
 800c60c:	782c      	ldrb	r4, [r5, #0]
 800c60e:	2701      	movs	r7, #1
 800c610:	1cb5      	adds	r5, r6, #2
 800c612:	2b00      	cmp	r3, #0
 800c614:	d05b      	beq.n	800c6ce <_strtol_l.constprop.0+0xf6>
 800c616:	2b10      	cmp	r3, #16
 800c618:	d109      	bne.n	800c62e <_strtol_l.constprop.0+0x56>
 800c61a:	2c30      	cmp	r4, #48	; 0x30
 800c61c:	d107      	bne.n	800c62e <_strtol_l.constprop.0+0x56>
 800c61e:	782c      	ldrb	r4, [r5, #0]
 800c620:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c624:	2c58      	cmp	r4, #88	; 0x58
 800c626:	d14d      	bne.n	800c6c4 <_strtol_l.constprop.0+0xec>
 800c628:	786c      	ldrb	r4, [r5, #1]
 800c62a:	2310      	movs	r3, #16
 800c62c:	3502      	adds	r5, #2
 800c62e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c632:	f108 38ff 	add.w	r8, r8, #4294967295
 800c636:	f04f 0c00 	mov.w	ip, #0
 800c63a:	fbb8 f9f3 	udiv	r9, r8, r3
 800c63e:	4666      	mov	r6, ip
 800c640:	fb03 8a19 	mls	sl, r3, r9, r8
 800c644:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800c648:	f1be 0f09 	cmp.w	lr, #9
 800c64c:	d816      	bhi.n	800c67c <_strtol_l.constprop.0+0xa4>
 800c64e:	4674      	mov	r4, lr
 800c650:	42a3      	cmp	r3, r4
 800c652:	dd24      	ble.n	800c69e <_strtol_l.constprop.0+0xc6>
 800c654:	f1bc 0f00 	cmp.w	ip, #0
 800c658:	db1e      	blt.n	800c698 <_strtol_l.constprop.0+0xc0>
 800c65a:	45b1      	cmp	r9, r6
 800c65c:	d31c      	bcc.n	800c698 <_strtol_l.constprop.0+0xc0>
 800c65e:	d101      	bne.n	800c664 <_strtol_l.constprop.0+0x8c>
 800c660:	45a2      	cmp	sl, r4
 800c662:	db19      	blt.n	800c698 <_strtol_l.constprop.0+0xc0>
 800c664:	fb06 4603 	mla	r6, r6, r3, r4
 800c668:	f04f 0c01 	mov.w	ip, #1
 800c66c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c670:	e7e8      	b.n	800c644 <_strtol_l.constprop.0+0x6c>
 800c672:	2c2b      	cmp	r4, #43	; 0x2b
 800c674:	bf04      	itt	eq
 800c676:	782c      	ldrbeq	r4, [r5, #0]
 800c678:	1cb5      	addeq	r5, r6, #2
 800c67a:	e7ca      	b.n	800c612 <_strtol_l.constprop.0+0x3a>
 800c67c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800c680:	f1be 0f19 	cmp.w	lr, #25
 800c684:	d801      	bhi.n	800c68a <_strtol_l.constprop.0+0xb2>
 800c686:	3c37      	subs	r4, #55	; 0x37
 800c688:	e7e2      	b.n	800c650 <_strtol_l.constprop.0+0x78>
 800c68a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800c68e:	f1be 0f19 	cmp.w	lr, #25
 800c692:	d804      	bhi.n	800c69e <_strtol_l.constprop.0+0xc6>
 800c694:	3c57      	subs	r4, #87	; 0x57
 800c696:	e7db      	b.n	800c650 <_strtol_l.constprop.0+0x78>
 800c698:	f04f 3cff 	mov.w	ip, #4294967295
 800c69c:	e7e6      	b.n	800c66c <_strtol_l.constprop.0+0x94>
 800c69e:	f1bc 0f00 	cmp.w	ip, #0
 800c6a2:	da05      	bge.n	800c6b0 <_strtol_l.constprop.0+0xd8>
 800c6a4:	2322      	movs	r3, #34	; 0x22
 800c6a6:	6003      	str	r3, [r0, #0]
 800c6a8:	4646      	mov	r6, r8
 800c6aa:	b942      	cbnz	r2, 800c6be <_strtol_l.constprop.0+0xe6>
 800c6ac:	4630      	mov	r0, r6
 800c6ae:	e79e      	b.n	800c5ee <_strtol_l.constprop.0+0x16>
 800c6b0:	b107      	cbz	r7, 800c6b4 <_strtol_l.constprop.0+0xdc>
 800c6b2:	4276      	negs	r6, r6
 800c6b4:	2a00      	cmp	r2, #0
 800c6b6:	d0f9      	beq.n	800c6ac <_strtol_l.constprop.0+0xd4>
 800c6b8:	f1bc 0f00 	cmp.w	ip, #0
 800c6bc:	d000      	beq.n	800c6c0 <_strtol_l.constprop.0+0xe8>
 800c6be:	1e69      	subs	r1, r5, #1
 800c6c0:	6011      	str	r1, [r2, #0]
 800c6c2:	e7f3      	b.n	800c6ac <_strtol_l.constprop.0+0xd4>
 800c6c4:	2430      	movs	r4, #48	; 0x30
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d1b1      	bne.n	800c62e <_strtol_l.constprop.0+0x56>
 800c6ca:	2308      	movs	r3, #8
 800c6cc:	e7af      	b.n	800c62e <_strtol_l.constprop.0+0x56>
 800c6ce:	2c30      	cmp	r4, #48	; 0x30
 800c6d0:	d0a5      	beq.n	800c61e <_strtol_l.constprop.0+0x46>
 800c6d2:	230a      	movs	r3, #10
 800c6d4:	e7ab      	b.n	800c62e <_strtol_l.constprop.0+0x56>
 800c6d6:	bf00      	nop
 800c6d8:	080100c1 	.word	0x080100c1

0800c6dc <_strtol_r>:
 800c6dc:	f7ff bf7c 	b.w	800c5d8 <_strtol_l.constprop.0>

0800c6e0 <quorem>:
 800c6e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6e4:	6903      	ldr	r3, [r0, #16]
 800c6e6:	690c      	ldr	r4, [r1, #16]
 800c6e8:	42a3      	cmp	r3, r4
 800c6ea:	4607      	mov	r7, r0
 800c6ec:	f2c0 8081 	blt.w	800c7f2 <quorem+0x112>
 800c6f0:	3c01      	subs	r4, #1
 800c6f2:	f101 0814 	add.w	r8, r1, #20
 800c6f6:	f100 0514 	add.w	r5, r0, #20
 800c6fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c6fe:	9301      	str	r3, [sp, #4]
 800c700:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c704:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c708:	3301      	adds	r3, #1
 800c70a:	429a      	cmp	r2, r3
 800c70c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c710:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c714:	fbb2 f6f3 	udiv	r6, r2, r3
 800c718:	d331      	bcc.n	800c77e <quorem+0x9e>
 800c71a:	f04f 0e00 	mov.w	lr, #0
 800c71e:	4640      	mov	r0, r8
 800c720:	46ac      	mov	ip, r5
 800c722:	46f2      	mov	sl, lr
 800c724:	f850 2b04 	ldr.w	r2, [r0], #4
 800c728:	b293      	uxth	r3, r2
 800c72a:	fb06 e303 	mla	r3, r6, r3, lr
 800c72e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c732:	b29b      	uxth	r3, r3
 800c734:	ebaa 0303 	sub.w	r3, sl, r3
 800c738:	f8dc a000 	ldr.w	sl, [ip]
 800c73c:	0c12      	lsrs	r2, r2, #16
 800c73e:	fa13 f38a 	uxtah	r3, r3, sl
 800c742:	fb06 e202 	mla	r2, r6, r2, lr
 800c746:	9300      	str	r3, [sp, #0]
 800c748:	9b00      	ldr	r3, [sp, #0]
 800c74a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c74e:	b292      	uxth	r2, r2
 800c750:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c754:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c758:	f8bd 3000 	ldrh.w	r3, [sp]
 800c75c:	4581      	cmp	r9, r0
 800c75e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c762:	f84c 3b04 	str.w	r3, [ip], #4
 800c766:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c76a:	d2db      	bcs.n	800c724 <quorem+0x44>
 800c76c:	f855 300b 	ldr.w	r3, [r5, fp]
 800c770:	b92b      	cbnz	r3, 800c77e <quorem+0x9e>
 800c772:	9b01      	ldr	r3, [sp, #4]
 800c774:	3b04      	subs	r3, #4
 800c776:	429d      	cmp	r5, r3
 800c778:	461a      	mov	r2, r3
 800c77a:	d32e      	bcc.n	800c7da <quorem+0xfa>
 800c77c:	613c      	str	r4, [r7, #16]
 800c77e:	4638      	mov	r0, r7
 800c780:	f001 fd8c 	bl	800e29c <__mcmp>
 800c784:	2800      	cmp	r0, #0
 800c786:	db24      	blt.n	800c7d2 <quorem+0xf2>
 800c788:	3601      	adds	r6, #1
 800c78a:	4628      	mov	r0, r5
 800c78c:	f04f 0c00 	mov.w	ip, #0
 800c790:	f858 2b04 	ldr.w	r2, [r8], #4
 800c794:	f8d0 e000 	ldr.w	lr, [r0]
 800c798:	b293      	uxth	r3, r2
 800c79a:	ebac 0303 	sub.w	r3, ip, r3
 800c79e:	0c12      	lsrs	r2, r2, #16
 800c7a0:	fa13 f38e 	uxtah	r3, r3, lr
 800c7a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c7a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c7ac:	b29b      	uxth	r3, r3
 800c7ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7b2:	45c1      	cmp	r9, r8
 800c7b4:	f840 3b04 	str.w	r3, [r0], #4
 800c7b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c7bc:	d2e8      	bcs.n	800c790 <quorem+0xb0>
 800c7be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c7c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c7c6:	b922      	cbnz	r2, 800c7d2 <quorem+0xf2>
 800c7c8:	3b04      	subs	r3, #4
 800c7ca:	429d      	cmp	r5, r3
 800c7cc:	461a      	mov	r2, r3
 800c7ce:	d30a      	bcc.n	800c7e6 <quorem+0x106>
 800c7d0:	613c      	str	r4, [r7, #16]
 800c7d2:	4630      	mov	r0, r6
 800c7d4:	b003      	add	sp, #12
 800c7d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7da:	6812      	ldr	r2, [r2, #0]
 800c7dc:	3b04      	subs	r3, #4
 800c7de:	2a00      	cmp	r2, #0
 800c7e0:	d1cc      	bne.n	800c77c <quorem+0x9c>
 800c7e2:	3c01      	subs	r4, #1
 800c7e4:	e7c7      	b.n	800c776 <quorem+0x96>
 800c7e6:	6812      	ldr	r2, [r2, #0]
 800c7e8:	3b04      	subs	r3, #4
 800c7ea:	2a00      	cmp	r2, #0
 800c7ec:	d1f0      	bne.n	800c7d0 <quorem+0xf0>
 800c7ee:	3c01      	subs	r4, #1
 800c7f0:	e7eb      	b.n	800c7ca <quorem+0xea>
 800c7f2:	2000      	movs	r0, #0
 800c7f4:	e7ee      	b.n	800c7d4 <quorem+0xf4>
	...

0800c7f8 <_dtoa_r>:
 800c7f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7fc:	ed2d 8b04 	vpush	{d8-d9}
 800c800:	ec57 6b10 	vmov	r6, r7, d0
 800c804:	b093      	sub	sp, #76	; 0x4c
 800c806:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c808:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c80c:	9106      	str	r1, [sp, #24]
 800c80e:	ee10 aa10 	vmov	sl, s0
 800c812:	4604      	mov	r4, r0
 800c814:	9209      	str	r2, [sp, #36]	; 0x24
 800c816:	930c      	str	r3, [sp, #48]	; 0x30
 800c818:	46bb      	mov	fp, r7
 800c81a:	b975      	cbnz	r5, 800c83a <_dtoa_r+0x42>
 800c81c:	2010      	movs	r0, #16
 800c81e:	f7fe f8fb 	bl	800aa18 <malloc>
 800c822:	4602      	mov	r2, r0
 800c824:	6260      	str	r0, [r4, #36]	; 0x24
 800c826:	b920      	cbnz	r0, 800c832 <_dtoa_r+0x3a>
 800c828:	4ba7      	ldr	r3, [pc, #668]	; (800cac8 <_dtoa_r+0x2d0>)
 800c82a:	21ea      	movs	r1, #234	; 0xea
 800c82c:	48a7      	ldr	r0, [pc, #668]	; (800cacc <_dtoa_r+0x2d4>)
 800c82e:	f002 fb37 	bl	800eea0 <__assert_func>
 800c832:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c836:	6005      	str	r5, [r0, #0]
 800c838:	60c5      	str	r5, [r0, #12]
 800c83a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c83c:	6819      	ldr	r1, [r3, #0]
 800c83e:	b151      	cbz	r1, 800c856 <_dtoa_r+0x5e>
 800c840:	685a      	ldr	r2, [r3, #4]
 800c842:	604a      	str	r2, [r1, #4]
 800c844:	2301      	movs	r3, #1
 800c846:	4093      	lsls	r3, r2
 800c848:	608b      	str	r3, [r1, #8]
 800c84a:	4620      	mov	r0, r4
 800c84c:	f001 fa9a 	bl	800dd84 <_Bfree>
 800c850:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c852:	2200      	movs	r2, #0
 800c854:	601a      	str	r2, [r3, #0]
 800c856:	1e3b      	subs	r3, r7, #0
 800c858:	bfaa      	itet	ge
 800c85a:	2300      	movge	r3, #0
 800c85c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c860:	f8c8 3000 	strge.w	r3, [r8]
 800c864:	4b9a      	ldr	r3, [pc, #616]	; (800cad0 <_dtoa_r+0x2d8>)
 800c866:	bfbc      	itt	lt
 800c868:	2201      	movlt	r2, #1
 800c86a:	f8c8 2000 	strlt.w	r2, [r8]
 800c86e:	ea33 030b 	bics.w	r3, r3, fp
 800c872:	d11b      	bne.n	800c8ac <_dtoa_r+0xb4>
 800c874:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c876:	f242 730f 	movw	r3, #9999	; 0x270f
 800c87a:	6013      	str	r3, [r2, #0]
 800c87c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c880:	4333      	orrs	r3, r6
 800c882:	f000 8592 	beq.w	800d3aa <_dtoa_r+0xbb2>
 800c886:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c888:	b963      	cbnz	r3, 800c8a4 <_dtoa_r+0xac>
 800c88a:	4b92      	ldr	r3, [pc, #584]	; (800cad4 <_dtoa_r+0x2dc>)
 800c88c:	e022      	b.n	800c8d4 <_dtoa_r+0xdc>
 800c88e:	4b92      	ldr	r3, [pc, #584]	; (800cad8 <_dtoa_r+0x2e0>)
 800c890:	9301      	str	r3, [sp, #4]
 800c892:	3308      	adds	r3, #8
 800c894:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c896:	6013      	str	r3, [r2, #0]
 800c898:	9801      	ldr	r0, [sp, #4]
 800c89a:	b013      	add	sp, #76	; 0x4c
 800c89c:	ecbd 8b04 	vpop	{d8-d9}
 800c8a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8a4:	4b8b      	ldr	r3, [pc, #556]	; (800cad4 <_dtoa_r+0x2dc>)
 800c8a6:	9301      	str	r3, [sp, #4]
 800c8a8:	3303      	adds	r3, #3
 800c8aa:	e7f3      	b.n	800c894 <_dtoa_r+0x9c>
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	4650      	mov	r0, sl
 800c8b2:	4659      	mov	r1, fp
 800c8b4:	f7f4 f930 	bl	8000b18 <__aeabi_dcmpeq>
 800c8b8:	ec4b ab19 	vmov	d9, sl, fp
 800c8bc:	4680      	mov	r8, r0
 800c8be:	b158      	cbz	r0, 800c8d8 <_dtoa_r+0xe0>
 800c8c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c8c2:	2301      	movs	r3, #1
 800c8c4:	6013      	str	r3, [r2, #0]
 800c8c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	f000 856b 	beq.w	800d3a4 <_dtoa_r+0xbac>
 800c8ce:	4883      	ldr	r0, [pc, #524]	; (800cadc <_dtoa_r+0x2e4>)
 800c8d0:	6018      	str	r0, [r3, #0]
 800c8d2:	1e43      	subs	r3, r0, #1
 800c8d4:	9301      	str	r3, [sp, #4]
 800c8d6:	e7df      	b.n	800c898 <_dtoa_r+0xa0>
 800c8d8:	ec4b ab10 	vmov	d0, sl, fp
 800c8dc:	aa10      	add	r2, sp, #64	; 0x40
 800c8de:	a911      	add	r1, sp, #68	; 0x44
 800c8e0:	4620      	mov	r0, r4
 800c8e2:	f001 fdfd 	bl	800e4e0 <__d2b>
 800c8e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c8ea:	ee08 0a10 	vmov	s16, r0
 800c8ee:	2d00      	cmp	r5, #0
 800c8f0:	f000 8084 	beq.w	800c9fc <_dtoa_r+0x204>
 800c8f4:	ee19 3a90 	vmov	r3, s19
 800c8f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c8fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c900:	4656      	mov	r6, sl
 800c902:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c906:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c90a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c90e:	4b74      	ldr	r3, [pc, #464]	; (800cae0 <_dtoa_r+0x2e8>)
 800c910:	2200      	movs	r2, #0
 800c912:	4630      	mov	r0, r6
 800c914:	4639      	mov	r1, r7
 800c916:	f7f3 fcdf 	bl	80002d8 <__aeabi_dsub>
 800c91a:	a365      	add	r3, pc, #404	; (adr r3, 800cab0 <_dtoa_r+0x2b8>)
 800c91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c920:	f7f3 fe92 	bl	8000648 <__aeabi_dmul>
 800c924:	a364      	add	r3, pc, #400	; (adr r3, 800cab8 <_dtoa_r+0x2c0>)
 800c926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92a:	f7f3 fcd7 	bl	80002dc <__adddf3>
 800c92e:	4606      	mov	r6, r0
 800c930:	4628      	mov	r0, r5
 800c932:	460f      	mov	r7, r1
 800c934:	f7f3 fe1e 	bl	8000574 <__aeabi_i2d>
 800c938:	a361      	add	r3, pc, #388	; (adr r3, 800cac0 <_dtoa_r+0x2c8>)
 800c93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c93e:	f7f3 fe83 	bl	8000648 <__aeabi_dmul>
 800c942:	4602      	mov	r2, r0
 800c944:	460b      	mov	r3, r1
 800c946:	4630      	mov	r0, r6
 800c948:	4639      	mov	r1, r7
 800c94a:	f7f3 fcc7 	bl	80002dc <__adddf3>
 800c94e:	4606      	mov	r6, r0
 800c950:	460f      	mov	r7, r1
 800c952:	f7f4 f929 	bl	8000ba8 <__aeabi_d2iz>
 800c956:	2200      	movs	r2, #0
 800c958:	9000      	str	r0, [sp, #0]
 800c95a:	2300      	movs	r3, #0
 800c95c:	4630      	mov	r0, r6
 800c95e:	4639      	mov	r1, r7
 800c960:	f7f4 f8e4 	bl	8000b2c <__aeabi_dcmplt>
 800c964:	b150      	cbz	r0, 800c97c <_dtoa_r+0x184>
 800c966:	9800      	ldr	r0, [sp, #0]
 800c968:	f7f3 fe04 	bl	8000574 <__aeabi_i2d>
 800c96c:	4632      	mov	r2, r6
 800c96e:	463b      	mov	r3, r7
 800c970:	f7f4 f8d2 	bl	8000b18 <__aeabi_dcmpeq>
 800c974:	b910      	cbnz	r0, 800c97c <_dtoa_r+0x184>
 800c976:	9b00      	ldr	r3, [sp, #0]
 800c978:	3b01      	subs	r3, #1
 800c97a:	9300      	str	r3, [sp, #0]
 800c97c:	9b00      	ldr	r3, [sp, #0]
 800c97e:	2b16      	cmp	r3, #22
 800c980:	d85a      	bhi.n	800ca38 <_dtoa_r+0x240>
 800c982:	9a00      	ldr	r2, [sp, #0]
 800c984:	4b57      	ldr	r3, [pc, #348]	; (800cae4 <_dtoa_r+0x2ec>)
 800c986:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c98a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c98e:	ec51 0b19 	vmov	r0, r1, d9
 800c992:	f7f4 f8cb 	bl	8000b2c <__aeabi_dcmplt>
 800c996:	2800      	cmp	r0, #0
 800c998:	d050      	beq.n	800ca3c <_dtoa_r+0x244>
 800c99a:	9b00      	ldr	r3, [sp, #0]
 800c99c:	3b01      	subs	r3, #1
 800c99e:	9300      	str	r3, [sp, #0]
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800c9a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c9a6:	1b5d      	subs	r5, r3, r5
 800c9a8:	1e6b      	subs	r3, r5, #1
 800c9aa:	9305      	str	r3, [sp, #20]
 800c9ac:	bf45      	ittet	mi
 800c9ae:	f1c5 0301 	rsbmi	r3, r5, #1
 800c9b2:	9304      	strmi	r3, [sp, #16]
 800c9b4:	2300      	movpl	r3, #0
 800c9b6:	2300      	movmi	r3, #0
 800c9b8:	bf4c      	ite	mi
 800c9ba:	9305      	strmi	r3, [sp, #20]
 800c9bc:	9304      	strpl	r3, [sp, #16]
 800c9be:	9b00      	ldr	r3, [sp, #0]
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	db3d      	blt.n	800ca40 <_dtoa_r+0x248>
 800c9c4:	9b05      	ldr	r3, [sp, #20]
 800c9c6:	9a00      	ldr	r2, [sp, #0]
 800c9c8:	920a      	str	r2, [sp, #40]	; 0x28
 800c9ca:	4413      	add	r3, r2
 800c9cc:	9305      	str	r3, [sp, #20]
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	9307      	str	r3, [sp, #28]
 800c9d2:	9b06      	ldr	r3, [sp, #24]
 800c9d4:	2b09      	cmp	r3, #9
 800c9d6:	f200 8089 	bhi.w	800caec <_dtoa_r+0x2f4>
 800c9da:	2b05      	cmp	r3, #5
 800c9dc:	bfc4      	itt	gt
 800c9de:	3b04      	subgt	r3, #4
 800c9e0:	9306      	strgt	r3, [sp, #24]
 800c9e2:	9b06      	ldr	r3, [sp, #24]
 800c9e4:	f1a3 0302 	sub.w	r3, r3, #2
 800c9e8:	bfcc      	ite	gt
 800c9ea:	2500      	movgt	r5, #0
 800c9ec:	2501      	movle	r5, #1
 800c9ee:	2b03      	cmp	r3, #3
 800c9f0:	f200 8087 	bhi.w	800cb02 <_dtoa_r+0x30a>
 800c9f4:	e8df f003 	tbb	[pc, r3]
 800c9f8:	59383a2d 	.word	0x59383a2d
 800c9fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ca00:	441d      	add	r5, r3
 800ca02:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ca06:	2b20      	cmp	r3, #32
 800ca08:	bfc1      	itttt	gt
 800ca0a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ca0e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ca12:	fa0b f303 	lslgt.w	r3, fp, r3
 800ca16:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ca1a:	bfda      	itte	le
 800ca1c:	f1c3 0320 	rsble	r3, r3, #32
 800ca20:	fa06 f003 	lslle.w	r0, r6, r3
 800ca24:	4318      	orrgt	r0, r3
 800ca26:	f7f3 fd95 	bl	8000554 <__aeabi_ui2d>
 800ca2a:	2301      	movs	r3, #1
 800ca2c:	4606      	mov	r6, r0
 800ca2e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ca32:	3d01      	subs	r5, #1
 800ca34:	930e      	str	r3, [sp, #56]	; 0x38
 800ca36:	e76a      	b.n	800c90e <_dtoa_r+0x116>
 800ca38:	2301      	movs	r3, #1
 800ca3a:	e7b2      	b.n	800c9a2 <_dtoa_r+0x1aa>
 800ca3c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ca3e:	e7b1      	b.n	800c9a4 <_dtoa_r+0x1ac>
 800ca40:	9b04      	ldr	r3, [sp, #16]
 800ca42:	9a00      	ldr	r2, [sp, #0]
 800ca44:	1a9b      	subs	r3, r3, r2
 800ca46:	9304      	str	r3, [sp, #16]
 800ca48:	4253      	negs	r3, r2
 800ca4a:	9307      	str	r3, [sp, #28]
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	930a      	str	r3, [sp, #40]	; 0x28
 800ca50:	e7bf      	b.n	800c9d2 <_dtoa_r+0x1da>
 800ca52:	2300      	movs	r3, #0
 800ca54:	9308      	str	r3, [sp, #32]
 800ca56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	dc55      	bgt.n	800cb08 <_dtoa_r+0x310>
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ca62:	461a      	mov	r2, r3
 800ca64:	9209      	str	r2, [sp, #36]	; 0x24
 800ca66:	e00c      	b.n	800ca82 <_dtoa_r+0x28a>
 800ca68:	2301      	movs	r3, #1
 800ca6a:	e7f3      	b.n	800ca54 <_dtoa_r+0x25c>
 800ca6c:	2300      	movs	r3, #0
 800ca6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca70:	9308      	str	r3, [sp, #32]
 800ca72:	9b00      	ldr	r3, [sp, #0]
 800ca74:	4413      	add	r3, r2
 800ca76:	9302      	str	r3, [sp, #8]
 800ca78:	3301      	adds	r3, #1
 800ca7a:	2b01      	cmp	r3, #1
 800ca7c:	9303      	str	r3, [sp, #12]
 800ca7e:	bfb8      	it	lt
 800ca80:	2301      	movlt	r3, #1
 800ca82:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800ca84:	2200      	movs	r2, #0
 800ca86:	6042      	str	r2, [r0, #4]
 800ca88:	2204      	movs	r2, #4
 800ca8a:	f102 0614 	add.w	r6, r2, #20
 800ca8e:	429e      	cmp	r6, r3
 800ca90:	6841      	ldr	r1, [r0, #4]
 800ca92:	d93d      	bls.n	800cb10 <_dtoa_r+0x318>
 800ca94:	4620      	mov	r0, r4
 800ca96:	f001 f935 	bl	800dd04 <_Balloc>
 800ca9a:	9001      	str	r0, [sp, #4]
 800ca9c:	2800      	cmp	r0, #0
 800ca9e:	d13b      	bne.n	800cb18 <_dtoa_r+0x320>
 800caa0:	4b11      	ldr	r3, [pc, #68]	; (800cae8 <_dtoa_r+0x2f0>)
 800caa2:	4602      	mov	r2, r0
 800caa4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800caa8:	e6c0      	b.n	800c82c <_dtoa_r+0x34>
 800caaa:	2301      	movs	r3, #1
 800caac:	e7df      	b.n	800ca6e <_dtoa_r+0x276>
 800caae:	bf00      	nop
 800cab0:	636f4361 	.word	0x636f4361
 800cab4:	3fd287a7 	.word	0x3fd287a7
 800cab8:	8b60c8b3 	.word	0x8b60c8b3
 800cabc:	3fc68a28 	.word	0x3fc68a28
 800cac0:	509f79fb 	.word	0x509f79fb
 800cac4:	3fd34413 	.word	0x3fd34413
 800cac8:	080101ce 	.word	0x080101ce
 800cacc:	080101e5 	.word	0x080101e5
 800cad0:	7ff00000 	.word	0x7ff00000
 800cad4:	080101ca 	.word	0x080101ca
 800cad8:	080101c1 	.word	0x080101c1
 800cadc:	08010045 	.word	0x08010045
 800cae0:	3ff80000 	.word	0x3ff80000
 800cae4:	080103b8 	.word	0x080103b8
 800cae8:	08010240 	.word	0x08010240
 800caec:	2501      	movs	r5, #1
 800caee:	2300      	movs	r3, #0
 800caf0:	9306      	str	r3, [sp, #24]
 800caf2:	9508      	str	r5, [sp, #32]
 800caf4:	f04f 33ff 	mov.w	r3, #4294967295
 800caf8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cafc:	2200      	movs	r2, #0
 800cafe:	2312      	movs	r3, #18
 800cb00:	e7b0      	b.n	800ca64 <_dtoa_r+0x26c>
 800cb02:	2301      	movs	r3, #1
 800cb04:	9308      	str	r3, [sp, #32]
 800cb06:	e7f5      	b.n	800caf4 <_dtoa_r+0x2fc>
 800cb08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb0a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cb0e:	e7b8      	b.n	800ca82 <_dtoa_r+0x28a>
 800cb10:	3101      	adds	r1, #1
 800cb12:	6041      	str	r1, [r0, #4]
 800cb14:	0052      	lsls	r2, r2, #1
 800cb16:	e7b8      	b.n	800ca8a <_dtoa_r+0x292>
 800cb18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cb1a:	9a01      	ldr	r2, [sp, #4]
 800cb1c:	601a      	str	r2, [r3, #0]
 800cb1e:	9b03      	ldr	r3, [sp, #12]
 800cb20:	2b0e      	cmp	r3, #14
 800cb22:	f200 809d 	bhi.w	800cc60 <_dtoa_r+0x468>
 800cb26:	2d00      	cmp	r5, #0
 800cb28:	f000 809a 	beq.w	800cc60 <_dtoa_r+0x468>
 800cb2c:	9b00      	ldr	r3, [sp, #0]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	dd32      	ble.n	800cb98 <_dtoa_r+0x3a0>
 800cb32:	4ab7      	ldr	r2, [pc, #732]	; (800ce10 <_dtoa_r+0x618>)
 800cb34:	f003 030f 	and.w	r3, r3, #15
 800cb38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cb3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cb40:	9b00      	ldr	r3, [sp, #0]
 800cb42:	05d8      	lsls	r0, r3, #23
 800cb44:	ea4f 1723 	mov.w	r7, r3, asr #4
 800cb48:	d516      	bpl.n	800cb78 <_dtoa_r+0x380>
 800cb4a:	4bb2      	ldr	r3, [pc, #712]	; (800ce14 <_dtoa_r+0x61c>)
 800cb4c:	ec51 0b19 	vmov	r0, r1, d9
 800cb50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cb54:	f7f3 fea2 	bl	800089c <__aeabi_ddiv>
 800cb58:	f007 070f 	and.w	r7, r7, #15
 800cb5c:	4682      	mov	sl, r0
 800cb5e:	468b      	mov	fp, r1
 800cb60:	2503      	movs	r5, #3
 800cb62:	4eac      	ldr	r6, [pc, #688]	; (800ce14 <_dtoa_r+0x61c>)
 800cb64:	b957      	cbnz	r7, 800cb7c <_dtoa_r+0x384>
 800cb66:	4642      	mov	r2, r8
 800cb68:	464b      	mov	r3, r9
 800cb6a:	4650      	mov	r0, sl
 800cb6c:	4659      	mov	r1, fp
 800cb6e:	f7f3 fe95 	bl	800089c <__aeabi_ddiv>
 800cb72:	4682      	mov	sl, r0
 800cb74:	468b      	mov	fp, r1
 800cb76:	e028      	b.n	800cbca <_dtoa_r+0x3d2>
 800cb78:	2502      	movs	r5, #2
 800cb7a:	e7f2      	b.n	800cb62 <_dtoa_r+0x36a>
 800cb7c:	07f9      	lsls	r1, r7, #31
 800cb7e:	d508      	bpl.n	800cb92 <_dtoa_r+0x39a>
 800cb80:	4640      	mov	r0, r8
 800cb82:	4649      	mov	r1, r9
 800cb84:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cb88:	f7f3 fd5e 	bl	8000648 <__aeabi_dmul>
 800cb8c:	3501      	adds	r5, #1
 800cb8e:	4680      	mov	r8, r0
 800cb90:	4689      	mov	r9, r1
 800cb92:	107f      	asrs	r7, r7, #1
 800cb94:	3608      	adds	r6, #8
 800cb96:	e7e5      	b.n	800cb64 <_dtoa_r+0x36c>
 800cb98:	f000 809b 	beq.w	800ccd2 <_dtoa_r+0x4da>
 800cb9c:	9b00      	ldr	r3, [sp, #0]
 800cb9e:	4f9d      	ldr	r7, [pc, #628]	; (800ce14 <_dtoa_r+0x61c>)
 800cba0:	425e      	negs	r6, r3
 800cba2:	4b9b      	ldr	r3, [pc, #620]	; (800ce10 <_dtoa_r+0x618>)
 800cba4:	f006 020f 	and.w	r2, r6, #15
 800cba8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbb0:	ec51 0b19 	vmov	r0, r1, d9
 800cbb4:	f7f3 fd48 	bl	8000648 <__aeabi_dmul>
 800cbb8:	1136      	asrs	r6, r6, #4
 800cbba:	4682      	mov	sl, r0
 800cbbc:	468b      	mov	fp, r1
 800cbbe:	2300      	movs	r3, #0
 800cbc0:	2502      	movs	r5, #2
 800cbc2:	2e00      	cmp	r6, #0
 800cbc4:	d17a      	bne.n	800ccbc <_dtoa_r+0x4c4>
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d1d3      	bne.n	800cb72 <_dtoa_r+0x37a>
 800cbca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	f000 8082 	beq.w	800ccd6 <_dtoa_r+0x4de>
 800cbd2:	4b91      	ldr	r3, [pc, #580]	; (800ce18 <_dtoa_r+0x620>)
 800cbd4:	2200      	movs	r2, #0
 800cbd6:	4650      	mov	r0, sl
 800cbd8:	4659      	mov	r1, fp
 800cbda:	f7f3 ffa7 	bl	8000b2c <__aeabi_dcmplt>
 800cbde:	2800      	cmp	r0, #0
 800cbe0:	d079      	beq.n	800ccd6 <_dtoa_r+0x4de>
 800cbe2:	9b03      	ldr	r3, [sp, #12]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d076      	beq.n	800ccd6 <_dtoa_r+0x4de>
 800cbe8:	9b02      	ldr	r3, [sp, #8]
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	dd36      	ble.n	800cc5c <_dtoa_r+0x464>
 800cbee:	9b00      	ldr	r3, [sp, #0]
 800cbf0:	4650      	mov	r0, sl
 800cbf2:	4659      	mov	r1, fp
 800cbf4:	1e5f      	subs	r7, r3, #1
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	4b88      	ldr	r3, [pc, #544]	; (800ce1c <_dtoa_r+0x624>)
 800cbfa:	f7f3 fd25 	bl	8000648 <__aeabi_dmul>
 800cbfe:	9e02      	ldr	r6, [sp, #8]
 800cc00:	4682      	mov	sl, r0
 800cc02:	468b      	mov	fp, r1
 800cc04:	3501      	adds	r5, #1
 800cc06:	4628      	mov	r0, r5
 800cc08:	f7f3 fcb4 	bl	8000574 <__aeabi_i2d>
 800cc0c:	4652      	mov	r2, sl
 800cc0e:	465b      	mov	r3, fp
 800cc10:	f7f3 fd1a 	bl	8000648 <__aeabi_dmul>
 800cc14:	4b82      	ldr	r3, [pc, #520]	; (800ce20 <_dtoa_r+0x628>)
 800cc16:	2200      	movs	r2, #0
 800cc18:	f7f3 fb60 	bl	80002dc <__adddf3>
 800cc1c:	46d0      	mov	r8, sl
 800cc1e:	46d9      	mov	r9, fp
 800cc20:	4682      	mov	sl, r0
 800cc22:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800cc26:	2e00      	cmp	r6, #0
 800cc28:	d158      	bne.n	800ccdc <_dtoa_r+0x4e4>
 800cc2a:	4b7e      	ldr	r3, [pc, #504]	; (800ce24 <_dtoa_r+0x62c>)
 800cc2c:	2200      	movs	r2, #0
 800cc2e:	4640      	mov	r0, r8
 800cc30:	4649      	mov	r1, r9
 800cc32:	f7f3 fb51 	bl	80002d8 <__aeabi_dsub>
 800cc36:	4652      	mov	r2, sl
 800cc38:	465b      	mov	r3, fp
 800cc3a:	4680      	mov	r8, r0
 800cc3c:	4689      	mov	r9, r1
 800cc3e:	f7f3 ff93 	bl	8000b68 <__aeabi_dcmpgt>
 800cc42:	2800      	cmp	r0, #0
 800cc44:	f040 8295 	bne.w	800d172 <_dtoa_r+0x97a>
 800cc48:	4652      	mov	r2, sl
 800cc4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cc4e:	4640      	mov	r0, r8
 800cc50:	4649      	mov	r1, r9
 800cc52:	f7f3 ff6b 	bl	8000b2c <__aeabi_dcmplt>
 800cc56:	2800      	cmp	r0, #0
 800cc58:	f040 8289 	bne.w	800d16e <_dtoa_r+0x976>
 800cc5c:	ec5b ab19 	vmov	sl, fp, d9
 800cc60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cc62:	2b00      	cmp	r3, #0
 800cc64:	f2c0 8148 	blt.w	800cef8 <_dtoa_r+0x700>
 800cc68:	9a00      	ldr	r2, [sp, #0]
 800cc6a:	2a0e      	cmp	r2, #14
 800cc6c:	f300 8144 	bgt.w	800cef8 <_dtoa_r+0x700>
 800cc70:	4b67      	ldr	r3, [pc, #412]	; (800ce10 <_dtoa_r+0x618>)
 800cc72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cc76:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cc7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	f280 80d5 	bge.w	800ce2c <_dtoa_r+0x634>
 800cc82:	9b03      	ldr	r3, [sp, #12]
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	f300 80d1 	bgt.w	800ce2c <_dtoa_r+0x634>
 800cc8a:	f040 826f 	bne.w	800d16c <_dtoa_r+0x974>
 800cc8e:	4b65      	ldr	r3, [pc, #404]	; (800ce24 <_dtoa_r+0x62c>)
 800cc90:	2200      	movs	r2, #0
 800cc92:	4640      	mov	r0, r8
 800cc94:	4649      	mov	r1, r9
 800cc96:	f7f3 fcd7 	bl	8000648 <__aeabi_dmul>
 800cc9a:	4652      	mov	r2, sl
 800cc9c:	465b      	mov	r3, fp
 800cc9e:	f7f3 ff59 	bl	8000b54 <__aeabi_dcmpge>
 800cca2:	9e03      	ldr	r6, [sp, #12]
 800cca4:	4637      	mov	r7, r6
 800cca6:	2800      	cmp	r0, #0
 800cca8:	f040 8245 	bne.w	800d136 <_dtoa_r+0x93e>
 800ccac:	9d01      	ldr	r5, [sp, #4]
 800ccae:	2331      	movs	r3, #49	; 0x31
 800ccb0:	f805 3b01 	strb.w	r3, [r5], #1
 800ccb4:	9b00      	ldr	r3, [sp, #0]
 800ccb6:	3301      	adds	r3, #1
 800ccb8:	9300      	str	r3, [sp, #0]
 800ccba:	e240      	b.n	800d13e <_dtoa_r+0x946>
 800ccbc:	07f2      	lsls	r2, r6, #31
 800ccbe:	d505      	bpl.n	800cccc <_dtoa_r+0x4d4>
 800ccc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ccc4:	f7f3 fcc0 	bl	8000648 <__aeabi_dmul>
 800ccc8:	3501      	adds	r5, #1
 800ccca:	2301      	movs	r3, #1
 800cccc:	1076      	asrs	r6, r6, #1
 800ccce:	3708      	adds	r7, #8
 800ccd0:	e777      	b.n	800cbc2 <_dtoa_r+0x3ca>
 800ccd2:	2502      	movs	r5, #2
 800ccd4:	e779      	b.n	800cbca <_dtoa_r+0x3d2>
 800ccd6:	9f00      	ldr	r7, [sp, #0]
 800ccd8:	9e03      	ldr	r6, [sp, #12]
 800ccda:	e794      	b.n	800cc06 <_dtoa_r+0x40e>
 800ccdc:	9901      	ldr	r1, [sp, #4]
 800ccde:	4b4c      	ldr	r3, [pc, #304]	; (800ce10 <_dtoa_r+0x618>)
 800cce0:	4431      	add	r1, r6
 800cce2:	910d      	str	r1, [sp, #52]	; 0x34
 800cce4:	9908      	ldr	r1, [sp, #32]
 800cce6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ccea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ccee:	2900      	cmp	r1, #0
 800ccf0:	d043      	beq.n	800cd7a <_dtoa_r+0x582>
 800ccf2:	494d      	ldr	r1, [pc, #308]	; (800ce28 <_dtoa_r+0x630>)
 800ccf4:	2000      	movs	r0, #0
 800ccf6:	f7f3 fdd1 	bl	800089c <__aeabi_ddiv>
 800ccfa:	4652      	mov	r2, sl
 800ccfc:	465b      	mov	r3, fp
 800ccfe:	f7f3 faeb 	bl	80002d8 <__aeabi_dsub>
 800cd02:	9d01      	ldr	r5, [sp, #4]
 800cd04:	4682      	mov	sl, r0
 800cd06:	468b      	mov	fp, r1
 800cd08:	4649      	mov	r1, r9
 800cd0a:	4640      	mov	r0, r8
 800cd0c:	f7f3 ff4c 	bl	8000ba8 <__aeabi_d2iz>
 800cd10:	4606      	mov	r6, r0
 800cd12:	f7f3 fc2f 	bl	8000574 <__aeabi_i2d>
 800cd16:	4602      	mov	r2, r0
 800cd18:	460b      	mov	r3, r1
 800cd1a:	4640      	mov	r0, r8
 800cd1c:	4649      	mov	r1, r9
 800cd1e:	f7f3 fadb 	bl	80002d8 <__aeabi_dsub>
 800cd22:	3630      	adds	r6, #48	; 0x30
 800cd24:	f805 6b01 	strb.w	r6, [r5], #1
 800cd28:	4652      	mov	r2, sl
 800cd2a:	465b      	mov	r3, fp
 800cd2c:	4680      	mov	r8, r0
 800cd2e:	4689      	mov	r9, r1
 800cd30:	f7f3 fefc 	bl	8000b2c <__aeabi_dcmplt>
 800cd34:	2800      	cmp	r0, #0
 800cd36:	d163      	bne.n	800ce00 <_dtoa_r+0x608>
 800cd38:	4642      	mov	r2, r8
 800cd3a:	464b      	mov	r3, r9
 800cd3c:	4936      	ldr	r1, [pc, #216]	; (800ce18 <_dtoa_r+0x620>)
 800cd3e:	2000      	movs	r0, #0
 800cd40:	f7f3 faca 	bl	80002d8 <__aeabi_dsub>
 800cd44:	4652      	mov	r2, sl
 800cd46:	465b      	mov	r3, fp
 800cd48:	f7f3 fef0 	bl	8000b2c <__aeabi_dcmplt>
 800cd4c:	2800      	cmp	r0, #0
 800cd4e:	f040 80b5 	bne.w	800cebc <_dtoa_r+0x6c4>
 800cd52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd54:	429d      	cmp	r5, r3
 800cd56:	d081      	beq.n	800cc5c <_dtoa_r+0x464>
 800cd58:	4b30      	ldr	r3, [pc, #192]	; (800ce1c <_dtoa_r+0x624>)
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	4650      	mov	r0, sl
 800cd5e:	4659      	mov	r1, fp
 800cd60:	f7f3 fc72 	bl	8000648 <__aeabi_dmul>
 800cd64:	4b2d      	ldr	r3, [pc, #180]	; (800ce1c <_dtoa_r+0x624>)
 800cd66:	4682      	mov	sl, r0
 800cd68:	468b      	mov	fp, r1
 800cd6a:	4640      	mov	r0, r8
 800cd6c:	4649      	mov	r1, r9
 800cd6e:	2200      	movs	r2, #0
 800cd70:	f7f3 fc6a 	bl	8000648 <__aeabi_dmul>
 800cd74:	4680      	mov	r8, r0
 800cd76:	4689      	mov	r9, r1
 800cd78:	e7c6      	b.n	800cd08 <_dtoa_r+0x510>
 800cd7a:	4650      	mov	r0, sl
 800cd7c:	4659      	mov	r1, fp
 800cd7e:	f7f3 fc63 	bl	8000648 <__aeabi_dmul>
 800cd82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd84:	9d01      	ldr	r5, [sp, #4]
 800cd86:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd88:	4682      	mov	sl, r0
 800cd8a:	468b      	mov	fp, r1
 800cd8c:	4649      	mov	r1, r9
 800cd8e:	4640      	mov	r0, r8
 800cd90:	f7f3 ff0a 	bl	8000ba8 <__aeabi_d2iz>
 800cd94:	4606      	mov	r6, r0
 800cd96:	f7f3 fbed 	bl	8000574 <__aeabi_i2d>
 800cd9a:	3630      	adds	r6, #48	; 0x30
 800cd9c:	4602      	mov	r2, r0
 800cd9e:	460b      	mov	r3, r1
 800cda0:	4640      	mov	r0, r8
 800cda2:	4649      	mov	r1, r9
 800cda4:	f7f3 fa98 	bl	80002d8 <__aeabi_dsub>
 800cda8:	f805 6b01 	strb.w	r6, [r5], #1
 800cdac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cdae:	429d      	cmp	r5, r3
 800cdb0:	4680      	mov	r8, r0
 800cdb2:	4689      	mov	r9, r1
 800cdb4:	f04f 0200 	mov.w	r2, #0
 800cdb8:	d124      	bne.n	800ce04 <_dtoa_r+0x60c>
 800cdba:	4b1b      	ldr	r3, [pc, #108]	; (800ce28 <_dtoa_r+0x630>)
 800cdbc:	4650      	mov	r0, sl
 800cdbe:	4659      	mov	r1, fp
 800cdc0:	f7f3 fa8c 	bl	80002dc <__adddf3>
 800cdc4:	4602      	mov	r2, r0
 800cdc6:	460b      	mov	r3, r1
 800cdc8:	4640      	mov	r0, r8
 800cdca:	4649      	mov	r1, r9
 800cdcc:	f7f3 fecc 	bl	8000b68 <__aeabi_dcmpgt>
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	d173      	bne.n	800cebc <_dtoa_r+0x6c4>
 800cdd4:	4652      	mov	r2, sl
 800cdd6:	465b      	mov	r3, fp
 800cdd8:	4913      	ldr	r1, [pc, #76]	; (800ce28 <_dtoa_r+0x630>)
 800cdda:	2000      	movs	r0, #0
 800cddc:	f7f3 fa7c 	bl	80002d8 <__aeabi_dsub>
 800cde0:	4602      	mov	r2, r0
 800cde2:	460b      	mov	r3, r1
 800cde4:	4640      	mov	r0, r8
 800cde6:	4649      	mov	r1, r9
 800cde8:	f7f3 fea0 	bl	8000b2c <__aeabi_dcmplt>
 800cdec:	2800      	cmp	r0, #0
 800cdee:	f43f af35 	beq.w	800cc5c <_dtoa_r+0x464>
 800cdf2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800cdf4:	1e6b      	subs	r3, r5, #1
 800cdf6:	930f      	str	r3, [sp, #60]	; 0x3c
 800cdf8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cdfc:	2b30      	cmp	r3, #48	; 0x30
 800cdfe:	d0f8      	beq.n	800cdf2 <_dtoa_r+0x5fa>
 800ce00:	9700      	str	r7, [sp, #0]
 800ce02:	e049      	b.n	800ce98 <_dtoa_r+0x6a0>
 800ce04:	4b05      	ldr	r3, [pc, #20]	; (800ce1c <_dtoa_r+0x624>)
 800ce06:	f7f3 fc1f 	bl	8000648 <__aeabi_dmul>
 800ce0a:	4680      	mov	r8, r0
 800ce0c:	4689      	mov	r9, r1
 800ce0e:	e7bd      	b.n	800cd8c <_dtoa_r+0x594>
 800ce10:	080103b8 	.word	0x080103b8
 800ce14:	08010390 	.word	0x08010390
 800ce18:	3ff00000 	.word	0x3ff00000
 800ce1c:	40240000 	.word	0x40240000
 800ce20:	401c0000 	.word	0x401c0000
 800ce24:	40140000 	.word	0x40140000
 800ce28:	3fe00000 	.word	0x3fe00000
 800ce2c:	9d01      	ldr	r5, [sp, #4]
 800ce2e:	4656      	mov	r6, sl
 800ce30:	465f      	mov	r7, fp
 800ce32:	4642      	mov	r2, r8
 800ce34:	464b      	mov	r3, r9
 800ce36:	4630      	mov	r0, r6
 800ce38:	4639      	mov	r1, r7
 800ce3a:	f7f3 fd2f 	bl	800089c <__aeabi_ddiv>
 800ce3e:	f7f3 feb3 	bl	8000ba8 <__aeabi_d2iz>
 800ce42:	4682      	mov	sl, r0
 800ce44:	f7f3 fb96 	bl	8000574 <__aeabi_i2d>
 800ce48:	4642      	mov	r2, r8
 800ce4a:	464b      	mov	r3, r9
 800ce4c:	f7f3 fbfc 	bl	8000648 <__aeabi_dmul>
 800ce50:	4602      	mov	r2, r0
 800ce52:	460b      	mov	r3, r1
 800ce54:	4630      	mov	r0, r6
 800ce56:	4639      	mov	r1, r7
 800ce58:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ce5c:	f7f3 fa3c 	bl	80002d8 <__aeabi_dsub>
 800ce60:	f805 6b01 	strb.w	r6, [r5], #1
 800ce64:	9e01      	ldr	r6, [sp, #4]
 800ce66:	9f03      	ldr	r7, [sp, #12]
 800ce68:	1bae      	subs	r6, r5, r6
 800ce6a:	42b7      	cmp	r7, r6
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	460b      	mov	r3, r1
 800ce70:	d135      	bne.n	800cede <_dtoa_r+0x6e6>
 800ce72:	f7f3 fa33 	bl	80002dc <__adddf3>
 800ce76:	4642      	mov	r2, r8
 800ce78:	464b      	mov	r3, r9
 800ce7a:	4606      	mov	r6, r0
 800ce7c:	460f      	mov	r7, r1
 800ce7e:	f7f3 fe73 	bl	8000b68 <__aeabi_dcmpgt>
 800ce82:	b9d0      	cbnz	r0, 800ceba <_dtoa_r+0x6c2>
 800ce84:	4642      	mov	r2, r8
 800ce86:	464b      	mov	r3, r9
 800ce88:	4630      	mov	r0, r6
 800ce8a:	4639      	mov	r1, r7
 800ce8c:	f7f3 fe44 	bl	8000b18 <__aeabi_dcmpeq>
 800ce90:	b110      	cbz	r0, 800ce98 <_dtoa_r+0x6a0>
 800ce92:	f01a 0f01 	tst.w	sl, #1
 800ce96:	d110      	bne.n	800ceba <_dtoa_r+0x6c2>
 800ce98:	4620      	mov	r0, r4
 800ce9a:	ee18 1a10 	vmov	r1, s16
 800ce9e:	f000 ff71 	bl	800dd84 <_Bfree>
 800cea2:	2300      	movs	r3, #0
 800cea4:	9800      	ldr	r0, [sp, #0]
 800cea6:	702b      	strb	r3, [r5, #0]
 800cea8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ceaa:	3001      	adds	r0, #1
 800ceac:	6018      	str	r0, [r3, #0]
 800ceae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	f43f acf1 	beq.w	800c898 <_dtoa_r+0xa0>
 800ceb6:	601d      	str	r5, [r3, #0]
 800ceb8:	e4ee      	b.n	800c898 <_dtoa_r+0xa0>
 800ceba:	9f00      	ldr	r7, [sp, #0]
 800cebc:	462b      	mov	r3, r5
 800cebe:	461d      	mov	r5, r3
 800cec0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cec4:	2a39      	cmp	r2, #57	; 0x39
 800cec6:	d106      	bne.n	800ced6 <_dtoa_r+0x6de>
 800cec8:	9a01      	ldr	r2, [sp, #4]
 800ceca:	429a      	cmp	r2, r3
 800cecc:	d1f7      	bne.n	800cebe <_dtoa_r+0x6c6>
 800cece:	9901      	ldr	r1, [sp, #4]
 800ced0:	2230      	movs	r2, #48	; 0x30
 800ced2:	3701      	adds	r7, #1
 800ced4:	700a      	strb	r2, [r1, #0]
 800ced6:	781a      	ldrb	r2, [r3, #0]
 800ced8:	3201      	adds	r2, #1
 800ceda:	701a      	strb	r2, [r3, #0]
 800cedc:	e790      	b.n	800ce00 <_dtoa_r+0x608>
 800cede:	4ba6      	ldr	r3, [pc, #664]	; (800d178 <_dtoa_r+0x980>)
 800cee0:	2200      	movs	r2, #0
 800cee2:	f7f3 fbb1 	bl	8000648 <__aeabi_dmul>
 800cee6:	2200      	movs	r2, #0
 800cee8:	2300      	movs	r3, #0
 800ceea:	4606      	mov	r6, r0
 800ceec:	460f      	mov	r7, r1
 800ceee:	f7f3 fe13 	bl	8000b18 <__aeabi_dcmpeq>
 800cef2:	2800      	cmp	r0, #0
 800cef4:	d09d      	beq.n	800ce32 <_dtoa_r+0x63a>
 800cef6:	e7cf      	b.n	800ce98 <_dtoa_r+0x6a0>
 800cef8:	9a08      	ldr	r2, [sp, #32]
 800cefa:	2a00      	cmp	r2, #0
 800cefc:	f000 80d7 	beq.w	800d0ae <_dtoa_r+0x8b6>
 800cf00:	9a06      	ldr	r2, [sp, #24]
 800cf02:	2a01      	cmp	r2, #1
 800cf04:	f300 80ba 	bgt.w	800d07c <_dtoa_r+0x884>
 800cf08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cf0a:	2a00      	cmp	r2, #0
 800cf0c:	f000 80b2 	beq.w	800d074 <_dtoa_r+0x87c>
 800cf10:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cf14:	9e07      	ldr	r6, [sp, #28]
 800cf16:	9d04      	ldr	r5, [sp, #16]
 800cf18:	9a04      	ldr	r2, [sp, #16]
 800cf1a:	441a      	add	r2, r3
 800cf1c:	9204      	str	r2, [sp, #16]
 800cf1e:	9a05      	ldr	r2, [sp, #20]
 800cf20:	2101      	movs	r1, #1
 800cf22:	441a      	add	r2, r3
 800cf24:	4620      	mov	r0, r4
 800cf26:	9205      	str	r2, [sp, #20]
 800cf28:	f001 f82e 	bl	800df88 <__i2b>
 800cf2c:	4607      	mov	r7, r0
 800cf2e:	2d00      	cmp	r5, #0
 800cf30:	dd0c      	ble.n	800cf4c <_dtoa_r+0x754>
 800cf32:	9b05      	ldr	r3, [sp, #20]
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	dd09      	ble.n	800cf4c <_dtoa_r+0x754>
 800cf38:	42ab      	cmp	r3, r5
 800cf3a:	9a04      	ldr	r2, [sp, #16]
 800cf3c:	bfa8      	it	ge
 800cf3e:	462b      	movge	r3, r5
 800cf40:	1ad2      	subs	r2, r2, r3
 800cf42:	9204      	str	r2, [sp, #16]
 800cf44:	9a05      	ldr	r2, [sp, #20]
 800cf46:	1aed      	subs	r5, r5, r3
 800cf48:	1ad3      	subs	r3, r2, r3
 800cf4a:	9305      	str	r3, [sp, #20]
 800cf4c:	9b07      	ldr	r3, [sp, #28]
 800cf4e:	b31b      	cbz	r3, 800cf98 <_dtoa_r+0x7a0>
 800cf50:	9b08      	ldr	r3, [sp, #32]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	f000 80af 	beq.w	800d0b6 <_dtoa_r+0x8be>
 800cf58:	2e00      	cmp	r6, #0
 800cf5a:	dd13      	ble.n	800cf84 <_dtoa_r+0x78c>
 800cf5c:	4639      	mov	r1, r7
 800cf5e:	4632      	mov	r2, r6
 800cf60:	4620      	mov	r0, r4
 800cf62:	f001 f8d1 	bl	800e108 <__pow5mult>
 800cf66:	ee18 2a10 	vmov	r2, s16
 800cf6a:	4601      	mov	r1, r0
 800cf6c:	4607      	mov	r7, r0
 800cf6e:	4620      	mov	r0, r4
 800cf70:	f001 f820 	bl	800dfb4 <__multiply>
 800cf74:	ee18 1a10 	vmov	r1, s16
 800cf78:	4680      	mov	r8, r0
 800cf7a:	4620      	mov	r0, r4
 800cf7c:	f000 ff02 	bl	800dd84 <_Bfree>
 800cf80:	ee08 8a10 	vmov	s16, r8
 800cf84:	9b07      	ldr	r3, [sp, #28]
 800cf86:	1b9a      	subs	r2, r3, r6
 800cf88:	d006      	beq.n	800cf98 <_dtoa_r+0x7a0>
 800cf8a:	ee18 1a10 	vmov	r1, s16
 800cf8e:	4620      	mov	r0, r4
 800cf90:	f001 f8ba 	bl	800e108 <__pow5mult>
 800cf94:	ee08 0a10 	vmov	s16, r0
 800cf98:	2101      	movs	r1, #1
 800cf9a:	4620      	mov	r0, r4
 800cf9c:	f000 fff4 	bl	800df88 <__i2b>
 800cfa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	4606      	mov	r6, r0
 800cfa6:	f340 8088 	ble.w	800d0ba <_dtoa_r+0x8c2>
 800cfaa:	461a      	mov	r2, r3
 800cfac:	4601      	mov	r1, r0
 800cfae:	4620      	mov	r0, r4
 800cfb0:	f001 f8aa 	bl	800e108 <__pow5mult>
 800cfb4:	9b06      	ldr	r3, [sp, #24]
 800cfb6:	2b01      	cmp	r3, #1
 800cfb8:	4606      	mov	r6, r0
 800cfba:	f340 8081 	ble.w	800d0c0 <_dtoa_r+0x8c8>
 800cfbe:	f04f 0800 	mov.w	r8, #0
 800cfc2:	6933      	ldr	r3, [r6, #16]
 800cfc4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cfc8:	6918      	ldr	r0, [r3, #16]
 800cfca:	f000 ff8d 	bl	800dee8 <__hi0bits>
 800cfce:	f1c0 0020 	rsb	r0, r0, #32
 800cfd2:	9b05      	ldr	r3, [sp, #20]
 800cfd4:	4418      	add	r0, r3
 800cfd6:	f010 001f 	ands.w	r0, r0, #31
 800cfda:	f000 8092 	beq.w	800d102 <_dtoa_r+0x90a>
 800cfde:	f1c0 0320 	rsb	r3, r0, #32
 800cfe2:	2b04      	cmp	r3, #4
 800cfe4:	f340 808a 	ble.w	800d0fc <_dtoa_r+0x904>
 800cfe8:	f1c0 001c 	rsb	r0, r0, #28
 800cfec:	9b04      	ldr	r3, [sp, #16]
 800cfee:	4403      	add	r3, r0
 800cff0:	9304      	str	r3, [sp, #16]
 800cff2:	9b05      	ldr	r3, [sp, #20]
 800cff4:	4403      	add	r3, r0
 800cff6:	4405      	add	r5, r0
 800cff8:	9305      	str	r3, [sp, #20]
 800cffa:	9b04      	ldr	r3, [sp, #16]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	dd07      	ble.n	800d010 <_dtoa_r+0x818>
 800d000:	ee18 1a10 	vmov	r1, s16
 800d004:	461a      	mov	r2, r3
 800d006:	4620      	mov	r0, r4
 800d008:	f001 f8d8 	bl	800e1bc <__lshift>
 800d00c:	ee08 0a10 	vmov	s16, r0
 800d010:	9b05      	ldr	r3, [sp, #20]
 800d012:	2b00      	cmp	r3, #0
 800d014:	dd05      	ble.n	800d022 <_dtoa_r+0x82a>
 800d016:	4631      	mov	r1, r6
 800d018:	461a      	mov	r2, r3
 800d01a:	4620      	mov	r0, r4
 800d01c:	f001 f8ce 	bl	800e1bc <__lshift>
 800d020:	4606      	mov	r6, r0
 800d022:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d024:	2b00      	cmp	r3, #0
 800d026:	d06e      	beq.n	800d106 <_dtoa_r+0x90e>
 800d028:	ee18 0a10 	vmov	r0, s16
 800d02c:	4631      	mov	r1, r6
 800d02e:	f001 f935 	bl	800e29c <__mcmp>
 800d032:	2800      	cmp	r0, #0
 800d034:	da67      	bge.n	800d106 <_dtoa_r+0x90e>
 800d036:	9b00      	ldr	r3, [sp, #0]
 800d038:	3b01      	subs	r3, #1
 800d03a:	ee18 1a10 	vmov	r1, s16
 800d03e:	9300      	str	r3, [sp, #0]
 800d040:	220a      	movs	r2, #10
 800d042:	2300      	movs	r3, #0
 800d044:	4620      	mov	r0, r4
 800d046:	f000 febf 	bl	800ddc8 <__multadd>
 800d04a:	9b08      	ldr	r3, [sp, #32]
 800d04c:	ee08 0a10 	vmov	s16, r0
 800d050:	2b00      	cmp	r3, #0
 800d052:	f000 81b1 	beq.w	800d3b8 <_dtoa_r+0xbc0>
 800d056:	2300      	movs	r3, #0
 800d058:	4639      	mov	r1, r7
 800d05a:	220a      	movs	r2, #10
 800d05c:	4620      	mov	r0, r4
 800d05e:	f000 feb3 	bl	800ddc8 <__multadd>
 800d062:	9b02      	ldr	r3, [sp, #8]
 800d064:	2b00      	cmp	r3, #0
 800d066:	4607      	mov	r7, r0
 800d068:	f300 808e 	bgt.w	800d188 <_dtoa_r+0x990>
 800d06c:	9b06      	ldr	r3, [sp, #24]
 800d06e:	2b02      	cmp	r3, #2
 800d070:	dc51      	bgt.n	800d116 <_dtoa_r+0x91e>
 800d072:	e089      	b.n	800d188 <_dtoa_r+0x990>
 800d074:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d076:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d07a:	e74b      	b.n	800cf14 <_dtoa_r+0x71c>
 800d07c:	9b03      	ldr	r3, [sp, #12]
 800d07e:	1e5e      	subs	r6, r3, #1
 800d080:	9b07      	ldr	r3, [sp, #28]
 800d082:	42b3      	cmp	r3, r6
 800d084:	bfbf      	itttt	lt
 800d086:	9b07      	ldrlt	r3, [sp, #28]
 800d088:	9607      	strlt	r6, [sp, #28]
 800d08a:	1af2      	sublt	r2, r6, r3
 800d08c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d08e:	bfb6      	itet	lt
 800d090:	189b      	addlt	r3, r3, r2
 800d092:	1b9e      	subge	r6, r3, r6
 800d094:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d096:	9b03      	ldr	r3, [sp, #12]
 800d098:	bfb8      	it	lt
 800d09a:	2600      	movlt	r6, #0
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	bfb7      	itett	lt
 800d0a0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d0a4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d0a8:	1a9d      	sublt	r5, r3, r2
 800d0aa:	2300      	movlt	r3, #0
 800d0ac:	e734      	b.n	800cf18 <_dtoa_r+0x720>
 800d0ae:	9e07      	ldr	r6, [sp, #28]
 800d0b0:	9d04      	ldr	r5, [sp, #16]
 800d0b2:	9f08      	ldr	r7, [sp, #32]
 800d0b4:	e73b      	b.n	800cf2e <_dtoa_r+0x736>
 800d0b6:	9a07      	ldr	r2, [sp, #28]
 800d0b8:	e767      	b.n	800cf8a <_dtoa_r+0x792>
 800d0ba:	9b06      	ldr	r3, [sp, #24]
 800d0bc:	2b01      	cmp	r3, #1
 800d0be:	dc18      	bgt.n	800d0f2 <_dtoa_r+0x8fa>
 800d0c0:	f1ba 0f00 	cmp.w	sl, #0
 800d0c4:	d115      	bne.n	800d0f2 <_dtoa_r+0x8fa>
 800d0c6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d0ca:	b993      	cbnz	r3, 800d0f2 <_dtoa_r+0x8fa>
 800d0cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d0d0:	0d1b      	lsrs	r3, r3, #20
 800d0d2:	051b      	lsls	r3, r3, #20
 800d0d4:	b183      	cbz	r3, 800d0f8 <_dtoa_r+0x900>
 800d0d6:	9b04      	ldr	r3, [sp, #16]
 800d0d8:	3301      	adds	r3, #1
 800d0da:	9304      	str	r3, [sp, #16]
 800d0dc:	9b05      	ldr	r3, [sp, #20]
 800d0de:	3301      	adds	r3, #1
 800d0e0:	9305      	str	r3, [sp, #20]
 800d0e2:	f04f 0801 	mov.w	r8, #1
 800d0e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	f47f af6a 	bne.w	800cfc2 <_dtoa_r+0x7ca>
 800d0ee:	2001      	movs	r0, #1
 800d0f0:	e76f      	b.n	800cfd2 <_dtoa_r+0x7da>
 800d0f2:	f04f 0800 	mov.w	r8, #0
 800d0f6:	e7f6      	b.n	800d0e6 <_dtoa_r+0x8ee>
 800d0f8:	4698      	mov	r8, r3
 800d0fa:	e7f4      	b.n	800d0e6 <_dtoa_r+0x8ee>
 800d0fc:	f43f af7d 	beq.w	800cffa <_dtoa_r+0x802>
 800d100:	4618      	mov	r0, r3
 800d102:	301c      	adds	r0, #28
 800d104:	e772      	b.n	800cfec <_dtoa_r+0x7f4>
 800d106:	9b03      	ldr	r3, [sp, #12]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	dc37      	bgt.n	800d17c <_dtoa_r+0x984>
 800d10c:	9b06      	ldr	r3, [sp, #24]
 800d10e:	2b02      	cmp	r3, #2
 800d110:	dd34      	ble.n	800d17c <_dtoa_r+0x984>
 800d112:	9b03      	ldr	r3, [sp, #12]
 800d114:	9302      	str	r3, [sp, #8]
 800d116:	9b02      	ldr	r3, [sp, #8]
 800d118:	b96b      	cbnz	r3, 800d136 <_dtoa_r+0x93e>
 800d11a:	4631      	mov	r1, r6
 800d11c:	2205      	movs	r2, #5
 800d11e:	4620      	mov	r0, r4
 800d120:	f000 fe52 	bl	800ddc8 <__multadd>
 800d124:	4601      	mov	r1, r0
 800d126:	4606      	mov	r6, r0
 800d128:	ee18 0a10 	vmov	r0, s16
 800d12c:	f001 f8b6 	bl	800e29c <__mcmp>
 800d130:	2800      	cmp	r0, #0
 800d132:	f73f adbb 	bgt.w	800ccac <_dtoa_r+0x4b4>
 800d136:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d138:	9d01      	ldr	r5, [sp, #4]
 800d13a:	43db      	mvns	r3, r3
 800d13c:	9300      	str	r3, [sp, #0]
 800d13e:	f04f 0800 	mov.w	r8, #0
 800d142:	4631      	mov	r1, r6
 800d144:	4620      	mov	r0, r4
 800d146:	f000 fe1d 	bl	800dd84 <_Bfree>
 800d14a:	2f00      	cmp	r7, #0
 800d14c:	f43f aea4 	beq.w	800ce98 <_dtoa_r+0x6a0>
 800d150:	f1b8 0f00 	cmp.w	r8, #0
 800d154:	d005      	beq.n	800d162 <_dtoa_r+0x96a>
 800d156:	45b8      	cmp	r8, r7
 800d158:	d003      	beq.n	800d162 <_dtoa_r+0x96a>
 800d15a:	4641      	mov	r1, r8
 800d15c:	4620      	mov	r0, r4
 800d15e:	f000 fe11 	bl	800dd84 <_Bfree>
 800d162:	4639      	mov	r1, r7
 800d164:	4620      	mov	r0, r4
 800d166:	f000 fe0d 	bl	800dd84 <_Bfree>
 800d16a:	e695      	b.n	800ce98 <_dtoa_r+0x6a0>
 800d16c:	2600      	movs	r6, #0
 800d16e:	4637      	mov	r7, r6
 800d170:	e7e1      	b.n	800d136 <_dtoa_r+0x93e>
 800d172:	9700      	str	r7, [sp, #0]
 800d174:	4637      	mov	r7, r6
 800d176:	e599      	b.n	800ccac <_dtoa_r+0x4b4>
 800d178:	40240000 	.word	0x40240000
 800d17c:	9b08      	ldr	r3, [sp, #32]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	f000 80ca 	beq.w	800d318 <_dtoa_r+0xb20>
 800d184:	9b03      	ldr	r3, [sp, #12]
 800d186:	9302      	str	r3, [sp, #8]
 800d188:	2d00      	cmp	r5, #0
 800d18a:	dd05      	ble.n	800d198 <_dtoa_r+0x9a0>
 800d18c:	4639      	mov	r1, r7
 800d18e:	462a      	mov	r2, r5
 800d190:	4620      	mov	r0, r4
 800d192:	f001 f813 	bl	800e1bc <__lshift>
 800d196:	4607      	mov	r7, r0
 800d198:	f1b8 0f00 	cmp.w	r8, #0
 800d19c:	d05b      	beq.n	800d256 <_dtoa_r+0xa5e>
 800d19e:	6879      	ldr	r1, [r7, #4]
 800d1a0:	4620      	mov	r0, r4
 800d1a2:	f000 fdaf 	bl	800dd04 <_Balloc>
 800d1a6:	4605      	mov	r5, r0
 800d1a8:	b928      	cbnz	r0, 800d1b6 <_dtoa_r+0x9be>
 800d1aa:	4b87      	ldr	r3, [pc, #540]	; (800d3c8 <_dtoa_r+0xbd0>)
 800d1ac:	4602      	mov	r2, r0
 800d1ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d1b2:	f7ff bb3b 	b.w	800c82c <_dtoa_r+0x34>
 800d1b6:	693a      	ldr	r2, [r7, #16]
 800d1b8:	3202      	adds	r2, #2
 800d1ba:	0092      	lsls	r2, r2, #2
 800d1bc:	f107 010c 	add.w	r1, r7, #12
 800d1c0:	300c      	adds	r0, #12
 800d1c2:	f000 fd84 	bl	800dcce <memcpy>
 800d1c6:	2201      	movs	r2, #1
 800d1c8:	4629      	mov	r1, r5
 800d1ca:	4620      	mov	r0, r4
 800d1cc:	f000 fff6 	bl	800e1bc <__lshift>
 800d1d0:	9b01      	ldr	r3, [sp, #4]
 800d1d2:	f103 0901 	add.w	r9, r3, #1
 800d1d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d1da:	4413      	add	r3, r2
 800d1dc:	9305      	str	r3, [sp, #20]
 800d1de:	f00a 0301 	and.w	r3, sl, #1
 800d1e2:	46b8      	mov	r8, r7
 800d1e4:	9304      	str	r3, [sp, #16]
 800d1e6:	4607      	mov	r7, r0
 800d1e8:	4631      	mov	r1, r6
 800d1ea:	ee18 0a10 	vmov	r0, s16
 800d1ee:	f7ff fa77 	bl	800c6e0 <quorem>
 800d1f2:	4641      	mov	r1, r8
 800d1f4:	9002      	str	r0, [sp, #8]
 800d1f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d1fa:	ee18 0a10 	vmov	r0, s16
 800d1fe:	f001 f84d 	bl	800e29c <__mcmp>
 800d202:	463a      	mov	r2, r7
 800d204:	9003      	str	r0, [sp, #12]
 800d206:	4631      	mov	r1, r6
 800d208:	4620      	mov	r0, r4
 800d20a:	f001 f863 	bl	800e2d4 <__mdiff>
 800d20e:	68c2      	ldr	r2, [r0, #12]
 800d210:	f109 3bff 	add.w	fp, r9, #4294967295
 800d214:	4605      	mov	r5, r0
 800d216:	bb02      	cbnz	r2, 800d25a <_dtoa_r+0xa62>
 800d218:	4601      	mov	r1, r0
 800d21a:	ee18 0a10 	vmov	r0, s16
 800d21e:	f001 f83d 	bl	800e29c <__mcmp>
 800d222:	4602      	mov	r2, r0
 800d224:	4629      	mov	r1, r5
 800d226:	4620      	mov	r0, r4
 800d228:	9207      	str	r2, [sp, #28]
 800d22a:	f000 fdab 	bl	800dd84 <_Bfree>
 800d22e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d232:	ea43 0102 	orr.w	r1, r3, r2
 800d236:	9b04      	ldr	r3, [sp, #16]
 800d238:	430b      	orrs	r3, r1
 800d23a:	464d      	mov	r5, r9
 800d23c:	d10f      	bne.n	800d25e <_dtoa_r+0xa66>
 800d23e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d242:	d02a      	beq.n	800d29a <_dtoa_r+0xaa2>
 800d244:	9b03      	ldr	r3, [sp, #12]
 800d246:	2b00      	cmp	r3, #0
 800d248:	dd02      	ble.n	800d250 <_dtoa_r+0xa58>
 800d24a:	9b02      	ldr	r3, [sp, #8]
 800d24c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d250:	f88b a000 	strb.w	sl, [fp]
 800d254:	e775      	b.n	800d142 <_dtoa_r+0x94a>
 800d256:	4638      	mov	r0, r7
 800d258:	e7ba      	b.n	800d1d0 <_dtoa_r+0x9d8>
 800d25a:	2201      	movs	r2, #1
 800d25c:	e7e2      	b.n	800d224 <_dtoa_r+0xa2c>
 800d25e:	9b03      	ldr	r3, [sp, #12]
 800d260:	2b00      	cmp	r3, #0
 800d262:	db04      	blt.n	800d26e <_dtoa_r+0xa76>
 800d264:	9906      	ldr	r1, [sp, #24]
 800d266:	430b      	orrs	r3, r1
 800d268:	9904      	ldr	r1, [sp, #16]
 800d26a:	430b      	orrs	r3, r1
 800d26c:	d122      	bne.n	800d2b4 <_dtoa_r+0xabc>
 800d26e:	2a00      	cmp	r2, #0
 800d270:	ddee      	ble.n	800d250 <_dtoa_r+0xa58>
 800d272:	ee18 1a10 	vmov	r1, s16
 800d276:	2201      	movs	r2, #1
 800d278:	4620      	mov	r0, r4
 800d27a:	f000 ff9f 	bl	800e1bc <__lshift>
 800d27e:	4631      	mov	r1, r6
 800d280:	ee08 0a10 	vmov	s16, r0
 800d284:	f001 f80a 	bl	800e29c <__mcmp>
 800d288:	2800      	cmp	r0, #0
 800d28a:	dc03      	bgt.n	800d294 <_dtoa_r+0xa9c>
 800d28c:	d1e0      	bne.n	800d250 <_dtoa_r+0xa58>
 800d28e:	f01a 0f01 	tst.w	sl, #1
 800d292:	d0dd      	beq.n	800d250 <_dtoa_r+0xa58>
 800d294:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d298:	d1d7      	bne.n	800d24a <_dtoa_r+0xa52>
 800d29a:	2339      	movs	r3, #57	; 0x39
 800d29c:	f88b 3000 	strb.w	r3, [fp]
 800d2a0:	462b      	mov	r3, r5
 800d2a2:	461d      	mov	r5, r3
 800d2a4:	3b01      	subs	r3, #1
 800d2a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d2aa:	2a39      	cmp	r2, #57	; 0x39
 800d2ac:	d071      	beq.n	800d392 <_dtoa_r+0xb9a>
 800d2ae:	3201      	adds	r2, #1
 800d2b0:	701a      	strb	r2, [r3, #0]
 800d2b2:	e746      	b.n	800d142 <_dtoa_r+0x94a>
 800d2b4:	2a00      	cmp	r2, #0
 800d2b6:	dd07      	ble.n	800d2c8 <_dtoa_r+0xad0>
 800d2b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d2bc:	d0ed      	beq.n	800d29a <_dtoa_r+0xaa2>
 800d2be:	f10a 0301 	add.w	r3, sl, #1
 800d2c2:	f88b 3000 	strb.w	r3, [fp]
 800d2c6:	e73c      	b.n	800d142 <_dtoa_r+0x94a>
 800d2c8:	9b05      	ldr	r3, [sp, #20]
 800d2ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d2ce:	4599      	cmp	r9, r3
 800d2d0:	d047      	beq.n	800d362 <_dtoa_r+0xb6a>
 800d2d2:	ee18 1a10 	vmov	r1, s16
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	220a      	movs	r2, #10
 800d2da:	4620      	mov	r0, r4
 800d2dc:	f000 fd74 	bl	800ddc8 <__multadd>
 800d2e0:	45b8      	cmp	r8, r7
 800d2e2:	ee08 0a10 	vmov	s16, r0
 800d2e6:	f04f 0300 	mov.w	r3, #0
 800d2ea:	f04f 020a 	mov.w	r2, #10
 800d2ee:	4641      	mov	r1, r8
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	d106      	bne.n	800d302 <_dtoa_r+0xb0a>
 800d2f4:	f000 fd68 	bl	800ddc8 <__multadd>
 800d2f8:	4680      	mov	r8, r0
 800d2fa:	4607      	mov	r7, r0
 800d2fc:	f109 0901 	add.w	r9, r9, #1
 800d300:	e772      	b.n	800d1e8 <_dtoa_r+0x9f0>
 800d302:	f000 fd61 	bl	800ddc8 <__multadd>
 800d306:	4639      	mov	r1, r7
 800d308:	4680      	mov	r8, r0
 800d30a:	2300      	movs	r3, #0
 800d30c:	220a      	movs	r2, #10
 800d30e:	4620      	mov	r0, r4
 800d310:	f000 fd5a 	bl	800ddc8 <__multadd>
 800d314:	4607      	mov	r7, r0
 800d316:	e7f1      	b.n	800d2fc <_dtoa_r+0xb04>
 800d318:	9b03      	ldr	r3, [sp, #12]
 800d31a:	9302      	str	r3, [sp, #8]
 800d31c:	9d01      	ldr	r5, [sp, #4]
 800d31e:	ee18 0a10 	vmov	r0, s16
 800d322:	4631      	mov	r1, r6
 800d324:	f7ff f9dc 	bl	800c6e0 <quorem>
 800d328:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d32c:	9b01      	ldr	r3, [sp, #4]
 800d32e:	f805 ab01 	strb.w	sl, [r5], #1
 800d332:	1aea      	subs	r2, r5, r3
 800d334:	9b02      	ldr	r3, [sp, #8]
 800d336:	4293      	cmp	r3, r2
 800d338:	dd09      	ble.n	800d34e <_dtoa_r+0xb56>
 800d33a:	ee18 1a10 	vmov	r1, s16
 800d33e:	2300      	movs	r3, #0
 800d340:	220a      	movs	r2, #10
 800d342:	4620      	mov	r0, r4
 800d344:	f000 fd40 	bl	800ddc8 <__multadd>
 800d348:	ee08 0a10 	vmov	s16, r0
 800d34c:	e7e7      	b.n	800d31e <_dtoa_r+0xb26>
 800d34e:	9b02      	ldr	r3, [sp, #8]
 800d350:	2b00      	cmp	r3, #0
 800d352:	bfc8      	it	gt
 800d354:	461d      	movgt	r5, r3
 800d356:	9b01      	ldr	r3, [sp, #4]
 800d358:	bfd8      	it	le
 800d35a:	2501      	movle	r5, #1
 800d35c:	441d      	add	r5, r3
 800d35e:	f04f 0800 	mov.w	r8, #0
 800d362:	ee18 1a10 	vmov	r1, s16
 800d366:	2201      	movs	r2, #1
 800d368:	4620      	mov	r0, r4
 800d36a:	f000 ff27 	bl	800e1bc <__lshift>
 800d36e:	4631      	mov	r1, r6
 800d370:	ee08 0a10 	vmov	s16, r0
 800d374:	f000 ff92 	bl	800e29c <__mcmp>
 800d378:	2800      	cmp	r0, #0
 800d37a:	dc91      	bgt.n	800d2a0 <_dtoa_r+0xaa8>
 800d37c:	d102      	bne.n	800d384 <_dtoa_r+0xb8c>
 800d37e:	f01a 0f01 	tst.w	sl, #1
 800d382:	d18d      	bne.n	800d2a0 <_dtoa_r+0xaa8>
 800d384:	462b      	mov	r3, r5
 800d386:	461d      	mov	r5, r3
 800d388:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d38c:	2a30      	cmp	r2, #48	; 0x30
 800d38e:	d0fa      	beq.n	800d386 <_dtoa_r+0xb8e>
 800d390:	e6d7      	b.n	800d142 <_dtoa_r+0x94a>
 800d392:	9a01      	ldr	r2, [sp, #4]
 800d394:	429a      	cmp	r2, r3
 800d396:	d184      	bne.n	800d2a2 <_dtoa_r+0xaaa>
 800d398:	9b00      	ldr	r3, [sp, #0]
 800d39a:	3301      	adds	r3, #1
 800d39c:	9300      	str	r3, [sp, #0]
 800d39e:	2331      	movs	r3, #49	; 0x31
 800d3a0:	7013      	strb	r3, [r2, #0]
 800d3a2:	e6ce      	b.n	800d142 <_dtoa_r+0x94a>
 800d3a4:	4b09      	ldr	r3, [pc, #36]	; (800d3cc <_dtoa_r+0xbd4>)
 800d3a6:	f7ff ba95 	b.w	800c8d4 <_dtoa_r+0xdc>
 800d3aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	f47f aa6e 	bne.w	800c88e <_dtoa_r+0x96>
 800d3b2:	4b07      	ldr	r3, [pc, #28]	; (800d3d0 <_dtoa_r+0xbd8>)
 800d3b4:	f7ff ba8e 	b.w	800c8d4 <_dtoa_r+0xdc>
 800d3b8:	9b02      	ldr	r3, [sp, #8]
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	dcae      	bgt.n	800d31c <_dtoa_r+0xb24>
 800d3be:	9b06      	ldr	r3, [sp, #24]
 800d3c0:	2b02      	cmp	r3, #2
 800d3c2:	f73f aea8 	bgt.w	800d116 <_dtoa_r+0x91e>
 800d3c6:	e7a9      	b.n	800d31c <_dtoa_r+0xb24>
 800d3c8:	08010240 	.word	0x08010240
 800d3cc:	08010044 	.word	0x08010044
 800d3d0:	080101c1 	.word	0x080101c1

0800d3d4 <std>:
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	b510      	push	{r4, lr}
 800d3d8:	4604      	mov	r4, r0
 800d3da:	e9c0 3300 	strd	r3, r3, [r0]
 800d3de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d3e2:	6083      	str	r3, [r0, #8]
 800d3e4:	8181      	strh	r1, [r0, #12]
 800d3e6:	6643      	str	r3, [r0, #100]	; 0x64
 800d3e8:	81c2      	strh	r2, [r0, #14]
 800d3ea:	6183      	str	r3, [r0, #24]
 800d3ec:	4619      	mov	r1, r3
 800d3ee:	2208      	movs	r2, #8
 800d3f0:	305c      	adds	r0, #92	; 0x5c
 800d3f2:	f7fd fb19 	bl	800aa28 <memset>
 800d3f6:	4b05      	ldr	r3, [pc, #20]	; (800d40c <std+0x38>)
 800d3f8:	6263      	str	r3, [r4, #36]	; 0x24
 800d3fa:	4b05      	ldr	r3, [pc, #20]	; (800d410 <std+0x3c>)
 800d3fc:	62a3      	str	r3, [r4, #40]	; 0x28
 800d3fe:	4b05      	ldr	r3, [pc, #20]	; (800d414 <std+0x40>)
 800d400:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d402:	4b05      	ldr	r3, [pc, #20]	; (800d418 <std+0x44>)
 800d404:	6224      	str	r4, [r4, #32]
 800d406:	6323      	str	r3, [r4, #48]	; 0x30
 800d408:	bd10      	pop	{r4, pc}
 800d40a:	bf00      	nop
 800d40c:	0800ec31 	.word	0x0800ec31
 800d410:	0800ec53 	.word	0x0800ec53
 800d414:	0800ec8b 	.word	0x0800ec8b
 800d418:	0800ecaf 	.word	0x0800ecaf

0800d41c <_cleanup_r>:
 800d41c:	4901      	ldr	r1, [pc, #4]	; (800d424 <_cleanup_r+0x8>)
 800d41e:	f000 b8af 	b.w	800d580 <_fwalk_reent>
 800d422:	bf00      	nop
 800d424:	0800f009 	.word	0x0800f009

0800d428 <__sfmoreglue>:
 800d428:	b570      	push	{r4, r5, r6, lr}
 800d42a:	2268      	movs	r2, #104	; 0x68
 800d42c:	1e4d      	subs	r5, r1, #1
 800d42e:	4355      	muls	r5, r2
 800d430:	460e      	mov	r6, r1
 800d432:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d436:	f7fd fb6b 	bl	800ab10 <_malloc_r>
 800d43a:	4604      	mov	r4, r0
 800d43c:	b140      	cbz	r0, 800d450 <__sfmoreglue+0x28>
 800d43e:	2100      	movs	r1, #0
 800d440:	e9c0 1600 	strd	r1, r6, [r0]
 800d444:	300c      	adds	r0, #12
 800d446:	60a0      	str	r0, [r4, #8]
 800d448:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d44c:	f7fd faec 	bl	800aa28 <memset>
 800d450:	4620      	mov	r0, r4
 800d452:	bd70      	pop	{r4, r5, r6, pc}

0800d454 <__sfp_lock_acquire>:
 800d454:	4801      	ldr	r0, [pc, #4]	; (800d45c <__sfp_lock_acquire+0x8>)
 800d456:	f000 bc26 	b.w	800dca6 <__retarget_lock_acquire_recursive>
 800d45a:	bf00      	nop
 800d45c:	200026dd 	.word	0x200026dd

0800d460 <__sfp_lock_release>:
 800d460:	4801      	ldr	r0, [pc, #4]	; (800d468 <__sfp_lock_release+0x8>)
 800d462:	f000 bc21 	b.w	800dca8 <__retarget_lock_release_recursive>
 800d466:	bf00      	nop
 800d468:	200026dd 	.word	0x200026dd

0800d46c <__sinit_lock_acquire>:
 800d46c:	4801      	ldr	r0, [pc, #4]	; (800d474 <__sinit_lock_acquire+0x8>)
 800d46e:	f000 bc1a 	b.w	800dca6 <__retarget_lock_acquire_recursive>
 800d472:	bf00      	nop
 800d474:	200026de 	.word	0x200026de

0800d478 <__sinit_lock_release>:
 800d478:	4801      	ldr	r0, [pc, #4]	; (800d480 <__sinit_lock_release+0x8>)
 800d47a:	f000 bc15 	b.w	800dca8 <__retarget_lock_release_recursive>
 800d47e:	bf00      	nop
 800d480:	200026de 	.word	0x200026de

0800d484 <__sinit>:
 800d484:	b510      	push	{r4, lr}
 800d486:	4604      	mov	r4, r0
 800d488:	f7ff fff0 	bl	800d46c <__sinit_lock_acquire>
 800d48c:	69a3      	ldr	r3, [r4, #24]
 800d48e:	b11b      	cbz	r3, 800d498 <__sinit+0x14>
 800d490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d494:	f7ff bff0 	b.w	800d478 <__sinit_lock_release>
 800d498:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d49c:	6523      	str	r3, [r4, #80]	; 0x50
 800d49e:	4b13      	ldr	r3, [pc, #76]	; (800d4ec <__sinit+0x68>)
 800d4a0:	4a13      	ldr	r2, [pc, #76]	; (800d4f0 <__sinit+0x6c>)
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	62a2      	str	r2, [r4, #40]	; 0x28
 800d4a6:	42a3      	cmp	r3, r4
 800d4a8:	bf04      	itt	eq
 800d4aa:	2301      	moveq	r3, #1
 800d4ac:	61a3      	streq	r3, [r4, #24]
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	f000 f820 	bl	800d4f4 <__sfp>
 800d4b4:	6060      	str	r0, [r4, #4]
 800d4b6:	4620      	mov	r0, r4
 800d4b8:	f000 f81c 	bl	800d4f4 <__sfp>
 800d4bc:	60a0      	str	r0, [r4, #8]
 800d4be:	4620      	mov	r0, r4
 800d4c0:	f000 f818 	bl	800d4f4 <__sfp>
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	60e0      	str	r0, [r4, #12]
 800d4c8:	2104      	movs	r1, #4
 800d4ca:	6860      	ldr	r0, [r4, #4]
 800d4cc:	f7ff ff82 	bl	800d3d4 <std>
 800d4d0:	68a0      	ldr	r0, [r4, #8]
 800d4d2:	2201      	movs	r2, #1
 800d4d4:	2109      	movs	r1, #9
 800d4d6:	f7ff ff7d 	bl	800d3d4 <std>
 800d4da:	68e0      	ldr	r0, [r4, #12]
 800d4dc:	2202      	movs	r2, #2
 800d4de:	2112      	movs	r1, #18
 800d4e0:	f7ff ff78 	bl	800d3d4 <std>
 800d4e4:	2301      	movs	r3, #1
 800d4e6:	61a3      	str	r3, [r4, #24]
 800d4e8:	e7d2      	b.n	800d490 <__sinit+0xc>
 800d4ea:	bf00      	nop
 800d4ec:	08010030 	.word	0x08010030
 800d4f0:	0800d41d 	.word	0x0800d41d

0800d4f4 <__sfp>:
 800d4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4f6:	4607      	mov	r7, r0
 800d4f8:	f7ff ffac 	bl	800d454 <__sfp_lock_acquire>
 800d4fc:	4b1e      	ldr	r3, [pc, #120]	; (800d578 <__sfp+0x84>)
 800d4fe:	681e      	ldr	r6, [r3, #0]
 800d500:	69b3      	ldr	r3, [r6, #24]
 800d502:	b913      	cbnz	r3, 800d50a <__sfp+0x16>
 800d504:	4630      	mov	r0, r6
 800d506:	f7ff ffbd 	bl	800d484 <__sinit>
 800d50a:	3648      	adds	r6, #72	; 0x48
 800d50c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d510:	3b01      	subs	r3, #1
 800d512:	d503      	bpl.n	800d51c <__sfp+0x28>
 800d514:	6833      	ldr	r3, [r6, #0]
 800d516:	b30b      	cbz	r3, 800d55c <__sfp+0x68>
 800d518:	6836      	ldr	r6, [r6, #0]
 800d51a:	e7f7      	b.n	800d50c <__sfp+0x18>
 800d51c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d520:	b9d5      	cbnz	r5, 800d558 <__sfp+0x64>
 800d522:	4b16      	ldr	r3, [pc, #88]	; (800d57c <__sfp+0x88>)
 800d524:	60e3      	str	r3, [r4, #12]
 800d526:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d52a:	6665      	str	r5, [r4, #100]	; 0x64
 800d52c:	f000 fbba 	bl	800dca4 <__retarget_lock_init_recursive>
 800d530:	f7ff ff96 	bl	800d460 <__sfp_lock_release>
 800d534:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d538:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d53c:	6025      	str	r5, [r4, #0]
 800d53e:	61a5      	str	r5, [r4, #24]
 800d540:	2208      	movs	r2, #8
 800d542:	4629      	mov	r1, r5
 800d544:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d548:	f7fd fa6e 	bl	800aa28 <memset>
 800d54c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d550:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d554:	4620      	mov	r0, r4
 800d556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d558:	3468      	adds	r4, #104	; 0x68
 800d55a:	e7d9      	b.n	800d510 <__sfp+0x1c>
 800d55c:	2104      	movs	r1, #4
 800d55e:	4638      	mov	r0, r7
 800d560:	f7ff ff62 	bl	800d428 <__sfmoreglue>
 800d564:	4604      	mov	r4, r0
 800d566:	6030      	str	r0, [r6, #0]
 800d568:	2800      	cmp	r0, #0
 800d56a:	d1d5      	bne.n	800d518 <__sfp+0x24>
 800d56c:	f7ff ff78 	bl	800d460 <__sfp_lock_release>
 800d570:	230c      	movs	r3, #12
 800d572:	603b      	str	r3, [r7, #0]
 800d574:	e7ee      	b.n	800d554 <__sfp+0x60>
 800d576:	bf00      	nop
 800d578:	08010030 	.word	0x08010030
 800d57c:	ffff0001 	.word	0xffff0001

0800d580 <_fwalk_reent>:
 800d580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d584:	4606      	mov	r6, r0
 800d586:	4688      	mov	r8, r1
 800d588:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d58c:	2700      	movs	r7, #0
 800d58e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d592:	f1b9 0901 	subs.w	r9, r9, #1
 800d596:	d505      	bpl.n	800d5a4 <_fwalk_reent+0x24>
 800d598:	6824      	ldr	r4, [r4, #0]
 800d59a:	2c00      	cmp	r4, #0
 800d59c:	d1f7      	bne.n	800d58e <_fwalk_reent+0xe>
 800d59e:	4638      	mov	r0, r7
 800d5a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5a4:	89ab      	ldrh	r3, [r5, #12]
 800d5a6:	2b01      	cmp	r3, #1
 800d5a8:	d907      	bls.n	800d5ba <_fwalk_reent+0x3a>
 800d5aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	d003      	beq.n	800d5ba <_fwalk_reent+0x3a>
 800d5b2:	4629      	mov	r1, r5
 800d5b4:	4630      	mov	r0, r6
 800d5b6:	47c0      	blx	r8
 800d5b8:	4307      	orrs	r7, r0
 800d5ba:	3568      	adds	r5, #104	; 0x68
 800d5bc:	e7e9      	b.n	800d592 <_fwalk_reent+0x12>

0800d5be <rshift>:
 800d5be:	6903      	ldr	r3, [r0, #16]
 800d5c0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d5c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d5c8:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d5cc:	f100 0414 	add.w	r4, r0, #20
 800d5d0:	dd45      	ble.n	800d65e <rshift+0xa0>
 800d5d2:	f011 011f 	ands.w	r1, r1, #31
 800d5d6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d5da:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d5de:	d10c      	bne.n	800d5fa <rshift+0x3c>
 800d5e0:	f100 0710 	add.w	r7, r0, #16
 800d5e4:	4629      	mov	r1, r5
 800d5e6:	42b1      	cmp	r1, r6
 800d5e8:	d334      	bcc.n	800d654 <rshift+0x96>
 800d5ea:	1a9b      	subs	r3, r3, r2
 800d5ec:	009b      	lsls	r3, r3, #2
 800d5ee:	1eea      	subs	r2, r5, #3
 800d5f0:	4296      	cmp	r6, r2
 800d5f2:	bf38      	it	cc
 800d5f4:	2300      	movcc	r3, #0
 800d5f6:	4423      	add	r3, r4
 800d5f8:	e015      	b.n	800d626 <rshift+0x68>
 800d5fa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d5fe:	f1c1 0820 	rsb	r8, r1, #32
 800d602:	40cf      	lsrs	r7, r1
 800d604:	f105 0e04 	add.w	lr, r5, #4
 800d608:	46a1      	mov	r9, r4
 800d60a:	4576      	cmp	r6, lr
 800d60c:	46f4      	mov	ip, lr
 800d60e:	d815      	bhi.n	800d63c <rshift+0x7e>
 800d610:	1a9a      	subs	r2, r3, r2
 800d612:	0092      	lsls	r2, r2, #2
 800d614:	3a04      	subs	r2, #4
 800d616:	3501      	adds	r5, #1
 800d618:	42ae      	cmp	r6, r5
 800d61a:	bf38      	it	cc
 800d61c:	2200      	movcc	r2, #0
 800d61e:	18a3      	adds	r3, r4, r2
 800d620:	50a7      	str	r7, [r4, r2]
 800d622:	b107      	cbz	r7, 800d626 <rshift+0x68>
 800d624:	3304      	adds	r3, #4
 800d626:	1b1a      	subs	r2, r3, r4
 800d628:	42a3      	cmp	r3, r4
 800d62a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d62e:	bf08      	it	eq
 800d630:	2300      	moveq	r3, #0
 800d632:	6102      	str	r2, [r0, #16]
 800d634:	bf08      	it	eq
 800d636:	6143      	streq	r3, [r0, #20]
 800d638:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d63c:	f8dc c000 	ldr.w	ip, [ip]
 800d640:	fa0c fc08 	lsl.w	ip, ip, r8
 800d644:	ea4c 0707 	orr.w	r7, ip, r7
 800d648:	f849 7b04 	str.w	r7, [r9], #4
 800d64c:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d650:	40cf      	lsrs	r7, r1
 800d652:	e7da      	b.n	800d60a <rshift+0x4c>
 800d654:	f851 cb04 	ldr.w	ip, [r1], #4
 800d658:	f847 cf04 	str.w	ip, [r7, #4]!
 800d65c:	e7c3      	b.n	800d5e6 <rshift+0x28>
 800d65e:	4623      	mov	r3, r4
 800d660:	e7e1      	b.n	800d626 <rshift+0x68>

0800d662 <__hexdig_fun>:
 800d662:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d666:	2b09      	cmp	r3, #9
 800d668:	d802      	bhi.n	800d670 <__hexdig_fun+0xe>
 800d66a:	3820      	subs	r0, #32
 800d66c:	b2c0      	uxtb	r0, r0
 800d66e:	4770      	bx	lr
 800d670:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d674:	2b05      	cmp	r3, #5
 800d676:	d801      	bhi.n	800d67c <__hexdig_fun+0x1a>
 800d678:	3847      	subs	r0, #71	; 0x47
 800d67a:	e7f7      	b.n	800d66c <__hexdig_fun+0xa>
 800d67c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d680:	2b05      	cmp	r3, #5
 800d682:	d801      	bhi.n	800d688 <__hexdig_fun+0x26>
 800d684:	3827      	subs	r0, #39	; 0x27
 800d686:	e7f1      	b.n	800d66c <__hexdig_fun+0xa>
 800d688:	2000      	movs	r0, #0
 800d68a:	4770      	bx	lr

0800d68c <__gethex>:
 800d68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d690:	ed2d 8b02 	vpush	{d8}
 800d694:	b089      	sub	sp, #36	; 0x24
 800d696:	ee08 0a10 	vmov	s16, r0
 800d69a:	9304      	str	r3, [sp, #16]
 800d69c:	4bb4      	ldr	r3, [pc, #720]	; (800d970 <__gethex+0x2e4>)
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	9301      	str	r3, [sp, #4]
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	468b      	mov	fp, r1
 800d6a6:	4690      	mov	r8, r2
 800d6a8:	f7f2 fdba 	bl	8000220 <strlen>
 800d6ac:	9b01      	ldr	r3, [sp, #4]
 800d6ae:	f8db 2000 	ldr.w	r2, [fp]
 800d6b2:	4403      	add	r3, r0
 800d6b4:	4682      	mov	sl, r0
 800d6b6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d6ba:	9305      	str	r3, [sp, #20]
 800d6bc:	1c93      	adds	r3, r2, #2
 800d6be:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d6c2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d6c6:	32fe      	adds	r2, #254	; 0xfe
 800d6c8:	18d1      	adds	r1, r2, r3
 800d6ca:	461f      	mov	r7, r3
 800d6cc:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d6d0:	9100      	str	r1, [sp, #0]
 800d6d2:	2830      	cmp	r0, #48	; 0x30
 800d6d4:	d0f8      	beq.n	800d6c8 <__gethex+0x3c>
 800d6d6:	f7ff ffc4 	bl	800d662 <__hexdig_fun>
 800d6da:	4604      	mov	r4, r0
 800d6dc:	2800      	cmp	r0, #0
 800d6de:	d13a      	bne.n	800d756 <__gethex+0xca>
 800d6e0:	9901      	ldr	r1, [sp, #4]
 800d6e2:	4652      	mov	r2, sl
 800d6e4:	4638      	mov	r0, r7
 800d6e6:	f001 fae6 	bl	800ecb6 <strncmp>
 800d6ea:	4605      	mov	r5, r0
 800d6ec:	2800      	cmp	r0, #0
 800d6ee:	d168      	bne.n	800d7c2 <__gethex+0x136>
 800d6f0:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d6f4:	eb07 060a 	add.w	r6, r7, sl
 800d6f8:	f7ff ffb3 	bl	800d662 <__hexdig_fun>
 800d6fc:	2800      	cmp	r0, #0
 800d6fe:	d062      	beq.n	800d7c6 <__gethex+0x13a>
 800d700:	4633      	mov	r3, r6
 800d702:	7818      	ldrb	r0, [r3, #0]
 800d704:	2830      	cmp	r0, #48	; 0x30
 800d706:	461f      	mov	r7, r3
 800d708:	f103 0301 	add.w	r3, r3, #1
 800d70c:	d0f9      	beq.n	800d702 <__gethex+0x76>
 800d70e:	f7ff ffa8 	bl	800d662 <__hexdig_fun>
 800d712:	2301      	movs	r3, #1
 800d714:	fab0 f480 	clz	r4, r0
 800d718:	0964      	lsrs	r4, r4, #5
 800d71a:	4635      	mov	r5, r6
 800d71c:	9300      	str	r3, [sp, #0]
 800d71e:	463a      	mov	r2, r7
 800d720:	4616      	mov	r6, r2
 800d722:	3201      	adds	r2, #1
 800d724:	7830      	ldrb	r0, [r6, #0]
 800d726:	f7ff ff9c 	bl	800d662 <__hexdig_fun>
 800d72a:	2800      	cmp	r0, #0
 800d72c:	d1f8      	bne.n	800d720 <__gethex+0x94>
 800d72e:	9901      	ldr	r1, [sp, #4]
 800d730:	4652      	mov	r2, sl
 800d732:	4630      	mov	r0, r6
 800d734:	f001 fabf 	bl	800ecb6 <strncmp>
 800d738:	b980      	cbnz	r0, 800d75c <__gethex+0xd0>
 800d73a:	b94d      	cbnz	r5, 800d750 <__gethex+0xc4>
 800d73c:	eb06 050a 	add.w	r5, r6, sl
 800d740:	462a      	mov	r2, r5
 800d742:	4616      	mov	r6, r2
 800d744:	3201      	adds	r2, #1
 800d746:	7830      	ldrb	r0, [r6, #0]
 800d748:	f7ff ff8b 	bl	800d662 <__hexdig_fun>
 800d74c:	2800      	cmp	r0, #0
 800d74e:	d1f8      	bne.n	800d742 <__gethex+0xb6>
 800d750:	1bad      	subs	r5, r5, r6
 800d752:	00ad      	lsls	r5, r5, #2
 800d754:	e004      	b.n	800d760 <__gethex+0xd4>
 800d756:	2400      	movs	r4, #0
 800d758:	4625      	mov	r5, r4
 800d75a:	e7e0      	b.n	800d71e <__gethex+0x92>
 800d75c:	2d00      	cmp	r5, #0
 800d75e:	d1f7      	bne.n	800d750 <__gethex+0xc4>
 800d760:	7833      	ldrb	r3, [r6, #0]
 800d762:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d766:	2b50      	cmp	r3, #80	; 0x50
 800d768:	d13b      	bne.n	800d7e2 <__gethex+0x156>
 800d76a:	7873      	ldrb	r3, [r6, #1]
 800d76c:	2b2b      	cmp	r3, #43	; 0x2b
 800d76e:	d02c      	beq.n	800d7ca <__gethex+0x13e>
 800d770:	2b2d      	cmp	r3, #45	; 0x2d
 800d772:	d02e      	beq.n	800d7d2 <__gethex+0x146>
 800d774:	1c71      	adds	r1, r6, #1
 800d776:	f04f 0900 	mov.w	r9, #0
 800d77a:	7808      	ldrb	r0, [r1, #0]
 800d77c:	f7ff ff71 	bl	800d662 <__hexdig_fun>
 800d780:	1e43      	subs	r3, r0, #1
 800d782:	b2db      	uxtb	r3, r3
 800d784:	2b18      	cmp	r3, #24
 800d786:	d82c      	bhi.n	800d7e2 <__gethex+0x156>
 800d788:	f1a0 0210 	sub.w	r2, r0, #16
 800d78c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d790:	f7ff ff67 	bl	800d662 <__hexdig_fun>
 800d794:	1e43      	subs	r3, r0, #1
 800d796:	b2db      	uxtb	r3, r3
 800d798:	2b18      	cmp	r3, #24
 800d79a:	d91d      	bls.n	800d7d8 <__gethex+0x14c>
 800d79c:	f1b9 0f00 	cmp.w	r9, #0
 800d7a0:	d000      	beq.n	800d7a4 <__gethex+0x118>
 800d7a2:	4252      	negs	r2, r2
 800d7a4:	4415      	add	r5, r2
 800d7a6:	f8cb 1000 	str.w	r1, [fp]
 800d7aa:	b1e4      	cbz	r4, 800d7e6 <__gethex+0x15a>
 800d7ac:	9b00      	ldr	r3, [sp, #0]
 800d7ae:	2b00      	cmp	r3, #0
 800d7b0:	bf14      	ite	ne
 800d7b2:	2700      	movne	r7, #0
 800d7b4:	2706      	moveq	r7, #6
 800d7b6:	4638      	mov	r0, r7
 800d7b8:	b009      	add	sp, #36	; 0x24
 800d7ba:	ecbd 8b02 	vpop	{d8}
 800d7be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7c2:	463e      	mov	r6, r7
 800d7c4:	4625      	mov	r5, r4
 800d7c6:	2401      	movs	r4, #1
 800d7c8:	e7ca      	b.n	800d760 <__gethex+0xd4>
 800d7ca:	f04f 0900 	mov.w	r9, #0
 800d7ce:	1cb1      	adds	r1, r6, #2
 800d7d0:	e7d3      	b.n	800d77a <__gethex+0xee>
 800d7d2:	f04f 0901 	mov.w	r9, #1
 800d7d6:	e7fa      	b.n	800d7ce <__gethex+0x142>
 800d7d8:	230a      	movs	r3, #10
 800d7da:	fb03 0202 	mla	r2, r3, r2, r0
 800d7de:	3a10      	subs	r2, #16
 800d7e0:	e7d4      	b.n	800d78c <__gethex+0x100>
 800d7e2:	4631      	mov	r1, r6
 800d7e4:	e7df      	b.n	800d7a6 <__gethex+0x11a>
 800d7e6:	1bf3      	subs	r3, r6, r7
 800d7e8:	3b01      	subs	r3, #1
 800d7ea:	4621      	mov	r1, r4
 800d7ec:	2b07      	cmp	r3, #7
 800d7ee:	dc0b      	bgt.n	800d808 <__gethex+0x17c>
 800d7f0:	ee18 0a10 	vmov	r0, s16
 800d7f4:	f000 fa86 	bl	800dd04 <_Balloc>
 800d7f8:	4604      	mov	r4, r0
 800d7fa:	b940      	cbnz	r0, 800d80e <__gethex+0x182>
 800d7fc:	4b5d      	ldr	r3, [pc, #372]	; (800d974 <__gethex+0x2e8>)
 800d7fe:	4602      	mov	r2, r0
 800d800:	21de      	movs	r1, #222	; 0xde
 800d802:	485d      	ldr	r0, [pc, #372]	; (800d978 <__gethex+0x2ec>)
 800d804:	f001 fb4c 	bl	800eea0 <__assert_func>
 800d808:	3101      	adds	r1, #1
 800d80a:	105b      	asrs	r3, r3, #1
 800d80c:	e7ee      	b.n	800d7ec <__gethex+0x160>
 800d80e:	f100 0914 	add.w	r9, r0, #20
 800d812:	f04f 0b00 	mov.w	fp, #0
 800d816:	f1ca 0301 	rsb	r3, sl, #1
 800d81a:	f8cd 9008 	str.w	r9, [sp, #8]
 800d81e:	f8cd b000 	str.w	fp, [sp]
 800d822:	9306      	str	r3, [sp, #24]
 800d824:	42b7      	cmp	r7, r6
 800d826:	d340      	bcc.n	800d8aa <__gethex+0x21e>
 800d828:	9802      	ldr	r0, [sp, #8]
 800d82a:	9b00      	ldr	r3, [sp, #0]
 800d82c:	f840 3b04 	str.w	r3, [r0], #4
 800d830:	eba0 0009 	sub.w	r0, r0, r9
 800d834:	1080      	asrs	r0, r0, #2
 800d836:	0146      	lsls	r6, r0, #5
 800d838:	6120      	str	r0, [r4, #16]
 800d83a:	4618      	mov	r0, r3
 800d83c:	f000 fb54 	bl	800dee8 <__hi0bits>
 800d840:	1a30      	subs	r0, r6, r0
 800d842:	f8d8 6000 	ldr.w	r6, [r8]
 800d846:	42b0      	cmp	r0, r6
 800d848:	dd63      	ble.n	800d912 <__gethex+0x286>
 800d84a:	1b87      	subs	r7, r0, r6
 800d84c:	4639      	mov	r1, r7
 800d84e:	4620      	mov	r0, r4
 800d850:	f000 fef8 	bl	800e644 <__any_on>
 800d854:	4682      	mov	sl, r0
 800d856:	b1a8      	cbz	r0, 800d884 <__gethex+0x1f8>
 800d858:	1e7b      	subs	r3, r7, #1
 800d85a:	1159      	asrs	r1, r3, #5
 800d85c:	f003 021f 	and.w	r2, r3, #31
 800d860:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d864:	f04f 0a01 	mov.w	sl, #1
 800d868:	fa0a f202 	lsl.w	r2, sl, r2
 800d86c:	420a      	tst	r2, r1
 800d86e:	d009      	beq.n	800d884 <__gethex+0x1f8>
 800d870:	4553      	cmp	r3, sl
 800d872:	dd05      	ble.n	800d880 <__gethex+0x1f4>
 800d874:	1eb9      	subs	r1, r7, #2
 800d876:	4620      	mov	r0, r4
 800d878:	f000 fee4 	bl	800e644 <__any_on>
 800d87c:	2800      	cmp	r0, #0
 800d87e:	d145      	bne.n	800d90c <__gethex+0x280>
 800d880:	f04f 0a02 	mov.w	sl, #2
 800d884:	4639      	mov	r1, r7
 800d886:	4620      	mov	r0, r4
 800d888:	f7ff fe99 	bl	800d5be <rshift>
 800d88c:	443d      	add	r5, r7
 800d88e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d892:	42ab      	cmp	r3, r5
 800d894:	da4c      	bge.n	800d930 <__gethex+0x2a4>
 800d896:	ee18 0a10 	vmov	r0, s16
 800d89a:	4621      	mov	r1, r4
 800d89c:	f000 fa72 	bl	800dd84 <_Bfree>
 800d8a0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	6013      	str	r3, [r2, #0]
 800d8a6:	27a3      	movs	r7, #163	; 0xa3
 800d8a8:	e785      	b.n	800d7b6 <__gethex+0x12a>
 800d8aa:	1e73      	subs	r3, r6, #1
 800d8ac:	9a05      	ldr	r2, [sp, #20]
 800d8ae:	9303      	str	r3, [sp, #12]
 800d8b0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d8b4:	4293      	cmp	r3, r2
 800d8b6:	d019      	beq.n	800d8ec <__gethex+0x260>
 800d8b8:	f1bb 0f20 	cmp.w	fp, #32
 800d8bc:	d107      	bne.n	800d8ce <__gethex+0x242>
 800d8be:	9b02      	ldr	r3, [sp, #8]
 800d8c0:	9a00      	ldr	r2, [sp, #0]
 800d8c2:	f843 2b04 	str.w	r2, [r3], #4
 800d8c6:	9302      	str	r3, [sp, #8]
 800d8c8:	2300      	movs	r3, #0
 800d8ca:	9300      	str	r3, [sp, #0]
 800d8cc:	469b      	mov	fp, r3
 800d8ce:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d8d2:	f7ff fec6 	bl	800d662 <__hexdig_fun>
 800d8d6:	9b00      	ldr	r3, [sp, #0]
 800d8d8:	f000 000f 	and.w	r0, r0, #15
 800d8dc:	fa00 f00b 	lsl.w	r0, r0, fp
 800d8e0:	4303      	orrs	r3, r0
 800d8e2:	9300      	str	r3, [sp, #0]
 800d8e4:	f10b 0b04 	add.w	fp, fp, #4
 800d8e8:	9b03      	ldr	r3, [sp, #12]
 800d8ea:	e00d      	b.n	800d908 <__gethex+0x27c>
 800d8ec:	9b03      	ldr	r3, [sp, #12]
 800d8ee:	9a06      	ldr	r2, [sp, #24]
 800d8f0:	4413      	add	r3, r2
 800d8f2:	42bb      	cmp	r3, r7
 800d8f4:	d3e0      	bcc.n	800d8b8 <__gethex+0x22c>
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	9901      	ldr	r1, [sp, #4]
 800d8fa:	9307      	str	r3, [sp, #28]
 800d8fc:	4652      	mov	r2, sl
 800d8fe:	f001 f9da 	bl	800ecb6 <strncmp>
 800d902:	9b07      	ldr	r3, [sp, #28]
 800d904:	2800      	cmp	r0, #0
 800d906:	d1d7      	bne.n	800d8b8 <__gethex+0x22c>
 800d908:	461e      	mov	r6, r3
 800d90a:	e78b      	b.n	800d824 <__gethex+0x198>
 800d90c:	f04f 0a03 	mov.w	sl, #3
 800d910:	e7b8      	b.n	800d884 <__gethex+0x1f8>
 800d912:	da0a      	bge.n	800d92a <__gethex+0x29e>
 800d914:	1a37      	subs	r7, r6, r0
 800d916:	4621      	mov	r1, r4
 800d918:	ee18 0a10 	vmov	r0, s16
 800d91c:	463a      	mov	r2, r7
 800d91e:	f000 fc4d 	bl	800e1bc <__lshift>
 800d922:	1bed      	subs	r5, r5, r7
 800d924:	4604      	mov	r4, r0
 800d926:	f100 0914 	add.w	r9, r0, #20
 800d92a:	f04f 0a00 	mov.w	sl, #0
 800d92e:	e7ae      	b.n	800d88e <__gethex+0x202>
 800d930:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d934:	42a8      	cmp	r0, r5
 800d936:	dd72      	ble.n	800da1e <__gethex+0x392>
 800d938:	1b45      	subs	r5, r0, r5
 800d93a:	42ae      	cmp	r6, r5
 800d93c:	dc36      	bgt.n	800d9ac <__gethex+0x320>
 800d93e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d942:	2b02      	cmp	r3, #2
 800d944:	d02a      	beq.n	800d99c <__gethex+0x310>
 800d946:	2b03      	cmp	r3, #3
 800d948:	d02c      	beq.n	800d9a4 <__gethex+0x318>
 800d94a:	2b01      	cmp	r3, #1
 800d94c:	d11c      	bne.n	800d988 <__gethex+0x2fc>
 800d94e:	42ae      	cmp	r6, r5
 800d950:	d11a      	bne.n	800d988 <__gethex+0x2fc>
 800d952:	2e01      	cmp	r6, #1
 800d954:	d112      	bne.n	800d97c <__gethex+0x2f0>
 800d956:	9a04      	ldr	r2, [sp, #16]
 800d958:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d95c:	6013      	str	r3, [r2, #0]
 800d95e:	2301      	movs	r3, #1
 800d960:	6123      	str	r3, [r4, #16]
 800d962:	f8c9 3000 	str.w	r3, [r9]
 800d966:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d968:	2762      	movs	r7, #98	; 0x62
 800d96a:	601c      	str	r4, [r3, #0]
 800d96c:	e723      	b.n	800d7b6 <__gethex+0x12a>
 800d96e:	bf00      	nop
 800d970:	0801031c 	.word	0x0801031c
 800d974:	08010240 	.word	0x08010240
 800d978:	080102b4 	.word	0x080102b4
 800d97c:	1e71      	subs	r1, r6, #1
 800d97e:	4620      	mov	r0, r4
 800d980:	f000 fe60 	bl	800e644 <__any_on>
 800d984:	2800      	cmp	r0, #0
 800d986:	d1e6      	bne.n	800d956 <__gethex+0x2ca>
 800d988:	ee18 0a10 	vmov	r0, s16
 800d98c:	4621      	mov	r1, r4
 800d98e:	f000 f9f9 	bl	800dd84 <_Bfree>
 800d992:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d994:	2300      	movs	r3, #0
 800d996:	6013      	str	r3, [r2, #0]
 800d998:	2750      	movs	r7, #80	; 0x50
 800d99a:	e70c      	b.n	800d7b6 <__gethex+0x12a>
 800d99c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d1f2      	bne.n	800d988 <__gethex+0x2fc>
 800d9a2:	e7d8      	b.n	800d956 <__gethex+0x2ca>
 800d9a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	d1d5      	bne.n	800d956 <__gethex+0x2ca>
 800d9aa:	e7ed      	b.n	800d988 <__gethex+0x2fc>
 800d9ac:	1e6f      	subs	r7, r5, #1
 800d9ae:	f1ba 0f00 	cmp.w	sl, #0
 800d9b2:	d131      	bne.n	800da18 <__gethex+0x38c>
 800d9b4:	b127      	cbz	r7, 800d9c0 <__gethex+0x334>
 800d9b6:	4639      	mov	r1, r7
 800d9b8:	4620      	mov	r0, r4
 800d9ba:	f000 fe43 	bl	800e644 <__any_on>
 800d9be:	4682      	mov	sl, r0
 800d9c0:	117b      	asrs	r3, r7, #5
 800d9c2:	2101      	movs	r1, #1
 800d9c4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d9c8:	f007 071f 	and.w	r7, r7, #31
 800d9cc:	fa01 f707 	lsl.w	r7, r1, r7
 800d9d0:	421f      	tst	r7, r3
 800d9d2:	4629      	mov	r1, r5
 800d9d4:	4620      	mov	r0, r4
 800d9d6:	bf18      	it	ne
 800d9d8:	f04a 0a02 	orrne.w	sl, sl, #2
 800d9dc:	1b76      	subs	r6, r6, r5
 800d9de:	f7ff fdee 	bl	800d5be <rshift>
 800d9e2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d9e6:	2702      	movs	r7, #2
 800d9e8:	f1ba 0f00 	cmp.w	sl, #0
 800d9ec:	d048      	beq.n	800da80 <__gethex+0x3f4>
 800d9ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d9f2:	2b02      	cmp	r3, #2
 800d9f4:	d015      	beq.n	800da22 <__gethex+0x396>
 800d9f6:	2b03      	cmp	r3, #3
 800d9f8:	d017      	beq.n	800da2a <__gethex+0x39e>
 800d9fa:	2b01      	cmp	r3, #1
 800d9fc:	d109      	bne.n	800da12 <__gethex+0x386>
 800d9fe:	f01a 0f02 	tst.w	sl, #2
 800da02:	d006      	beq.n	800da12 <__gethex+0x386>
 800da04:	f8d9 0000 	ldr.w	r0, [r9]
 800da08:	ea4a 0a00 	orr.w	sl, sl, r0
 800da0c:	f01a 0f01 	tst.w	sl, #1
 800da10:	d10e      	bne.n	800da30 <__gethex+0x3a4>
 800da12:	f047 0710 	orr.w	r7, r7, #16
 800da16:	e033      	b.n	800da80 <__gethex+0x3f4>
 800da18:	f04f 0a01 	mov.w	sl, #1
 800da1c:	e7d0      	b.n	800d9c0 <__gethex+0x334>
 800da1e:	2701      	movs	r7, #1
 800da20:	e7e2      	b.n	800d9e8 <__gethex+0x35c>
 800da22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da24:	f1c3 0301 	rsb	r3, r3, #1
 800da28:	9315      	str	r3, [sp, #84]	; 0x54
 800da2a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d0f0      	beq.n	800da12 <__gethex+0x386>
 800da30:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800da34:	f104 0314 	add.w	r3, r4, #20
 800da38:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800da3c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800da40:	f04f 0c00 	mov.w	ip, #0
 800da44:	4618      	mov	r0, r3
 800da46:	f853 2b04 	ldr.w	r2, [r3], #4
 800da4a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800da4e:	d01c      	beq.n	800da8a <__gethex+0x3fe>
 800da50:	3201      	adds	r2, #1
 800da52:	6002      	str	r2, [r0, #0]
 800da54:	2f02      	cmp	r7, #2
 800da56:	f104 0314 	add.w	r3, r4, #20
 800da5a:	d13f      	bne.n	800dadc <__gethex+0x450>
 800da5c:	f8d8 2000 	ldr.w	r2, [r8]
 800da60:	3a01      	subs	r2, #1
 800da62:	42b2      	cmp	r2, r6
 800da64:	d10a      	bne.n	800da7c <__gethex+0x3f0>
 800da66:	1171      	asrs	r1, r6, #5
 800da68:	2201      	movs	r2, #1
 800da6a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800da6e:	f006 061f 	and.w	r6, r6, #31
 800da72:	fa02 f606 	lsl.w	r6, r2, r6
 800da76:	421e      	tst	r6, r3
 800da78:	bf18      	it	ne
 800da7a:	4617      	movne	r7, r2
 800da7c:	f047 0720 	orr.w	r7, r7, #32
 800da80:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800da82:	601c      	str	r4, [r3, #0]
 800da84:	9b04      	ldr	r3, [sp, #16]
 800da86:	601d      	str	r5, [r3, #0]
 800da88:	e695      	b.n	800d7b6 <__gethex+0x12a>
 800da8a:	4299      	cmp	r1, r3
 800da8c:	f843 cc04 	str.w	ip, [r3, #-4]
 800da90:	d8d8      	bhi.n	800da44 <__gethex+0x3b8>
 800da92:	68a3      	ldr	r3, [r4, #8]
 800da94:	459b      	cmp	fp, r3
 800da96:	db19      	blt.n	800dacc <__gethex+0x440>
 800da98:	6861      	ldr	r1, [r4, #4]
 800da9a:	ee18 0a10 	vmov	r0, s16
 800da9e:	3101      	adds	r1, #1
 800daa0:	f000 f930 	bl	800dd04 <_Balloc>
 800daa4:	4681      	mov	r9, r0
 800daa6:	b918      	cbnz	r0, 800dab0 <__gethex+0x424>
 800daa8:	4b1a      	ldr	r3, [pc, #104]	; (800db14 <__gethex+0x488>)
 800daaa:	4602      	mov	r2, r0
 800daac:	2184      	movs	r1, #132	; 0x84
 800daae:	e6a8      	b.n	800d802 <__gethex+0x176>
 800dab0:	6922      	ldr	r2, [r4, #16]
 800dab2:	3202      	adds	r2, #2
 800dab4:	f104 010c 	add.w	r1, r4, #12
 800dab8:	0092      	lsls	r2, r2, #2
 800daba:	300c      	adds	r0, #12
 800dabc:	f000 f907 	bl	800dcce <memcpy>
 800dac0:	4621      	mov	r1, r4
 800dac2:	ee18 0a10 	vmov	r0, s16
 800dac6:	f000 f95d 	bl	800dd84 <_Bfree>
 800daca:	464c      	mov	r4, r9
 800dacc:	6923      	ldr	r3, [r4, #16]
 800dace:	1c5a      	adds	r2, r3, #1
 800dad0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dad4:	6122      	str	r2, [r4, #16]
 800dad6:	2201      	movs	r2, #1
 800dad8:	615a      	str	r2, [r3, #20]
 800dada:	e7bb      	b.n	800da54 <__gethex+0x3c8>
 800dadc:	6922      	ldr	r2, [r4, #16]
 800dade:	455a      	cmp	r2, fp
 800dae0:	dd0b      	ble.n	800dafa <__gethex+0x46e>
 800dae2:	2101      	movs	r1, #1
 800dae4:	4620      	mov	r0, r4
 800dae6:	f7ff fd6a 	bl	800d5be <rshift>
 800daea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800daee:	3501      	adds	r5, #1
 800daf0:	42ab      	cmp	r3, r5
 800daf2:	f6ff aed0 	blt.w	800d896 <__gethex+0x20a>
 800daf6:	2701      	movs	r7, #1
 800daf8:	e7c0      	b.n	800da7c <__gethex+0x3f0>
 800dafa:	f016 061f 	ands.w	r6, r6, #31
 800dafe:	d0fa      	beq.n	800daf6 <__gethex+0x46a>
 800db00:	4453      	add	r3, sl
 800db02:	f1c6 0620 	rsb	r6, r6, #32
 800db06:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800db0a:	f000 f9ed 	bl	800dee8 <__hi0bits>
 800db0e:	42b0      	cmp	r0, r6
 800db10:	dbe7      	blt.n	800dae2 <__gethex+0x456>
 800db12:	e7f0      	b.n	800daf6 <__gethex+0x46a>
 800db14:	08010240 	.word	0x08010240

0800db18 <L_shift>:
 800db18:	f1c2 0208 	rsb	r2, r2, #8
 800db1c:	0092      	lsls	r2, r2, #2
 800db1e:	b570      	push	{r4, r5, r6, lr}
 800db20:	f1c2 0620 	rsb	r6, r2, #32
 800db24:	6843      	ldr	r3, [r0, #4]
 800db26:	6804      	ldr	r4, [r0, #0]
 800db28:	fa03 f506 	lsl.w	r5, r3, r6
 800db2c:	432c      	orrs	r4, r5
 800db2e:	40d3      	lsrs	r3, r2
 800db30:	6004      	str	r4, [r0, #0]
 800db32:	f840 3f04 	str.w	r3, [r0, #4]!
 800db36:	4288      	cmp	r0, r1
 800db38:	d3f4      	bcc.n	800db24 <L_shift+0xc>
 800db3a:	bd70      	pop	{r4, r5, r6, pc}

0800db3c <__match>:
 800db3c:	b530      	push	{r4, r5, lr}
 800db3e:	6803      	ldr	r3, [r0, #0]
 800db40:	3301      	adds	r3, #1
 800db42:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db46:	b914      	cbnz	r4, 800db4e <__match+0x12>
 800db48:	6003      	str	r3, [r0, #0]
 800db4a:	2001      	movs	r0, #1
 800db4c:	bd30      	pop	{r4, r5, pc}
 800db4e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800db52:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800db56:	2d19      	cmp	r5, #25
 800db58:	bf98      	it	ls
 800db5a:	3220      	addls	r2, #32
 800db5c:	42a2      	cmp	r2, r4
 800db5e:	d0f0      	beq.n	800db42 <__match+0x6>
 800db60:	2000      	movs	r0, #0
 800db62:	e7f3      	b.n	800db4c <__match+0x10>

0800db64 <__hexnan>:
 800db64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db68:	680b      	ldr	r3, [r1, #0]
 800db6a:	115e      	asrs	r6, r3, #5
 800db6c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800db70:	f013 031f 	ands.w	r3, r3, #31
 800db74:	b087      	sub	sp, #28
 800db76:	bf18      	it	ne
 800db78:	3604      	addne	r6, #4
 800db7a:	2500      	movs	r5, #0
 800db7c:	1f37      	subs	r7, r6, #4
 800db7e:	4690      	mov	r8, r2
 800db80:	6802      	ldr	r2, [r0, #0]
 800db82:	9301      	str	r3, [sp, #4]
 800db84:	4682      	mov	sl, r0
 800db86:	f846 5c04 	str.w	r5, [r6, #-4]
 800db8a:	46b9      	mov	r9, r7
 800db8c:	463c      	mov	r4, r7
 800db8e:	9502      	str	r5, [sp, #8]
 800db90:	46ab      	mov	fp, r5
 800db92:	7851      	ldrb	r1, [r2, #1]
 800db94:	1c53      	adds	r3, r2, #1
 800db96:	9303      	str	r3, [sp, #12]
 800db98:	b341      	cbz	r1, 800dbec <__hexnan+0x88>
 800db9a:	4608      	mov	r0, r1
 800db9c:	9205      	str	r2, [sp, #20]
 800db9e:	9104      	str	r1, [sp, #16]
 800dba0:	f7ff fd5f 	bl	800d662 <__hexdig_fun>
 800dba4:	2800      	cmp	r0, #0
 800dba6:	d14f      	bne.n	800dc48 <__hexnan+0xe4>
 800dba8:	9904      	ldr	r1, [sp, #16]
 800dbaa:	9a05      	ldr	r2, [sp, #20]
 800dbac:	2920      	cmp	r1, #32
 800dbae:	d818      	bhi.n	800dbe2 <__hexnan+0x7e>
 800dbb0:	9b02      	ldr	r3, [sp, #8]
 800dbb2:	459b      	cmp	fp, r3
 800dbb4:	dd13      	ble.n	800dbde <__hexnan+0x7a>
 800dbb6:	454c      	cmp	r4, r9
 800dbb8:	d206      	bcs.n	800dbc8 <__hexnan+0x64>
 800dbba:	2d07      	cmp	r5, #7
 800dbbc:	dc04      	bgt.n	800dbc8 <__hexnan+0x64>
 800dbbe:	462a      	mov	r2, r5
 800dbc0:	4649      	mov	r1, r9
 800dbc2:	4620      	mov	r0, r4
 800dbc4:	f7ff ffa8 	bl	800db18 <L_shift>
 800dbc8:	4544      	cmp	r4, r8
 800dbca:	d950      	bls.n	800dc6e <__hexnan+0x10a>
 800dbcc:	2300      	movs	r3, #0
 800dbce:	f1a4 0904 	sub.w	r9, r4, #4
 800dbd2:	f844 3c04 	str.w	r3, [r4, #-4]
 800dbd6:	f8cd b008 	str.w	fp, [sp, #8]
 800dbda:	464c      	mov	r4, r9
 800dbdc:	461d      	mov	r5, r3
 800dbde:	9a03      	ldr	r2, [sp, #12]
 800dbe0:	e7d7      	b.n	800db92 <__hexnan+0x2e>
 800dbe2:	2929      	cmp	r1, #41	; 0x29
 800dbe4:	d156      	bne.n	800dc94 <__hexnan+0x130>
 800dbe6:	3202      	adds	r2, #2
 800dbe8:	f8ca 2000 	str.w	r2, [sl]
 800dbec:	f1bb 0f00 	cmp.w	fp, #0
 800dbf0:	d050      	beq.n	800dc94 <__hexnan+0x130>
 800dbf2:	454c      	cmp	r4, r9
 800dbf4:	d206      	bcs.n	800dc04 <__hexnan+0xa0>
 800dbf6:	2d07      	cmp	r5, #7
 800dbf8:	dc04      	bgt.n	800dc04 <__hexnan+0xa0>
 800dbfa:	462a      	mov	r2, r5
 800dbfc:	4649      	mov	r1, r9
 800dbfe:	4620      	mov	r0, r4
 800dc00:	f7ff ff8a 	bl	800db18 <L_shift>
 800dc04:	4544      	cmp	r4, r8
 800dc06:	d934      	bls.n	800dc72 <__hexnan+0x10e>
 800dc08:	f1a8 0204 	sub.w	r2, r8, #4
 800dc0c:	4623      	mov	r3, r4
 800dc0e:	f853 1b04 	ldr.w	r1, [r3], #4
 800dc12:	f842 1f04 	str.w	r1, [r2, #4]!
 800dc16:	429f      	cmp	r7, r3
 800dc18:	d2f9      	bcs.n	800dc0e <__hexnan+0xaa>
 800dc1a:	1b3b      	subs	r3, r7, r4
 800dc1c:	f023 0303 	bic.w	r3, r3, #3
 800dc20:	3304      	adds	r3, #4
 800dc22:	3401      	adds	r4, #1
 800dc24:	3e03      	subs	r6, #3
 800dc26:	42b4      	cmp	r4, r6
 800dc28:	bf88      	it	hi
 800dc2a:	2304      	movhi	r3, #4
 800dc2c:	4443      	add	r3, r8
 800dc2e:	2200      	movs	r2, #0
 800dc30:	f843 2b04 	str.w	r2, [r3], #4
 800dc34:	429f      	cmp	r7, r3
 800dc36:	d2fb      	bcs.n	800dc30 <__hexnan+0xcc>
 800dc38:	683b      	ldr	r3, [r7, #0]
 800dc3a:	b91b      	cbnz	r3, 800dc44 <__hexnan+0xe0>
 800dc3c:	4547      	cmp	r7, r8
 800dc3e:	d127      	bne.n	800dc90 <__hexnan+0x12c>
 800dc40:	2301      	movs	r3, #1
 800dc42:	603b      	str	r3, [r7, #0]
 800dc44:	2005      	movs	r0, #5
 800dc46:	e026      	b.n	800dc96 <__hexnan+0x132>
 800dc48:	3501      	adds	r5, #1
 800dc4a:	2d08      	cmp	r5, #8
 800dc4c:	f10b 0b01 	add.w	fp, fp, #1
 800dc50:	dd06      	ble.n	800dc60 <__hexnan+0xfc>
 800dc52:	4544      	cmp	r4, r8
 800dc54:	d9c3      	bls.n	800dbde <__hexnan+0x7a>
 800dc56:	2300      	movs	r3, #0
 800dc58:	f844 3c04 	str.w	r3, [r4, #-4]
 800dc5c:	2501      	movs	r5, #1
 800dc5e:	3c04      	subs	r4, #4
 800dc60:	6822      	ldr	r2, [r4, #0]
 800dc62:	f000 000f 	and.w	r0, r0, #15
 800dc66:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800dc6a:	6022      	str	r2, [r4, #0]
 800dc6c:	e7b7      	b.n	800dbde <__hexnan+0x7a>
 800dc6e:	2508      	movs	r5, #8
 800dc70:	e7b5      	b.n	800dbde <__hexnan+0x7a>
 800dc72:	9b01      	ldr	r3, [sp, #4]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d0df      	beq.n	800dc38 <__hexnan+0xd4>
 800dc78:	f04f 32ff 	mov.w	r2, #4294967295
 800dc7c:	f1c3 0320 	rsb	r3, r3, #32
 800dc80:	fa22 f303 	lsr.w	r3, r2, r3
 800dc84:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800dc88:	401a      	ands	r2, r3
 800dc8a:	f846 2c04 	str.w	r2, [r6, #-4]
 800dc8e:	e7d3      	b.n	800dc38 <__hexnan+0xd4>
 800dc90:	3f04      	subs	r7, #4
 800dc92:	e7d1      	b.n	800dc38 <__hexnan+0xd4>
 800dc94:	2004      	movs	r0, #4
 800dc96:	b007      	add	sp, #28
 800dc98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800dc9c <_localeconv_r>:
 800dc9c:	4800      	ldr	r0, [pc, #0]	; (800dca0 <_localeconv_r+0x4>)
 800dc9e:	4770      	bx	lr
 800dca0:	200002dc 	.word	0x200002dc

0800dca4 <__retarget_lock_init_recursive>:
 800dca4:	4770      	bx	lr

0800dca6 <__retarget_lock_acquire_recursive>:
 800dca6:	4770      	bx	lr

0800dca8 <__retarget_lock_release_recursive>:
 800dca8:	4770      	bx	lr

0800dcaa <__ascii_mbtowc>:
 800dcaa:	b082      	sub	sp, #8
 800dcac:	b901      	cbnz	r1, 800dcb0 <__ascii_mbtowc+0x6>
 800dcae:	a901      	add	r1, sp, #4
 800dcb0:	b142      	cbz	r2, 800dcc4 <__ascii_mbtowc+0x1a>
 800dcb2:	b14b      	cbz	r3, 800dcc8 <__ascii_mbtowc+0x1e>
 800dcb4:	7813      	ldrb	r3, [r2, #0]
 800dcb6:	600b      	str	r3, [r1, #0]
 800dcb8:	7812      	ldrb	r2, [r2, #0]
 800dcba:	1e10      	subs	r0, r2, #0
 800dcbc:	bf18      	it	ne
 800dcbe:	2001      	movne	r0, #1
 800dcc0:	b002      	add	sp, #8
 800dcc2:	4770      	bx	lr
 800dcc4:	4610      	mov	r0, r2
 800dcc6:	e7fb      	b.n	800dcc0 <__ascii_mbtowc+0x16>
 800dcc8:	f06f 0001 	mvn.w	r0, #1
 800dccc:	e7f8      	b.n	800dcc0 <__ascii_mbtowc+0x16>

0800dcce <memcpy>:
 800dcce:	440a      	add	r2, r1
 800dcd0:	4291      	cmp	r1, r2
 800dcd2:	f100 33ff 	add.w	r3, r0, #4294967295
 800dcd6:	d100      	bne.n	800dcda <memcpy+0xc>
 800dcd8:	4770      	bx	lr
 800dcda:	b510      	push	{r4, lr}
 800dcdc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dce0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dce4:	4291      	cmp	r1, r2
 800dce6:	d1f9      	bne.n	800dcdc <memcpy+0xe>
 800dce8:	bd10      	pop	{r4, pc}
	...

0800dcec <__malloc_lock>:
 800dcec:	4801      	ldr	r0, [pc, #4]	; (800dcf4 <__malloc_lock+0x8>)
 800dcee:	f7ff bfda 	b.w	800dca6 <__retarget_lock_acquire_recursive>
 800dcf2:	bf00      	nop
 800dcf4:	200026dc 	.word	0x200026dc

0800dcf8 <__malloc_unlock>:
 800dcf8:	4801      	ldr	r0, [pc, #4]	; (800dd00 <__malloc_unlock+0x8>)
 800dcfa:	f7ff bfd5 	b.w	800dca8 <__retarget_lock_release_recursive>
 800dcfe:	bf00      	nop
 800dd00:	200026dc 	.word	0x200026dc

0800dd04 <_Balloc>:
 800dd04:	b570      	push	{r4, r5, r6, lr}
 800dd06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dd08:	4604      	mov	r4, r0
 800dd0a:	460d      	mov	r5, r1
 800dd0c:	b976      	cbnz	r6, 800dd2c <_Balloc+0x28>
 800dd0e:	2010      	movs	r0, #16
 800dd10:	f7fc fe82 	bl	800aa18 <malloc>
 800dd14:	4602      	mov	r2, r0
 800dd16:	6260      	str	r0, [r4, #36]	; 0x24
 800dd18:	b920      	cbnz	r0, 800dd24 <_Balloc+0x20>
 800dd1a:	4b18      	ldr	r3, [pc, #96]	; (800dd7c <_Balloc+0x78>)
 800dd1c:	4818      	ldr	r0, [pc, #96]	; (800dd80 <_Balloc+0x7c>)
 800dd1e:	2166      	movs	r1, #102	; 0x66
 800dd20:	f001 f8be 	bl	800eea0 <__assert_func>
 800dd24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dd28:	6006      	str	r6, [r0, #0]
 800dd2a:	60c6      	str	r6, [r0, #12]
 800dd2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800dd2e:	68f3      	ldr	r3, [r6, #12]
 800dd30:	b183      	cbz	r3, 800dd54 <_Balloc+0x50>
 800dd32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd34:	68db      	ldr	r3, [r3, #12]
 800dd36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dd3a:	b9b8      	cbnz	r0, 800dd6c <_Balloc+0x68>
 800dd3c:	2101      	movs	r1, #1
 800dd3e:	fa01 f605 	lsl.w	r6, r1, r5
 800dd42:	1d72      	adds	r2, r6, #5
 800dd44:	0092      	lsls	r2, r2, #2
 800dd46:	4620      	mov	r0, r4
 800dd48:	f000 fc9d 	bl	800e686 <_calloc_r>
 800dd4c:	b160      	cbz	r0, 800dd68 <_Balloc+0x64>
 800dd4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dd52:	e00e      	b.n	800dd72 <_Balloc+0x6e>
 800dd54:	2221      	movs	r2, #33	; 0x21
 800dd56:	2104      	movs	r1, #4
 800dd58:	4620      	mov	r0, r4
 800dd5a:	f000 fc94 	bl	800e686 <_calloc_r>
 800dd5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd60:	60f0      	str	r0, [r6, #12]
 800dd62:	68db      	ldr	r3, [r3, #12]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	d1e4      	bne.n	800dd32 <_Balloc+0x2e>
 800dd68:	2000      	movs	r0, #0
 800dd6a:	bd70      	pop	{r4, r5, r6, pc}
 800dd6c:	6802      	ldr	r2, [r0, #0]
 800dd6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dd72:	2300      	movs	r3, #0
 800dd74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dd78:	e7f7      	b.n	800dd6a <_Balloc+0x66>
 800dd7a:	bf00      	nop
 800dd7c:	080101ce 	.word	0x080101ce
 800dd80:	08010330 	.word	0x08010330

0800dd84 <_Bfree>:
 800dd84:	b570      	push	{r4, r5, r6, lr}
 800dd86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dd88:	4605      	mov	r5, r0
 800dd8a:	460c      	mov	r4, r1
 800dd8c:	b976      	cbnz	r6, 800ddac <_Bfree+0x28>
 800dd8e:	2010      	movs	r0, #16
 800dd90:	f7fc fe42 	bl	800aa18 <malloc>
 800dd94:	4602      	mov	r2, r0
 800dd96:	6268      	str	r0, [r5, #36]	; 0x24
 800dd98:	b920      	cbnz	r0, 800dda4 <_Bfree+0x20>
 800dd9a:	4b09      	ldr	r3, [pc, #36]	; (800ddc0 <_Bfree+0x3c>)
 800dd9c:	4809      	ldr	r0, [pc, #36]	; (800ddc4 <_Bfree+0x40>)
 800dd9e:	218a      	movs	r1, #138	; 0x8a
 800dda0:	f001 f87e 	bl	800eea0 <__assert_func>
 800dda4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dda8:	6006      	str	r6, [r0, #0]
 800ddaa:	60c6      	str	r6, [r0, #12]
 800ddac:	b13c      	cbz	r4, 800ddbe <_Bfree+0x3a>
 800ddae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800ddb0:	6862      	ldr	r2, [r4, #4]
 800ddb2:	68db      	ldr	r3, [r3, #12]
 800ddb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ddb8:	6021      	str	r1, [r4, #0]
 800ddba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ddbe:	bd70      	pop	{r4, r5, r6, pc}
 800ddc0:	080101ce 	.word	0x080101ce
 800ddc4:	08010330 	.word	0x08010330

0800ddc8 <__multadd>:
 800ddc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ddcc:	690d      	ldr	r5, [r1, #16]
 800ddce:	4607      	mov	r7, r0
 800ddd0:	460c      	mov	r4, r1
 800ddd2:	461e      	mov	r6, r3
 800ddd4:	f101 0c14 	add.w	ip, r1, #20
 800ddd8:	2000      	movs	r0, #0
 800ddda:	f8dc 3000 	ldr.w	r3, [ip]
 800ddde:	b299      	uxth	r1, r3
 800dde0:	fb02 6101 	mla	r1, r2, r1, r6
 800dde4:	0c1e      	lsrs	r6, r3, #16
 800dde6:	0c0b      	lsrs	r3, r1, #16
 800dde8:	fb02 3306 	mla	r3, r2, r6, r3
 800ddec:	b289      	uxth	r1, r1
 800ddee:	3001      	adds	r0, #1
 800ddf0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ddf4:	4285      	cmp	r5, r0
 800ddf6:	f84c 1b04 	str.w	r1, [ip], #4
 800ddfa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ddfe:	dcec      	bgt.n	800ddda <__multadd+0x12>
 800de00:	b30e      	cbz	r6, 800de46 <__multadd+0x7e>
 800de02:	68a3      	ldr	r3, [r4, #8]
 800de04:	42ab      	cmp	r3, r5
 800de06:	dc19      	bgt.n	800de3c <__multadd+0x74>
 800de08:	6861      	ldr	r1, [r4, #4]
 800de0a:	4638      	mov	r0, r7
 800de0c:	3101      	adds	r1, #1
 800de0e:	f7ff ff79 	bl	800dd04 <_Balloc>
 800de12:	4680      	mov	r8, r0
 800de14:	b928      	cbnz	r0, 800de22 <__multadd+0x5a>
 800de16:	4602      	mov	r2, r0
 800de18:	4b0c      	ldr	r3, [pc, #48]	; (800de4c <__multadd+0x84>)
 800de1a:	480d      	ldr	r0, [pc, #52]	; (800de50 <__multadd+0x88>)
 800de1c:	21b5      	movs	r1, #181	; 0xb5
 800de1e:	f001 f83f 	bl	800eea0 <__assert_func>
 800de22:	6922      	ldr	r2, [r4, #16]
 800de24:	3202      	adds	r2, #2
 800de26:	f104 010c 	add.w	r1, r4, #12
 800de2a:	0092      	lsls	r2, r2, #2
 800de2c:	300c      	adds	r0, #12
 800de2e:	f7ff ff4e 	bl	800dcce <memcpy>
 800de32:	4621      	mov	r1, r4
 800de34:	4638      	mov	r0, r7
 800de36:	f7ff ffa5 	bl	800dd84 <_Bfree>
 800de3a:	4644      	mov	r4, r8
 800de3c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800de40:	3501      	adds	r5, #1
 800de42:	615e      	str	r6, [r3, #20]
 800de44:	6125      	str	r5, [r4, #16]
 800de46:	4620      	mov	r0, r4
 800de48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de4c:	08010240 	.word	0x08010240
 800de50:	08010330 	.word	0x08010330

0800de54 <__s2b>:
 800de54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de58:	460c      	mov	r4, r1
 800de5a:	4615      	mov	r5, r2
 800de5c:	461f      	mov	r7, r3
 800de5e:	2209      	movs	r2, #9
 800de60:	3308      	adds	r3, #8
 800de62:	4606      	mov	r6, r0
 800de64:	fb93 f3f2 	sdiv	r3, r3, r2
 800de68:	2100      	movs	r1, #0
 800de6a:	2201      	movs	r2, #1
 800de6c:	429a      	cmp	r2, r3
 800de6e:	db09      	blt.n	800de84 <__s2b+0x30>
 800de70:	4630      	mov	r0, r6
 800de72:	f7ff ff47 	bl	800dd04 <_Balloc>
 800de76:	b940      	cbnz	r0, 800de8a <__s2b+0x36>
 800de78:	4602      	mov	r2, r0
 800de7a:	4b19      	ldr	r3, [pc, #100]	; (800dee0 <__s2b+0x8c>)
 800de7c:	4819      	ldr	r0, [pc, #100]	; (800dee4 <__s2b+0x90>)
 800de7e:	21ce      	movs	r1, #206	; 0xce
 800de80:	f001 f80e 	bl	800eea0 <__assert_func>
 800de84:	0052      	lsls	r2, r2, #1
 800de86:	3101      	adds	r1, #1
 800de88:	e7f0      	b.n	800de6c <__s2b+0x18>
 800de8a:	9b08      	ldr	r3, [sp, #32]
 800de8c:	6143      	str	r3, [r0, #20]
 800de8e:	2d09      	cmp	r5, #9
 800de90:	f04f 0301 	mov.w	r3, #1
 800de94:	6103      	str	r3, [r0, #16]
 800de96:	dd16      	ble.n	800dec6 <__s2b+0x72>
 800de98:	f104 0909 	add.w	r9, r4, #9
 800de9c:	46c8      	mov	r8, r9
 800de9e:	442c      	add	r4, r5
 800dea0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dea4:	4601      	mov	r1, r0
 800dea6:	3b30      	subs	r3, #48	; 0x30
 800dea8:	220a      	movs	r2, #10
 800deaa:	4630      	mov	r0, r6
 800deac:	f7ff ff8c 	bl	800ddc8 <__multadd>
 800deb0:	45a0      	cmp	r8, r4
 800deb2:	d1f5      	bne.n	800dea0 <__s2b+0x4c>
 800deb4:	f1a5 0408 	sub.w	r4, r5, #8
 800deb8:	444c      	add	r4, r9
 800deba:	1b2d      	subs	r5, r5, r4
 800debc:	1963      	adds	r3, r4, r5
 800debe:	42bb      	cmp	r3, r7
 800dec0:	db04      	blt.n	800decc <__s2b+0x78>
 800dec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dec6:	340a      	adds	r4, #10
 800dec8:	2509      	movs	r5, #9
 800deca:	e7f6      	b.n	800deba <__s2b+0x66>
 800decc:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ded0:	4601      	mov	r1, r0
 800ded2:	3b30      	subs	r3, #48	; 0x30
 800ded4:	220a      	movs	r2, #10
 800ded6:	4630      	mov	r0, r6
 800ded8:	f7ff ff76 	bl	800ddc8 <__multadd>
 800dedc:	e7ee      	b.n	800debc <__s2b+0x68>
 800dede:	bf00      	nop
 800dee0:	08010240 	.word	0x08010240
 800dee4:	08010330 	.word	0x08010330

0800dee8 <__hi0bits>:
 800dee8:	0c03      	lsrs	r3, r0, #16
 800deea:	041b      	lsls	r3, r3, #16
 800deec:	b9d3      	cbnz	r3, 800df24 <__hi0bits+0x3c>
 800deee:	0400      	lsls	r0, r0, #16
 800def0:	2310      	movs	r3, #16
 800def2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800def6:	bf04      	itt	eq
 800def8:	0200      	lsleq	r0, r0, #8
 800defa:	3308      	addeq	r3, #8
 800defc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800df00:	bf04      	itt	eq
 800df02:	0100      	lsleq	r0, r0, #4
 800df04:	3304      	addeq	r3, #4
 800df06:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800df0a:	bf04      	itt	eq
 800df0c:	0080      	lsleq	r0, r0, #2
 800df0e:	3302      	addeq	r3, #2
 800df10:	2800      	cmp	r0, #0
 800df12:	db05      	blt.n	800df20 <__hi0bits+0x38>
 800df14:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800df18:	f103 0301 	add.w	r3, r3, #1
 800df1c:	bf08      	it	eq
 800df1e:	2320      	moveq	r3, #32
 800df20:	4618      	mov	r0, r3
 800df22:	4770      	bx	lr
 800df24:	2300      	movs	r3, #0
 800df26:	e7e4      	b.n	800def2 <__hi0bits+0xa>

0800df28 <__lo0bits>:
 800df28:	6803      	ldr	r3, [r0, #0]
 800df2a:	f013 0207 	ands.w	r2, r3, #7
 800df2e:	4601      	mov	r1, r0
 800df30:	d00b      	beq.n	800df4a <__lo0bits+0x22>
 800df32:	07da      	lsls	r2, r3, #31
 800df34:	d423      	bmi.n	800df7e <__lo0bits+0x56>
 800df36:	0798      	lsls	r0, r3, #30
 800df38:	bf49      	itett	mi
 800df3a:	085b      	lsrmi	r3, r3, #1
 800df3c:	089b      	lsrpl	r3, r3, #2
 800df3e:	2001      	movmi	r0, #1
 800df40:	600b      	strmi	r3, [r1, #0]
 800df42:	bf5c      	itt	pl
 800df44:	600b      	strpl	r3, [r1, #0]
 800df46:	2002      	movpl	r0, #2
 800df48:	4770      	bx	lr
 800df4a:	b298      	uxth	r0, r3
 800df4c:	b9a8      	cbnz	r0, 800df7a <__lo0bits+0x52>
 800df4e:	0c1b      	lsrs	r3, r3, #16
 800df50:	2010      	movs	r0, #16
 800df52:	b2da      	uxtb	r2, r3
 800df54:	b90a      	cbnz	r2, 800df5a <__lo0bits+0x32>
 800df56:	3008      	adds	r0, #8
 800df58:	0a1b      	lsrs	r3, r3, #8
 800df5a:	071a      	lsls	r2, r3, #28
 800df5c:	bf04      	itt	eq
 800df5e:	091b      	lsreq	r3, r3, #4
 800df60:	3004      	addeq	r0, #4
 800df62:	079a      	lsls	r2, r3, #30
 800df64:	bf04      	itt	eq
 800df66:	089b      	lsreq	r3, r3, #2
 800df68:	3002      	addeq	r0, #2
 800df6a:	07da      	lsls	r2, r3, #31
 800df6c:	d403      	bmi.n	800df76 <__lo0bits+0x4e>
 800df6e:	085b      	lsrs	r3, r3, #1
 800df70:	f100 0001 	add.w	r0, r0, #1
 800df74:	d005      	beq.n	800df82 <__lo0bits+0x5a>
 800df76:	600b      	str	r3, [r1, #0]
 800df78:	4770      	bx	lr
 800df7a:	4610      	mov	r0, r2
 800df7c:	e7e9      	b.n	800df52 <__lo0bits+0x2a>
 800df7e:	2000      	movs	r0, #0
 800df80:	4770      	bx	lr
 800df82:	2020      	movs	r0, #32
 800df84:	4770      	bx	lr
	...

0800df88 <__i2b>:
 800df88:	b510      	push	{r4, lr}
 800df8a:	460c      	mov	r4, r1
 800df8c:	2101      	movs	r1, #1
 800df8e:	f7ff feb9 	bl	800dd04 <_Balloc>
 800df92:	4602      	mov	r2, r0
 800df94:	b928      	cbnz	r0, 800dfa2 <__i2b+0x1a>
 800df96:	4b05      	ldr	r3, [pc, #20]	; (800dfac <__i2b+0x24>)
 800df98:	4805      	ldr	r0, [pc, #20]	; (800dfb0 <__i2b+0x28>)
 800df9a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800df9e:	f000 ff7f 	bl	800eea0 <__assert_func>
 800dfa2:	2301      	movs	r3, #1
 800dfa4:	6144      	str	r4, [r0, #20]
 800dfa6:	6103      	str	r3, [r0, #16]
 800dfa8:	bd10      	pop	{r4, pc}
 800dfaa:	bf00      	nop
 800dfac:	08010240 	.word	0x08010240
 800dfb0:	08010330 	.word	0x08010330

0800dfb4 <__multiply>:
 800dfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dfb8:	4691      	mov	r9, r2
 800dfba:	690a      	ldr	r2, [r1, #16]
 800dfbc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dfc0:	429a      	cmp	r2, r3
 800dfc2:	bfb8      	it	lt
 800dfc4:	460b      	movlt	r3, r1
 800dfc6:	460c      	mov	r4, r1
 800dfc8:	bfbc      	itt	lt
 800dfca:	464c      	movlt	r4, r9
 800dfcc:	4699      	movlt	r9, r3
 800dfce:	6927      	ldr	r7, [r4, #16]
 800dfd0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dfd4:	68a3      	ldr	r3, [r4, #8]
 800dfd6:	6861      	ldr	r1, [r4, #4]
 800dfd8:	eb07 060a 	add.w	r6, r7, sl
 800dfdc:	42b3      	cmp	r3, r6
 800dfde:	b085      	sub	sp, #20
 800dfe0:	bfb8      	it	lt
 800dfe2:	3101      	addlt	r1, #1
 800dfe4:	f7ff fe8e 	bl	800dd04 <_Balloc>
 800dfe8:	b930      	cbnz	r0, 800dff8 <__multiply+0x44>
 800dfea:	4602      	mov	r2, r0
 800dfec:	4b44      	ldr	r3, [pc, #272]	; (800e100 <__multiply+0x14c>)
 800dfee:	4845      	ldr	r0, [pc, #276]	; (800e104 <__multiply+0x150>)
 800dff0:	f240 115d 	movw	r1, #349	; 0x15d
 800dff4:	f000 ff54 	bl	800eea0 <__assert_func>
 800dff8:	f100 0514 	add.w	r5, r0, #20
 800dffc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e000:	462b      	mov	r3, r5
 800e002:	2200      	movs	r2, #0
 800e004:	4543      	cmp	r3, r8
 800e006:	d321      	bcc.n	800e04c <__multiply+0x98>
 800e008:	f104 0314 	add.w	r3, r4, #20
 800e00c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e010:	f109 0314 	add.w	r3, r9, #20
 800e014:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e018:	9202      	str	r2, [sp, #8]
 800e01a:	1b3a      	subs	r2, r7, r4
 800e01c:	3a15      	subs	r2, #21
 800e01e:	f022 0203 	bic.w	r2, r2, #3
 800e022:	3204      	adds	r2, #4
 800e024:	f104 0115 	add.w	r1, r4, #21
 800e028:	428f      	cmp	r7, r1
 800e02a:	bf38      	it	cc
 800e02c:	2204      	movcc	r2, #4
 800e02e:	9201      	str	r2, [sp, #4]
 800e030:	9a02      	ldr	r2, [sp, #8]
 800e032:	9303      	str	r3, [sp, #12]
 800e034:	429a      	cmp	r2, r3
 800e036:	d80c      	bhi.n	800e052 <__multiply+0x9e>
 800e038:	2e00      	cmp	r6, #0
 800e03a:	dd03      	ble.n	800e044 <__multiply+0x90>
 800e03c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e040:	2b00      	cmp	r3, #0
 800e042:	d05a      	beq.n	800e0fa <__multiply+0x146>
 800e044:	6106      	str	r6, [r0, #16]
 800e046:	b005      	add	sp, #20
 800e048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e04c:	f843 2b04 	str.w	r2, [r3], #4
 800e050:	e7d8      	b.n	800e004 <__multiply+0x50>
 800e052:	f8b3 a000 	ldrh.w	sl, [r3]
 800e056:	f1ba 0f00 	cmp.w	sl, #0
 800e05a:	d024      	beq.n	800e0a6 <__multiply+0xf2>
 800e05c:	f104 0e14 	add.w	lr, r4, #20
 800e060:	46a9      	mov	r9, r5
 800e062:	f04f 0c00 	mov.w	ip, #0
 800e066:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e06a:	f8d9 1000 	ldr.w	r1, [r9]
 800e06e:	fa1f fb82 	uxth.w	fp, r2
 800e072:	b289      	uxth	r1, r1
 800e074:	fb0a 110b 	mla	r1, sl, fp, r1
 800e078:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e07c:	f8d9 2000 	ldr.w	r2, [r9]
 800e080:	4461      	add	r1, ip
 800e082:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e086:	fb0a c20b 	mla	r2, sl, fp, ip
 800e08a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e08e:	b289      	uxth	r1, r1
 800e090:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e094:	4577      	cmp	r7, lr
 800e096:	f849 1b04 	str.w	r1, [r9], #4
 800e09a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e09e:	d8e2      	bhi.n	800e066 <__multiply+0xb2>
 800e0a0:	9a01      	ldr	r2, [sp, #4]
 800e0a2:	f845 c002 	str.w	ip, [r5, r2]
 800e0a6:	9a03      	ldr	r2, [sp, #12]
 800e0a8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e0ac:	3304      	adds	r3, #4
 800e0ae:	f1b9 0f00 	cmp.w	r9, #0
 800e0b2:	d020      	beq.n	800e0f6 <__multiply+0x142>
 800e0b4:	6829      	ldr	r1, [r5, #0]
 800e0b6:	f104 0c14 	add.w	ip, r4, #20
 800e0ba:	46ae      	mov	lr, r5
 800e0bc:	f04f 0a00 	mov.w	sl, #0
 800e0c0:	f8bc b000 	ldrh.w	fp, [ip]
 800e0c4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e0c8:	fb09 220b 	mla	r2, r9, fp, r2
 800e0cc:	4492      	add	sl, r2
 800e0ce:	b289      	uxth	r1, r1
 800e0d0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e0d4:	f84e 1b04 	str.w	r1, [lr], #4
 800e0d8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e0dc:	f8be 1000 	ldrh.w	r1, [lr]
 800e0e0:	0c12      	lsrs	r2, r2, #16
 800e0e2:	fb09 1102 	mla	r1, r9, r2, r1
 800e0e6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e0ea:	4567      	cmp	r7, ip
 800e0ec:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e0f0:	d8e6      	bhi.n	800e0c0 <__multiply+0x10c>
 800e0f2:	9a01      	ldr	r2, [sp, #4]
 800e0f4:	50a9      	str	r1, [r5, r2]
 800e0f6:	3504      	adds	r5, #4
 800e0f8:	e79a      	b.n	800e030 <__multiply+0x7c>
 800e0fa:	3e01      	subs	r6, #1
 800e0fc:	e79c      	b.n	800e038 <__multiply+0x84>
 800e0fe:	bf00      	nop
 800e100:	08010240 	.word	0x08010240
 800e104:	08010330 	.word	0x08010330

0800e108 <__pow5mult>:
 800e108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e10c:	4615      	mov	r5, r2
 800e10e:	f012 0203 	ands.w	r2, r2, #3
 800e112:	4606      	mov	r6, r0
 800e114:	460f      	mov	r7, r1
 800e116:	d007      	beq.n	800e128 <__pow5mult+0x20>
 800e118:	4c25      	ldr	r4, [pc, #148]	; (800e1b0 <__pow5mult+0xa8>)
 800e11a:	3a01      	subs	r2, #1
 800e11c:	2300      	movs	r3, #0
 800e11e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e122:	f7ff fe51 	bl	800ddc8 <__multadd>
 800e126:	4607      	mov	r7, r0
 800e128:	10ad      	asrs	r5, r5, #2
 800e12a:	d03d      	beq.n	800e1a8 <__pow5mult+0xa0>
 800e12c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e12e:	b97c      	cbnz	r4, 800e150 <__pow5mult+0x48>
 800e130:	2010      	movs	r0, #16
 800e132:	f7fc fc71 	bl	800aa18 <malloc>
 800e136:	4602      	mov	r2, r0
 800e138:	6270      	str	r0, [r6, #36]	; 0x24
 800e13a:	b928      	cbnz	r0, 800e148 <__pow5mult+0x40>
 800e13c:	4b1d      	ldr	r3, [pc, #116]	; (800e1b4 <__pow5mult+0xac>)
 800e13e:	481e      	ldr	r0, [pc, #120]	; (800e1b8 <__pow5mult+0xb0>)
 800e140:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e144:	f000 feac 	bl	800eea0 <__assert_func>
 800e148:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e14c:	6004      	str	r4, [r0, #0]
 800e14e:	60c4      	str	r4, [r0, #12]
 800e150:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e154:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e158:	b94c      	cbnz	r4, 800e16e <__pow5mult+0x66>
 800e15a:	f240 2171 	movw	r1, #625	; 0x271
 800e15e:	4630      	mov	r0, r6
 800e160:	f7ff ff12 	bl	800df88 <__i2b>
 800e164:	2300      	movs	r3, #0
 800e166:	f8c8 0008 	str.w	r0, [r8, #8]
 800e16a:	4604      	mov	r4, r0
 800e16c:	6003      	str	r3, [r0, #0]
 800e16e:	f04f 0900 	mov.w	r9, #0
 800e172:	07eb      	lsls	r3, r5, #31
 800e174:	d50a      	bpl.n	800e18c <__pow5mult+0x84>
 800e176:	4639      	mov	r1, r7
 800e178:	4622      	mov	r2, r4
 800e17a:	4630      	mov	r0, r6
 800e17c:	f7ff ff1a 	bl	800dfb4 <__multiply>
 800e180:	4639      	mov	r1, r7
 800e182:	4680      	mov	r8, r0
 800e184:	4630      	mov	r0, r6
 800e186:	f7ff fdfd 	bl	800dd84 <_Bfree>
 800e18a:	4647      	mov	r7, r8
 800e18c:	106d      	asrs	r5, r5, #1
 800e18e:	d00b      	beq.n	800e1a8 <__pow5mult+0xa0>
 800e190:	6820      	ldr	r0, [r4, #0]
 800e192:	b938      	cbnz	r0, 800e1a4 <__pow5mult+0x9c>
 800e194:	4622      	mov	r2, r4
 800e196:	4621      	mov	r1, r4
 800e198:	4630      	mov	r0, r6
 800e19a:	f7ff ff0b 	bl	800dfb4 <__multiply>
 800e19e:	6020      	str	r0, [r4, #0]
 800e1a0:	f8c0 9000 	str.w	r9, [r0]
 800e1a4:	4604      	mov	r4, r0
 800e1a6:	e7e4      	b.n	800e172 <__pow5mult+0x6a>
 800e1a8:	4638      	mov	r0, r7
 800e1aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1ae:	bf00      	nop
 800e1b0:	08010480 	.word	0x08010480
 800e1b4:	080101ce 	.word	0x080101ce
 800e1b8:	08010330 	.word	0x08010330

0800e1bc <__lshift>:
 800e1bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e1c0:	460c      	mov	r4, r1
 800e1c2:	6849      	ldr	r1, [r1, #4]
 800e1c4:	6923      	ldr	r3, [r4, #16]
 800e1c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e1ca:	68a3      	ldr	r3, [r4, #8]
 800e1cc:	4607      	mov	r7, r0
 800e1ce:	4691      	mov	r9, r2
 800e1d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e1d4:	f108 0601 	add.w	r6, r8, #1
 800e1d8:	42b3      	cmp	r3, r6
 800e1da:	db0b      	blt.n	800e1f4 <__lshift+0x38>
 800e1dc:	4638      	mov	r0, r7
 800e1de:	f7ff fd91 	bl	800dd04 <_Balloc>
 800e1e2:	4605      	mov	r5, r0
 800e1e4:	b948      	cbnz	r0, 800e1fa <__lshift+0x3e>
 800e1e6:	4602      	mov	r2, r0
 800e1e8:	4b2a      	ldr	r3, [pc, #168]	; (800e294 <__lshift+0xd8>)
 800e1ea:	482b      	ldr	r0, [pc, #172]	; (800e298 <__lshift+0xdc>)
 800e1ec:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e1f0:	f000 fe56 	bl	800eea0 <__assert_func>
 800e1f4:	3101      	adds	r1, #1
 800e1f6:	005b      	lsls	r3, r3, #1
 800e1f8:	e7ee      	b.n	800e1d8 <__lshift+0x1c>
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	f100 0114 	add.w	r1, r0, #20
 800e200:	f100 0210 	add.w	r2, r0, #16
 800e204:	4618      	mov	r0, r3
 800e206:	4553      	cmp	r3, sl
 800e208:	db37      	blt.n	800e27a <__lshift+0xbe>
 800e20a:	6920      	ldr	r0, [r4, #16]
 800e20c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e210:	f104 0314 	add.w	r3, r4, #20
 800e214:	f019 091f 	ands.w	r9, r9, #31
 800e218:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e21c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e220:	d02f      	beq.n	800e282 <__lshift+0xc6>
 800e222:	f1c9 0e20 	rsb	lr, r9, #32
 800e226:	468a      	mov	sl, r1
 800e228:	f04f 0c00 	mov.w	ip, #0
 800e22c:	681a      	ldr	r2, [r3, #0]
 800e22e:	fa02 f209 	lsl.w	r2, r2, r9
 800e232:	ea42 020c 	orr.w	r2, r2, ip
 800e236:	f84a 2b04 	str.w	r2, [sl], #4
 800e23a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e23e:	4298      	cmp	r0, r3
 800e240:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e244:	d8f2      	bhi.n	800e22c <__lshift+0x70>
 800e246:	1b03      	subs	r3, r0, r4
 800e248:	3b15      	subs	r3, #21
 800e24a:	f023 0303 	bic.w	r3, r3, #3
 800e24e:	3304      	adds	r3, #4
 800e250:	f104 0215 	add.w	r2, r4, #21
 800e254:	4290      	cmp	r0, r2
 800e256:	bf38      	it	cc
 800e258:	2304      	movcc	r3, #4
 800e25a:	f841 c003 	str.w	ip, [r1, r3]
 800e25e:	f1bc 0f00 	cmp.w	ip, #0
 800e262:	d001      	beq.n	800e268 <__lshift+0xac>
 800e264:	f108 0602 	add.w	r6, r8, #2
 800e268:	3e01      	subs	r6, #1
 800e26a:	4638      	mov	r0, r7
 800e26c:	612e      	str	r6, [r5, #16]
 800e26e:	4621      	mov	r1, r4
 800e270:	f7ff fd88 	bl	800dd84 <_Bfree>
 800e274:	4628      	mov	r0, r5
 800e276:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e27a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e27e:	3301      	adds	r3, #1
 800e280:	e7c1      	b.n	800e206 <__lshift+0x4a>
 800e282:	3904      	subs	r1, #4
 800e284:	f853 2b04 	ldr.w	r2, [r3], #4
 800e288:	f841 2f04 	str.w	r2, [r1, #4]!
 800e28c:	4298      	cmp	r0, r3
 800e28e:	d8f9      	bhi.n	800e284 <__lshift+0xc8>
 800e290:	e7ea      	b.n	800e268 <__lshift+0xac>
 800e292:	bf00      	nop
 800e294:	08010240 	.word	0x08010240
 800e298:	08010330 	.word	0x08010330

0800e29c <__mcmp>:
 800e29c:	b530      	push	{r4, r5, lr}
 800e29e:	6902      	ldr	r2, [r0, #16]
 800e2a0:	690c      	ldr	r4, [r1, #16]
 800e2a2:	1b12      	subs	r2, r2, r4
 800e2a4:	d10e      	bne.n	800e2c4 <__mcmp+0x28>
 800e2a6:	f100 0314 	add.w	r3, r0, #20
 800e2aa:	3114      	adds	r1, #20
 800e2ac:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e2b0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e2b4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e2b8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e2bc:	42a5      	cmp	r5, r4
 800e2be:	d003      	beq.n	800e2c8 <__mcmp+0x2c>
 800e2c0:	d305      	bcc.n	800e2ce <__mcmp+0x32>
 800e2c2:	2201      	movs	r2, #1
 800e2c4:	4610      	mov	r0, r2
 800e2c6:	bd30      	pop	{r4, r5, pc}
 800e2c8:	4283      	cmp	r3, r0
 800e2ca:	d3f3      	bcc.n	800e2b4 <__mcmp+0x18>
 800e2cc:	e7fa      	b.n	800e2c4 <__mcmp+0x28>
 800e2ce:	f04f 32ff 	mov.w	r2, #4294967295
 800e2d2:	e7f7      	b.n	800e2c4 <__mcmp+0x28>

0800e2d4 <__mdiff>:
 800e2d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2d8:	460c      	mov	r4, r1
 800e2da:	4606      	mov	r6, r0
 800e2dc:	4611      	mov	r1, r2
 800e2de:	4620      	mov	r0, r4
 800e2e0:	4690      	mov	r8, r2
 800e2e2:	f7ff ffdb 	bl	800e29c <__mcmp>
 800e2e6:	1e05      	subs	r5, r0, #0
 800e2e8:	d110      	bne.n	800e30c <__mdiff+0x38>
 800e2ea:	4629      	mov	r1, r5
 800e2ec:	4630      	mov	r0, r6
 800e2ee:	f7ff fd09 	bl	800dd04 <_Balloc>
 800e2f2:	b930      	cbnz	r0, 800e302 <__mdiff+0x2e>
 800e2f4:	4b3a      	ldr	r3, [pc, #232]	; (800e3e0 <__mdiff+0x10c>)
 800e2f6:	4602      	mov	r2, r0
 800e2f8:	f240 2132 	movw	r1, #562	; 0x232
 800e2fc:	4839      	ldr	r0, [pc, #228]	; (800e3e4 <__mdiff+0x110>)
 800e2fe:	f000 fdcf 	bl	800eea0 <__assert_func>
 800e302:	2301      	movs	r3, #1
 800e304:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e308:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e30c:	bfa4      	itt	ge
 800e30e:	4643      	movge	r3, r8
 800e310:	46a0      	movge	r8, r4
 800e312:	4630      	mov	r0, r6
 800e314:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e318:	bfa6      	itte	ge
 800e31a:	461c      	movge	r4, r3
 800e31c:	2500      	movge	r5, #0
 800e31e:	2501      	movlt	r5, #1
 800e320:	f7ff fcf0 	bl	800dd04 <_Balloc>
 800e324:	b920      	cbnz	r0, 800e330 <__mdiff+0x5c>
 800e326:	4b2e      	ldr	r3, [pc, #184]	; (800e3e0 <__mdiff+0x10c>)
 800e328:	4602      	mov	r2, r0
 800e32a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e32e:	e7e5      	b.n	800e2fc <__mdiff+0x28>
 800e330:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e334:	6926      	ldr	r6, [r4, #16]
 800e336:	60c5      	str	r5, [r0, #12]
 800e338:	f104 0914 	add.w	r9, r4, #20
 800e33c:	f108 0514 	add.w	r5, r8, #20
 800e340:	f100 0e14 	add.w	lr, r0, #20
 800e344:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e348:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e34c:	f108 0210 	add.w	r2, r8, #16
 800e350:	46f2      	mov	sl, lr
 800e352:	2100      	movs	r1, #0
 800e354:	f859 3b04 	ldr.w	r3, [r9], #4
 800e358:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e35c:	fa1f f883 	uxth.w	r8, r3
 800e360:	fa11 f18b 	uxtah	r1, r1, fp
 800e364:	0c1b      	lsrs	r3, r3, #16
 800e366:	eba1 0808 	sub.w	r8, r1, r8
 800e36a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e36e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e372:	fa1f f888 	uxth.w	r8, r8
 800e376:	1419      	asrs	r1, r3, #16
 800e378:	454e      	cmp	r6, r9
 800e37a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e37e:	f84a 3b04 	str.w	r3, [sl], #4
 800e382:	d8e7      	bhi.n	800e354 <__mdiff+0x80>
 800e384:	1b33      	subs	r3, r6, r4
 800e386:	3b15      	subs	r3, #21
 800e388:	f023 0303 	bic.w	r3, r3, #3
 800e38c:	3304      	adds	r3, #4
 800e38e:	3415      	adds	r4, #21
 800e390:	42a6      	cmp	r6, r4
 800e392:	bf38      	it	cc
 800e394:	2304      	movcc	r3, #4
 800e396:	441d      	add	r5, r3
 800e398:	4473      	add	r3, lr
 800e39a:	469e      	mov	lr, r3
 800e39c:	462e      	mov	r6, r5
 800e39e:	4566      	cmp	r6, ip
 800e3a0:	d30e      	bcc.n	800e3c0 <__mdiff+0xec>
 800e3a2:	f10c 0203 	add.w	r2, ip, #3
 800e3a6:	1b52      	subs	r2, r2, r5
 800e3a8:	f022 0203 	bic.w	r2, r2, #3
 800e3ac:	3d03      	subs	r5, #3
 800e3ae:	45ac      	cmp	ip, r5
 800e3b0:	bf38      	it	cc
 800e3b2:	2200      	movcc	r2, #0
 800e3b4:	441a      	add	r2, r3
 800e3b6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e3ba:	b17b      	cbz	r3, 800e3dc <__mdiff+0x108>
 800e3bc:	6107      	str	r7, [r0, #16]
 800e3be:	e7a3      	b.n	800e308 <__mdiff+0x34>
 800e3c0:	f856 8b04 	ldr.w	r8, [r6], #4
 800e3c4:	fa11 f288 	uxtah	r2, r1, r8
 800e3c8:	1414      	asrs	r4, r2, #16
 800e3ca:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e3ce:	b292      	uxth	r2, r2
 800e3d0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e3d4:	f84e 2b04 	str.w	r2, [lr], #4
 800e3d8:	1421      	asrs	r1, r4, #16
 800e3da:	e7e0      	b.n	800e39e <__mdiff+0xca>
 800e3dc:	3f01      	subs	r7, #1
 800e3de:	e7ea      	b.n	800e3b6 <__mdiff+0xe2>
 800e3e0:	08010240 	.word	0x08010240
 800e3e4:	08010330 	.word	0x08010330

0800e3e8 <__ulp>:
 800e3e8:	b082      	sub	sp, #8
 800e3ea:	ed8d 0b00 	vstr	d0, [sp]
 800e3ee:	9b01      	ldr	r3, [sp, #4]
 800e3f0:	4912      	ldr	r1, [pc, #72]	; (800e43c <__ulp+0x54>)
 800e3f2:	4019      	ands	r1, r3
 800e3f4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e3f8:	2900      	cmp	r1, #0
 800e3fa:	dd05      	ble.n	800e408 <__ulp+0x20>
 800e3fc:	2200      	movs	r2, #0
 800e3fe:	460b      	mov	r3, r1
 800e400:	ec43 2b10 	vmov	d0, r2, r3
 800e404:	b002      	add	sp, #8
 800e406:	4770      	bx	lr
 800e408:	4249      	negs	r1, r1
 800e40a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e40e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e412:	f04f 0200 	mov.w	r2, #0
 800e416:	f04f 0300 	mov.w	r3, #0
 800e41a:	da04      	bge.n	800e426 <__ulp+0x3e>
 800e41c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e420:	fa41 f300 	asr.w	r3, r1, r0
 800e424:	e7ec      	b.n	800e400 <__ulp+0x18>
 800e426:	f1a0 0114 	sub.w	r1, r0, #20
 800e42a:	291e      	cmp	r1, #30
 800e42c:	bfda      	itte	le
 800e42e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e432:	fa20 f101 	lsrle.w	r1, r0, r1
 800e436:	2101      	movgt	r1, #1
 800e438:	460a      	mov	r2, r1
 800e43a:	e7e1      	b.n	800e400 <__ulp+0x18>
 800e43c:	7ff00000 	.word	0x7ff00000

0800e440 <__b2d>:
 800e440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e442:	6905      	ldr	r5, [r0, #16]
 800e444:	f100 0714 	add.w	r7, r0, #20
 800e448:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e44c:	1f2e      	subs	r6, r5, #4
 800e44e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e452:	4620      	mov	r0, r4
 800e454:	f7ff fd48 	bl	800dee8 <__hi0bits>
 800e458:	f1c0 0320 	rsb	r3, r0, #32
 800e45c:	280a      	cmp	r0, #10
 800e45e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e4dc <__b2d+0x9c>
 800e462:	600b      	str	r3, [r1, #0]
 800e464:	dc14      	bgt.n	800e490 <__b2d+0x50>
 800e466:	f1c0 0e0b 	rsb	lr, r0, #11
 800e46a:	fa24 f10e 	lsr.w	r1, r4, lr
 800e46e:	42b7      	cmp	r7, r6
 800e470:	ea41 030c 	orr.w	r3, r1, ip
 800e474:	bf34      	ite	cc
 800e476:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e47a:	2100      	movcs	r1, #0
 800e47c:	3015      	adds	r0, #21
 800e47e:	fa04 f000 	lsl.w	r0, r4, r0
 800e482:	fa21 f10e 	lsr.w	r1, r1, lr
 800e486:	ea40 0201 	orr.w	r2, r0, r1
 800e48a:	ec43 2b10 	vmov	d0, r2, r3
 800e48e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e490:	42b7      	cmp	r7, r6
 800e492:	bf3a      	itte	cc
 800e494:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e498:	f1a5 0608 	subcc.w	r6, r5, #8
 800e49c:	2100      	movcs	r1, #0
 800e49e:	380b      	subs	r0, #11
 800e4a0:	d017      	beq.n	800e4d2 <__b2d+0x92>
 800e4a2:	f1c0 0c20 	rsb	ip, r0, #32
 800e4a6:	fa04 f500 	lsl.w	r5, r4, r0
 800e4aa:	42be      	cmp	r6, r7
 800e4ac:	fa21 f40c 	lsr.w	r4, r1, ip
 800e4b0:	ea45 0504 	orr.w	r5, r5, r4
 800e4b4:	bf8c      	ite	hi
 800e4b6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e4ba:	2400      	movls	r4, #0
 800e4bc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e4c0:	fa01 f000 	lsl.w	r0, r1, r0
 800e4c4:	fa24 f40c 	lsr.w	r4, r4, ip
 800e4c8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e4cc:	ea40 0204 	orr.w	r2, r0, r4
 800e4d0:	e7db      	b.n	800e48a <__b2d+0x4a>
 800e4d2:	ea44 030c 	orr.w	r3, r4, ip
 800e4d6:	460a      	mov	r2, r1
 800e4d8:	e7d7      	b.n	800e48a <__b2d+0x4a>
 800e4da:	bf00      	nop
 800e4dc:	3ff00000 	.word	0x3ff00000

0800e4e0 <__d2b>:
 800e4e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e4e4:	4689      	mov	r9, r1
 800e4e6:	2101      	movs	r1, #1
 800e4e8:	ec57 6b10 	vmov	r6, r7, d0
 800e4ec:	4690      	mov	r8, r2
 800e4ee:	f7ff fc09 	bl	800dd04 <_Balloc>
 800e4f2:	4604      	mov	r4, r0
 800e4f4:	b930      	cbnz	r0, 800e504 <__d2b+0x24>
 800e4f6:	4602      	mov	r2, r0
 800e4f8:	4b25      	ldr	r3, [pc, #148]	; (800e590 <__d2b+0xb0>)
 800e4fa:	4826      	ldr	r0, [pc, #152]	; (800e594 <__d2b+0xb4>)
 800e4fc:	f240 310a 	movw	r1, #778	; 0x30a
 800e500:	f000 fcce 	bl	800eea0 <__assert_func>
 800e504:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e508:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e50c:	bb35      	cbnz	r5, 800e55c <__d2b+0x7c>
 800e50e:	2e00      	cmp	r6, #0
 800e510:	9301      	str	r3, [sp, #4]
 800e512:	d028      	beq.n	800e566 <__d2b+0x86>
 800e514:	4668      	mov	r0, sp
 800e516:	9600      	str	r6, [sp, #0]
 800e518:	f7ff fd06 	bl	800df28 <__lo0bits>
 800e51c:	9900      	ldr	r1, [sp, #0]
 800e51e:	b300      	cbz	r0, 800e562 <__d2b+0x82>
 800e520:	9a01      	ldr	r2, [sp, #4]
 800e522:	f1c0 0320 	rsb	r3, r0, #32
 800e526:	fa02 f303 	lsl.w	r3, r2, r3
 800e52a:	430b      	orrs	r3, r1
 800e52c:	40c2      	lsrs	r2, r0
 800e52e:	6163      	str	r3, [r4, #20]
 800e530:	9201      	str	r2, [sp, #4]
 800e532:	9b01      	ldr	r3, [sp, #4]
 800e534:	61a3      	str	r3, [r4, #24]
 800e536:	2b00      	cmp	r3, #0
 800e538:	bf14      	ite	ne
 800e53a:	2202      	movne	r2, #2
 800e53c:	2201      	moveq	r2, #1
 800e53e:	6122      	str	r2, [r4, #16]
 800e540:	b1d5      	cbz	r5, 800e578 <__d2b+0x98>
 800e542:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e546:	4405      	add	r5, r0
 800e548:	f8c9 5000 	str.w	r5, [r9]
 800e54c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e550:	f8c8 0000 	str.w	r0, [r8]
 800e554:	4620      	mov	r0, r4
 800e556:	b003      	add	sp, #12
 800e558:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e55c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e560:	e7d5      	b.n	800e50e <__d2b+0x2e>
 800e562:	6161      	str	r1, [r4, #20]
 800e564:	e7e5      	b.n	800e532 <__d2b+0x52>
 800e566:	a801      	add	r0, sp, #4
 800e568:	f7ff fcde 	bl	800df28 <__lo0bits>
 800e56c:	9b01      	ldr	r3, [sp, #4]
 800e56e:	6163      	str	r3, [r4, #20]
 800e570:	2201      	movs	r2, #1
 800e572:	6122      	str	r2, [r4, #16]
 800e574:	3020      	adds	r0, #32
 800e576:	e7e3      	b.n	800e540 <__d2b+0x60>
 800e578:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e57c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e580:	f8c9 0000 	str.w	r0, [r9]
 800e584:	6918      	ldr	r0, [r3, #16]
 800e586:	f7ff fcaf 	bl	800dee8 <__hi0bits>
 800e58a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e58e:	e7df      	b.n	800e550 <__d2b+0x70>
 800e590:	08010240 	.word	0x08010240
 800e594:	08010330 	.word	0x08010330

0800e598 <__ratio>:
 800e598:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e59c:	4688      	mov	r8, r1
 800e59e:	4669      	mov	r1, sp
 800e5a0:	4681      	mov	r9, r0
 800e5a2:	f7ff ff4d 	bl	800e440 <__b2d>
 800e5a6:	a901      	add	r1, sp, #4
 800e5a8:	4640      	mov	r0, r8
 800e5aa:	ec55 4b10 	vmov	r4, r5, d0
 800e5ae:	f7ff ff47 	bl	800e440 <__b2d>
 800e5b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e5b6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e5ba:	eba3 0c02 	sub.w	ip, r3, r2
 800e5be:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e5c2:	1a9b      	subs	r3, r3, r2
 800e5c4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e5c8:	ec51 0b10 	vmov	r0, r1, d0
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	bfd6      	itet	le
 800e5d0:	460a      	movle	r2, r1
 800e5d2:	462a      	movgt	r2, r5
 800e5d4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e5d8:	468b      	mov	fp, r1
 800e5da:	462f      	mov	r7, r5
 800e5dc:	bfd4      	ite	le
 800e5de:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e5e2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e5e6:	4620      	mov	r0, r4
 800e5e8:	ee10 2a10 	vmov	r2, s0
 800e5ec:	465b      	mov	r3, fp
 800e5ee:	4639      	mov	r1, r7
 800e5f0:	f7f2 f954 	bl	800089c <__aeabi_ddiv>
 800e5f4:	ec41 0b10 	vmov	d0, r0, r1
 800e5f8:	b003      	add	sp, #12
 800e5fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e5fe <__copybits>:
 800e5fe:	3901      	subs	r1, #1
 800e600:	b570      	push	{r4, r5, r6, lr}
 800e602:	1149      	asrs	r1, r1, #5
 800e604:	6914      	ldr	r4, [r2, #16]
 800e606:	3101      	adds	r1, #1
 800e608:	f102 0314 	add.w	r3, r2, #20
 800e60c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e610:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e614:	1f05      	subs	r5, r0, #4
 800e616:	42a3      	cmp	r3, r4
 800e618:	d30c      	bcc.n	800e634 <__copybits+0x36>
 800e61a:	1aa3      	subs	r3, r4, r2
 800e61c:	3b11      	subs	r3, #17
 800e61e:	f023 0303 	bic.w	r3, r3, #3
 800e622:	3211      	adds	r2, #17
 800e624:	42a2      	cmp	r2, r4
 800e626:	bf88      	it	hi
 800e628:	2300      	movhi	r3, #0
 800e62a:	4418      	add	r0, r3
 800e62c:	2300      	movs	r3, #0
 800e62e:	4288      	cmp	r0, r1
 800e630:	d305      	bcc.n	800e63e <__copybits+0x40>
 800e632:	bd70      	pop	{r4, r5, r6, pc}
 800e634:	f853 6b04 	ldr.w	r6, [r3], #4
 800e638:	f845 6f04 	str.w	r6, [r5, #4]!
 800e63c:	e7eb      	b.n	800e616 <__copybits+0x18>
 800e63e:	f840 3b04 	str.w	r3, [r0], #4
 800e642:	e7f4      	b.n	800e62e <__copybits+0x30>

0800e644 <__any_on>:
 800e644:	f100 0214 	add.w	r2, r0, #20
 800e648:	6900      	ldr	r0, [r0, #16]
 800e64a:	114b      	asrs	r3, r1, #5
 800e64c:	4298      	cmp	r0, r3
 800e64e:	b510      	push	{r4, lr}
 800e650:	db11      	blt.n	800e676 <__any_on+0x32>
 800e652:	dd0a      	ble.n	800e66a <__any_on+0x26>
 800e654:	f011 011f 	ands.w	r1, r1, #31
 800e658:	d007      	beq.n	800e66a <__any_on+0x26>
 800e65a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e65e:	fa24 f001 	lsr.w	r0, r4, r1
 800e662:	fa00 f101 	lsl.w	r1, r0, r1
 800e666:	428c      	cmp	r4, r1
 800e668:	d10b      	bne.n	800e682 <__any_on+0x3e>
 800e66a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e66e:	4293      	cmp	r3, r2
 800e670:	d803      	bhi.n	800e67a <__any_on+0x36>
 800e672:	2000      	movs	r0, #0
 800e674:	bd10      	pop	{r4, pc}
 800e676:	4603      	mov	r3, r0
 800e678:	e7f7      	b.n	800e66a <__any_on+0x26>
 800e67a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e67e:	2900      	cmp	r1, #0
 800e680:	d0f5      	beq.n	800e66e <__any_on+0x2a>
 800e682:	2001      	movs	r0, #1
 800e684:	e7f6      	b.n	800e674 <__any_on+0x30>

0800e686 <_calloc_r>:
 800e686:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e688:	fba1 2402 	umull	r2, r4, r1, r2
 800e68c:	b94c      	cbnz	r4, 800e6a2 <_calloc_r+0x1c>
 800e68e:	4611      	mov	r1, r2
 800e690:	9201      	str	r2, [sp, #4]
 800e692:	f7fc fa3d 	bl	800ab10 <_malloc_r>
 800e696:	9a01      	ldr	r2, [sp, #4]
 800e698:	4605      	mov	r5, r0
 800e69a:	b930      	cbnz	r0, 800e6aa <_calloc_r+0x24>
 800e69c:	4628      	mov	r0, r5
 800e69e:	b003      	add	sp, #12
 800e6a0:	bd30      	pop	{r4, r5, pc}
 800e6a2:	220c      	movs	r2, #12
 800e6a4:	6002      	str	r2, [r0, #0]
 800e6a6:	2500      	movs	r5, #0
 800e6a8:	e7f8      	b.n	800e69c <_calloc_r+0x16>
 800e6aa:	4621      	mov	r1, r4
 800e6ac:	f7fc f9bc 	bl	800aa28 <memset>
 800e6b0:	e7f4      	b.n	800e69c <_calloc_r+0x16>

0800e6b2 <__ssputs_r>:
 800e6b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6b6:	688e      	ldr	r6, [r1, #8]
 800e6b8:	429e      	cmp	r6, r3
 800e6ba:	4682      	mov	sl, r0
 800e6bc:	460c      	mov	r4, r1
 800e6be:	4690      	mov	r8, r2
 800e6c0:	461f      	mov	r7, r3
 800e6c2:	d838      	bhi.n	800e736 <__ssputs_r+0x84>
 800e6c4:	898a      	ldrh	r2, [r1, #12]
 800e6c6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e6ca:	d032      	beq.n	800e732 <__ssputs_r+0x80>
 800e6cc:	6825      	ldr	r5, [r4, #0]
 800e6ce:	6909      	ldr	r1, [r1, #16]
 800e6d0:	eba5 0901 	sub.w	r9, r5, r1
 800e6d4:	6965      	ldr	r5, [r4, #20]
 800e6d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e6da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e6de:	3301      	adds	r3, #1
 800e6e0:	444b      	add	r3, r9
 800e6e2:	106d      	asrs	r5, r5, #1
 800e6e4:	429d      	cmp	r5, r3
 800e6e6:	bf38      	it	cc
 800e6e8:	461d      	movcc	r5, r3
 800e6ea:	0553      	lsls	r3, r2, #21
 800e6ec:	d531      	bpl.n	800e752 <__ssputs_r+0xa0>
 800e6ee:	4629      	mov	r1, r5
 800e6f0:	f7fc fa0e 	bl	800ab10 <_malloc_r>
 800e6f4:	4606      	mov	r6, r0
 800e6f6:	b950      	cbnz	r0, 800e70e <__ssputs_r+0x5c>
 800e6f8:	230c      	movs	r3, #12
 800e6fa:	f8ca 3000 	str.w	r3, [sl]
 800e6fe:	89a3      	ldrh	r3, [r4, #12]
 800e700:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e704:	81a3      	strh	r3, [r4, #12]
 800e706:	f04f 30ff 	mov.w	r0, #4294967295
 800e70a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e70e:	6921      	ldr	r1, [r4, #16]
 800e710:	464a      	mov	r2, r9
 800e712:	f7ff fadc 	bl	800dcce <memcpy>
 800e716:	89a3      	ldrh	r3, [r4, #12]
 800e718:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e71c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e720:	81a3      	strh	r3, [r4, #12]
 800e722:	6126      	str	r6, [r4, #16]
 800e724:	6165      	str	r5, [r4, #20]
 800e726:	444e      	add	r6, r9
 800e728:	eba5 0509 	sub.w	r5, r5, r9
 800e72c:	6026      	str	r6, [r4, #0]
 800e72e:	60a5      	str	r5, [r4, #8]
 800e730:	463e      	mov	r6, r7
 800e732:	42be      	cmp	r6, r7
 800e734:	d900      	bls.n	800e738 <__ssputs_r+0x86>
 800e736:	463e      	mov	r6, r7
 800e738:	6820      	ldr	r0, [r4, #0]
 800e73a:	4632      	mov	r2, r6
 800e73c:	4641      	mov	r1, r8
 800e73e:	f000 fd29 	bl	800f194 <memmove>
 800e742:	68a3      	ldr	r3, [r4, #8]
 800e744:	1b9b      	subs	r3, r3, r6
 800e746:	60a3      	str	r3, [r4, #8]
 800e748:	6823      	ldr	r3, [r4, #0]
 800e74a:	4433      	add	r3, r6
 800e74c:	6023      	str	r3, [r4, #0]
 800e74e:	2000      	movs	r0, #0
 800e750:	e7db      	b.n	800e70a <__ssputs_r+0x58>
 800e752:	462a      	mov	r2, r5
 800e754:	f000 fd38 	bl	800f1c8 <_realloc_r>
 800e758:	4606      	mov	r6, r0
 800e75a:	2800      	cmp	r0, #0
 800e75c:	d1e1      	bne.n	800e722 <__ssputs_r+0x70>
 800e75e:	6921      	ldr	r1, [r4, #16]
 800e760:	4650      	mov	r0, sl
 800e762:	f7fc f969 	bl	800aa38 <_free_r>
 800e766:	e7c7      	b.n	800e6f8 <__ssputs_r+0x46>

0800e768 <_svfiprintf_r>:
 800e768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e76c:	4698      	mov	r8, r3
 800e76e:	898b      	ldrh	r3, [r1, #12]
 800e770:	061b      	lsls	r3, r3, #24
 800e772:	b09d      	sub	sp, #116	; 0x74
 800e774:	4607      	mov	r7, r0
 800e776:	460d      	mov	r5, r1
 800e778:	4614      	mov	r4, r2
 800e77a:	d50e      	bpl.n	800e79a <_svfiprintf_r+0x32>
 800e77c:	690b      	ldr	r3, [r1, #16]
 800e77e:	b963      	cbnz	r3, 800e79a <_svfiprintf_r+0x32>
 800e780:	2140      	movs	r1, #64	; 0x40
 800e782:	f7fc f9c5 	bl	800ab10 <_malloc_r>
 800e786:	6028      	str	r0, [r5, #0]
 800e788:	6128      	str	r0, [r5, #16]
 800e78a:	b920      	cbnz	r0, 800e796 <_svfiprintf_r+0x2e>
 800e78c:	230c      	movs	r3, #12
 800e78e:	603b      	str	r3, [r7, #0]
 800e790:	f04f 30ff 	mov.w	r0, #4294967295
 800e794:	e0d1      	b.n	800e93a <_svfiprintf_r+0x1d2>
 800e796:	2340      	movs	r3, #64	; 0x40
 800e798:	616b      	str	r3, [r5, #20]
 800e79a:	2300      	movs	r3, #0
 800e79c:	9309      	str	r3, [sp, #36]	; 0x24
 800e79e:	2320      	movs	r3, #32
 800e7a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e7a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e7a8:	2330      	movs	r3, #48	; 0x30
 800e7aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e954 <_svfiprintf_r+0x1ec>
 800e7ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e7b2:	f04f 0901 	mov.w	r9, #1
 800e7b6:	4623      	mov	r3, r4
 800e7b8:	469a      	mov	sl, r3
 800e7ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7be:	b10a      	cbz	r2, 800e7c4 <_svfiprintf_r+0x5c>
 800e7c0:	2a25      	cmp	r2, #37	; 0x25
 800e7c2:	d1f9      	bne.n	800e7b8 <_svfiprintf_r+0x50>
 800e7c4:	ebba 0b04 	subs.w	fp, sl, r4
 800e7c8:	d00b      	beq.n	800e7e2 <_svfiprintf_r+0x7a>
 800e7ca:	465b      	mov	r3, fp
 800e7cc:	4622      	mov	r2, r4
 800e7ce:	4629      	mov	r1, r5
 800e7d0:	4638      	mov	r0, r7
 800e7d2:	f7ff ff6e 	bl	800e6b2 <__ssputs_r>
 800e7d6:	3001      	adds	r0, #1
 800e7d8:	f000 80aa 	beq.w	800e930 <_svfiprintf_r+0x1c8>
 800e7dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e7de:	445a      	add	r2, fp
 800e7e0:	9209      	str	r2, [sp, #36]	; 0x24
 800e7e2:	f89a 3000 	ldrb.w	r3, [sl]
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	f000 80a2 	beq.w	800e930 <_svfiprintf_r+0x1c8>
 800e7ec:	2300      	movs	r3, #0
 800e7ee:	f04f 32ff 	mov.w	r2, #4294967295
 800e7f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e7f6:	f10a 0a01 	add.w	sl, sl, #1
 800e7fa:	9304      	str	r3, [sp, #16]
 800e7fc:	9307      	str	r3, [sp, #28]
 800e7fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e802:	931a      	str	r3, [sp, #104]	; 0x68
 800e804:	4654      	mov	r4, sl
 800e806:	2205      	movs	r2, #5
 800e808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e80c:	4851      	ldr	r0, [pc, #324]	; (800e954 <_svfiprintf_r+0x1ec>)
 800e80e:	f7f1 fd0f 	bl	8000230 <memchr>
 800e812:	9a04      	ldr	r2, [sp, #16]
 800e814:	b9d8      	cbnz	r0, 800e84e <_svfiprintf_r+0xe6>
 800e816:	06d0      	lsls	r0, r2, #27
 800e818:	bf44      	itt	mi
 800e81a:	2320      	movmi	r3, #32
 800e81c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e820:	0711      	lsls	r1, r2, #28
 800e822:	bf44      	itt	mi
 800e824:	232b      	movmi	r3, #43	; 0x2b
 800e826:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e82a:	f89a 3000 	ldrb.w	r3, [sl]
 800e82e:	2b2a      	cmp	r3, #42	; 0x2a
 800e830:	d015      	beq.n	800e85e <_svfiprintf_r+0xf6>
 800e832:	9a07      	ldr	r2, [sp, #28]
 800e834:	4654      	mov	r4, sl
 800e836:	2000      	movs	r0, #0
 800e838:	f04f 0c0a 	mov.w	ip, #10
 800e83c:	4621      	mov	r1, r4
 800e83e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e842:	3b30      	subs	r3, #48	; 0x30
 800e844:	2b09      	cmp	r3, #9
 800e846:	d94e      	bls.n	800e8e6 <_svfiprintf_r+0x17e>
 800e848:	b1b0      	cbz	r0, 800e878 <_svfiprintf_r+0x110>
 800e84a:	9207      	str	r2, [sp, #28]
 800e84c:	e014      	b.n	800e878 <_svfiprintf_r+0x110>
 800e84e:	eba0 0308 	sub.w	r3, r0, r8
 800e852:	fa09 f303 	lsl.w	r3, r9, r3
 800e856:	4313      	orrs	r3, r2
 800e858:	9304      	str	r3, [sp, #16]
 800e85a:	46a2      	mov	sl, r4
 800e85c:	e7d2      	b.n	800e804 <_svfiprintf_r+0x9c>
 800e85e:	9b03      	ldr	r3, [sp, #12]
 800e860:	1d19      	adds	r1, r3, #4
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	9103      	str	r1, [sp, #12]
 800e866:	2b00      	cmp	r3, #0
 800e868:	bfbb      	ittet	lt
 800e86a:	425b      	neglt	r3, r3
 800e86c:	f042 0202 	orrlt.w	r2, r2, #2
 800e870:	9307      	strge	r3, [sp, #28]
 800e872:	9307      	strlt	r3, [sp, #28]
 800e874:	bfb8      	it	lt
 800e876:	9204      	strlt	r2, [sp, #16]
 800e878:	7823      	ldrb	r3, [r4, #0]
 800e87a:	2b2e      	cmp	r3, #46	; 0x2e
 800e87c:	d10c      	bne.n	800e898 <_svfiprintf_r+0x130>
 800e87e:	7863      	ldrb	r3, [r4, #1]
 800e880:	2b2a      	cmp	r3, #42	; 0x2a
 800e882:	d135      	bne.n	800e8f0 <_svfiprintf_r+0x188>
 800e884:	9b03      	ldr	r3, [sp, #12]
 800e886:	1d1a      	adds	r2, r3, #4
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	9203      	str	r2, [sp, #12]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	bfb8      	it	lt
 800e890:	f04f 33ff 	movlt.w	r3, #4294967295
 800e894:	3402      	adds	r4, #2
 800e896:	9305      	str	r3, [sp, #20]
 800e898:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e964 <_svfiprintf_r+0x1fc>
 800e89c:	7821      	ldrb	r1, [r4, #0]
 800e89e:	2203      	movs	r2, #3
 800e8a0:	4650      	mov	r0, sl
 800e8a2:	f7f1 fcc5 	bl	8000230 <memchr>
 800e8a6:	b140      	cbz	r0, 800e8ba <_svfiprintf_r+0x152>
 800e8a8:	2340      	movs	r3, #64	; 0x40
 800e8aa:	eba0 000a 	sub.w	r0, r0, sl
 800e8ae:	fa03 f000 	lsl.w	r0, r3, r0
 800e8b2:	9b04      	ldr	r3, [sp, #16]
 800e8b4:	4303      	orrs	r3, r0
 800e8b6:	3401      	adds	r4, #1
 800e8b8:	9304      	str	r3, [sp, #16]
 800e8ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8be:	4826      	ldr	r0, [pc, #152]	; (800e958 <_svfiprintf_r+0x1f0>)
 800e8c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e8c4:	2206      	movs	r2, #6
 800e8c6:	f7f1 fcb3 	bl	8000230 <memchr>
 800e8ca:	2800      	cmp	r0, #0
 800e8cc:	d038      	beq.n	800e940 <_svfiprintf_r+0x1d8>
 800e8ce:	4b23      	ldr	r3, [pc, #140]	; (800e95c <_svfiprintf_r+0x1f4>)
 800e8d0:	bb1b      	cbnz	r3, 800e91a <_svfiprintf_r+0x1b2>
 800e8d2:	9b03      	ldr	r3, [sp, #12]
 800e8d4:	3307      	adds	r3, #7
 800e8d6:	f023 0307 	bic.w	r3, r3, #7
 800e8da:	3308      	adds	r3, #8
 800e8dc:	9303      	str	r3, [sp, #12]
 800e8de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e8e0:	4433      	add	r3, r6
 800e8e2:	9309      	str	r3, [sp, #36]	; 0x24
 800e8e4:	e767      	b.n	800e7b6 <_svfiprintf_r+0x4e>
 800e8e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800e8ea:	460c      	mov	r4, r1
 800e8ec:	2001      	movs	r0, #1
 800e8ee:	e7a5      	b.n	800e83c <_svfiprintf_r+0xd4>
 800e8f0:	2300      	movs	r3, #0
 800e8f2:	3401      	adds	r4, #1
 800e8f4:	9305      	str	r3, [sp, #20]
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	f04f 0c0a 	mov.w	ip, #10
 800e8fc:	4620      	mov	r0, r4
 800e8fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e902:	3a30      	subs	r2, #48	; 0x30
 800e904:	2a09      	cmp	r2, #9
 800e906:	d903      	bls.n	800e910 <_svfiprintf_r+0x1a8>
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d0c5      	beq.n	800e898 <_svfiprintf_r+0x130>
 800e90c:	9105      	str	r1, [sp, #20]
 800e90e:	e7c3      	b.n	800e898 <_svfiprintf_r+0x130>
 800e910:	fb0c 2101 	mla	r1, ip, r1, r2
 800e914:	4604      	mov	r4, r0
 800e916:	2301      	movs	r3, #1
 800e918:	e7f0      	b.n	800e8fc <_svfiprintf_r+0x194>
 800e91a:	ab03      	add	r3, sp, #12
 800e91c:	9300      	str	r3, [sp, #0]
 800e91e:	462a      	mov	r2, r5
 800e920:	4b0f      	ldr	r3, [pc, #60]	; (800e960 <_svfiprintf_r+0x1f8>)
 800e922:	a904      	add	r1, sp, #16
 800e924:	4638      	mov	r0, r7
 800e926:	f7fc fa07 	bl	800ad38 <_printf_float>
 800e92a:	1c42      	adds	r2, r0, #1
 800e92c:	4606      	mov	r6, r0
 800e92e:	d1d6      	bne.n	800e8de <_svfiprintf_r+0x176>
 800e930:	89ab      	ldrh	r3, [r5, #12]
 800e932:	065b      	lsls	r3, r3, #25
 800e934:	f53f af2c 	bmi.w	800e790 <_svfiprintf_r+0x28>
 800e938:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e93a:	b01d      	add	sp, #116	; 0x74
 800e93c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e940:	ab03      	add	r3, sp, #12
 800e942:	9300      	str	r3, [sp, #0]
 800e944:	462a      	mov	r2, r5
 800e946:	4b06      	ldr	r3, [pc, #24]	; (800e960 <_svfiprintf_r+0x1f8>)
 800e948:	a904      	add	r1, sp, #16
 800e94a:	4638      	mov	r0, r7
 800e94c:	f7fc fc98 	bl	800b280 <_printf_i>
 800e950:	e7eb      	b.n	800e92a <_svfiprintf_r+0x1c2>
 800e952:	bf00      	nop
 800e954:	0801048c 	.word	0x0801048c
 800e958:	08010496 	.word	0x08010496
 800e95c:	0800ad39 	.word	0x0800ad39
 800e960:	0800e6b3 	.word	0x0800e6b3
 800e964:	08010492 	.word	0x08010492

0800e968 <__sfputc_r>:
 800e968:	6893      	ldr	r3, [r2, #8]
 800e96a:	3b01      	subs	r3, #1
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	b410      	push	{r4}
 800e970:	6093      	str	r3, [r2, #8]
 800e972:	da08      	bge.n	800e986 <__sfputc_r+0x1e>
 800e974:	6994      	ldr	r4, [r2, #24]
 800e976:	42a3      	cmp	r3, r4
 800e978:	db01      	blt.n	800e97e <__sfputc_r+0x16>
 800e97a:	290a      	cmp	r1, #10
 800e97c:	d103      	bne.n	800e986 <__sfputc_r+0x1e>
 800e97e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e982:	f000 b9ad 	b.w	800ece0 <__swbuf_r>
 800e986:	6813      	ldr	r3, [r2, #0]
 800e988:	1c58      	adds	r0, r3, #1
 800e98a:	6010      	str	r0, [r2, #0]
 800e98c:	7019      	strb	r1, [r3, #0]
 800e98e:	4608      	mov	r0, r1
 800e990:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e994:	4770      	bx	lr

0800e996 <__sfputs_r>:
 800e996:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e998:	4606      	mov	r6, r0
 800e99a:	460f      	mov	r7, r1
 800e99c:	4614      	mov	r4, r2
 800e99e:	18d5      	adds	r5, r2, r3
 800e9a0:	42ac      	cmp	r4, r5
 800e9a2:	d101      	bne.n	800e9a8 <__sfputs_r+0x12>
 800e9a4:	2000      	movs	r0, #0
 800e9a6:	e007      	b.n	800e9b8 <__sfputs_r+0x22>
 800e9a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9ac:	463a      	mov	r2, r7
 800e9ae:	4630      	mov	r0, r6
 800e9b0:	f7ff ffda 	bl	800e968 <__sfputc_r>
 800e9b4:	1c43      	adds	r3, r0, #1
 800e9b6:	d1f3      	bne.n	800e9a0 <__sfputs_r+0xa>
 800e9b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e9bc <_vfiprintf_r>:
 800e9bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9c0:	460d      	mov	r5, r1
 800e9c2:	b09d      	sub	sp, #116	; 0x74
 800e9c4:	4614      	mov	r4, r2
 800e9c6:	4698      	mov	r8, r3
 800e9c8:	4606      	mov	r6, r0
 800e9ca:	b118      	cbz	r0, 800e9d4 <_vfiprintf_r+0x18>
 800e9cc:	6983      	ldr	r3, [r0, #24]
 800e9ce:	b90b      	cbnz	r3, 800e9d4 <_vfiprintf_r+0x18>
 800e9d0:	f7fe fd58 	bl	800d484 <__sinit>
 800e9d4:	4b89      	ldr	r3, [pc, #548]	; (800ebfc <_vfiprintf_r+0x240>)
 800e9d6:	429d      	cmp	r5, r3
 800e9d8:	d11b      	bne.n	800ea12 <_vfiprintf_r+0x56>
 800e9da:	6875      	ldr	r5, [r6, #4]
 800e9dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e9de:	07d9      	lsls	r1, r3, #31
 800e9e0:	d405      	bmi.n	800e9ee <_vfiprintf_r+0x32>
 800e9e2:	89ab      	ldrh	r3, [r5, #12]
 800e9e4:	059a      	lsls	r2, r3, #22
 800e9e6:	d402      	bmi.n	800e9ee <_vfiprintf_r+0x32>
 800e9e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e9ea:	f7ff f95c 	bl	800dca6 <__retarget_lock_acquire_recursive>
 800e9ee:	89ab      	ldrh	r3, [r5, #12]
 800e9f0:	071b      	lsls	r3, r3, #28
 800e9f2:	d501      	bpl.n	800e9f8 <_vfiprintf_r+0x3c>
 800e9f4:	692b      	ldr	r3, [r5, #16]
 800e9f6:	b9eb      	cbnz	r3, 800ea34 <_vfiprintf_r+0x78>
 800e9f8:	4629      	mov	r1, r5
 800e9fa:	4630      	mov	r0, r6
 800e9fc:	f000 f9e2 	bl	800edc4 <__swsetup_r>
 800ea00:	b1c0      	cbz	r0, 800ea34 <_vfiprintf_r+0x78>
 800ea02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ea04:	07dc      	lsls	r4, r3, #31
 800ea06:	d50e      	bpl.n	800ea26 <_vfiprintf_r+0x6a>
 800ea08:	f04f 30ff 	mov.w	r0, #4294967295
 800ea0c:	b01d      	add	sp, #116	; 0x74
 800ea0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea12:	4b7b      	ldr	r3, [pc, #492]	; (800ec00 <_vfiprintf_r+0x244>)
 800ea14:	429d      	cmp	r5, r3
 800ea16:	d101      	bne.n	800ea1c <_vfiprintf_r+0x60>
 800ea18:	68b5      	ldr	r5, [r6, #8]
 800ea1a:	e7df      	b.n	800e9dc <_vfiprintf_r+0x20>
 800ea1c:	4b79      	ldr	r3, [pc, #484]	; (800ec04 <_vfiprintf_r+0x248>)
 800ea1e:	429d      	cmp	r5, r3
 800ea20:	bf08      	it	eq
 800ea22:	68f5      	ldreq	r5, [r6, #12]
 800ea24:	e7da      	b.n	800e9dc <_vfiprintf_r+0x20>
 800ea26:	89ab      	ldrh	r3, [r5, #12]
 800ea28:	0598      	lsls	r0, r3, #22
 800ea2a:	d4ed      	bmi.n	800ea08 <_vfiprintf_r+0x4c>
 800ea2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ea2e:	f7ff f93b 	bl	800dca8 <__retarget_lock_release_recursive>
 800ea32:	e7e9      	b.n	800ea08 <_vfiprintf_r+0x4c>
 800ea34:	2300      	movs	r3, #0
 800ea36:	9309      	str	r3, [sp, #36]	; 0x24
 800ea38:	2320      	movs	r3, #32
 800ea3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ea3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea42:	2330      	movs	r3, #48	; 0x30
 800ea44:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800ec08 <_vfiprintf_r+0x24c>
 800ea48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ea4c:	f04f 0901 	mov.w	r9, #1
 800ea50:	4623      	mov	r3, r4
 800ea52:	469a      	mov	sl, r3
 800ea54:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea58:	b10a      	cbz	r2, 800ea5e <_vfiprintf_r+0xa2>
 800ea5a:	2a25      	cmp	r2, #37	; 0x25
 800ea5c:	d1f9      	bne.n	800ea52 <_vfiprintf_r+0x96>
 800ea5e:	ebba 0b04 	subs.w	fp, sl, r4
 800ea62:	d00b      	beq.n	800ea7c <_vfiprintf_r+0xc0>
 800ea64:	465b      	mov	r3, fp
 800ea66:	4622      	mov	r2, r4
 800ea68:	4629      	mov	r1, r5
 800ea6a:	4630      	mov	r0, r6
 800ea6c:	f7ff ff93 	bl	800e996 <__sfputs_r>
 800ea70:	3001      	adds	r0, #1
 800ea72:	f000 80aa 	beq.w	800ebca <_vfiprintf_r+0x20e>
 800ea76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea78:	445a      	add	r2, fp
 800ea7a:	9209      	str	r2, [sp, #36]	; 0x24
 800ea7c:	f89a 3000 	ldrb.w	r3, [sl]
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	f000 80a2 	beq.w	800ebca <_vfiprintf_r+0x20e>
 800ea86:	2300      	movs	r3, #0
 800ea88:	f04f 32ff 	mov.w	r2, #4294967295
 800ea8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea90:	f10a 0a01 	add.w	sl, sl, #1
 800ea94:	9304      	str	r3, [sp, #16]
 800ea96:	9307      	str	r3, [sp, #28]
 800ea98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ea9c:	931a      	str	r3, [sp, #104]	; 0x68
 800ea9e:	4654      	mov	r4, sl
 800eaa0:	2205      	movs	r2, #5
 800eaa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaa6:	4858      	ldr	r0, [pc, #352]	; (800ec08 <_vfiprintf_r+0x24c>)
 800eaa8:	f7f1 fbc2 	bl	8000230 <memchr>
 800eaac:	9a04      	ldr	r2, [sp, #16]
 800eaae:	b9d8      	cbnz	r0, 800eae8 <_vfiprintf_r+0x12c>
 800eab0:	06d1      	lsls	r1, r2, #27
 800eab2:	bf44      	itt	mi
 800eab4:	2320      	movmi	r3, #32
 800eab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eaba:	0713      	lsls	r3, r2, #28
 800eabc:	bf44      	itt	mi
 800eabe:	232b      	movmi	r3, #43	; 0x2b
 800eac0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800eac4:	f89a 3000 	ldrb.w	r3, [sl]
 800eac8:	2b2a      	cmp	r3, #42	; 0x2a
 800eaca:	d015      	beq.n	800eaf8 <_vfiprintf_r+0x13c>
 800eacc:	9a07      	ldr	r2, [sp, #28]
 800eace:	4654      	mov	r4, sl
 800ead0:	2000      	movs	r0, #0
 800ead2:	f04f 0c0a 	mov.w	ip, #10
 800ead6:	4621      	mov	r1, r4
 800ead8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eadc:	3b30      	subs	r3, #48	; 0x30
 800eade:	2b09      	cmp	r3, #9
 800eae0:	d94e      	bls.n	800eb80 <_vfiprintf_r+0x1c4>
 800eae2:	b1b0      	cbz	r0, 800eb12 <_vfiprintf_r+0x156>
 800eae4:	9207      	str	r2, [sp, #28]
 800eae6:	e014      	b.n	800eb12 <_vfiprintf_r+0x156>
 800eae8:	eba0 0308 	sub.w	r3, r0, r8
 800eaec:	fa09 f303 	lsl.w	r3, r9, r3
 800eaf0:	4313      	orrs	r3, r2
 800eaf2:	9304      	str	r3, [sp, #16]
 800eaf4:	46a2      	mov	sl, r4
 800eaf6:	e7d2      	b.n	800ea9e <_vfiprintf_r+0xe2>
 800eaf8:	9b03      	ldr	r3, [sp, #12]
 800eafa:	1d19      	adds	r1, r3, #4
 800eafc:	681b      	ldr	r3, [r3, #0]
 800eafe:	9103      	str	r1, [sp, #12]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	bfbb      	ittet	lt
 800eb04:	425b      	neglt	r3, r3
 800eb06:	f042 0202 	orrlt.w	r2, r2, #2
 800eb0a:	9307      	strge	r3, [sp, #28]
 800eb0c:	9307      	strlt	r3, [sp, #28]
 800eb0e:	bfb8      	it	lt
 800eb10:	9204      	strlt	r2, [sp, #16]
 800eb12:	7823      	ldrb	r3, [r4, #0]
 800eb14:	2b2e      	cmp	r3, #46	; 0x2e
 800eb16:	d10c      	bne.n	800eb32 <_vfiprintf_r+0x176>
 800eb18:	7863      	ldrb	r3, [r4, #1]
 800eb1a:	2b2a      	cmp	r3, #42	; 0x2a
 800eb1c:	d135      	bne.n	800eb8a <_vfiprintf_r+0x1ce>
 800eb1e:	9b03      	ldr	r3, [sp, #12]
 800eb20:	1d1a      	adds	r2, r3, #4
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	9203      	str	r2, [sp, #12]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	bfb8      	it	lt
 800eb2a:	f04f 33ff 	movlt.w	r3, #4294967295
 800eb2e:	3402      	adds	r4, #2
 800eb30:	9305      	str	r3, [sp, #20]
 800eb32:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800ec18 <_vfiprintf_r+0x25c>
 800eb36:	7821      	ldrb	r1, [r4, #0]
 800eb38:	2203      	movs	r2, #3
 800eb3a:	4650      	mov	r0, sl
 800eb3c:	f7f1 fb78 	bl	8000230 <memchr>
 800eb40:	b140      	cbz	r0, 800eb54 <_vfiprintf_r+0x198>
 800eb42:	2340      	movs	r3, #64	; 0x40
 800eb44:	eba0 000a 	sub.w	r0, r0, sl
 800eb48:	fa03 f000 	lsl.w	r0, r3, r0
 800eb4c:	9b04      	ldr	r3, [sp, #16]
 800eb4e:	4303      	orrs	r3, r0
 800eb50:	3401      	adds	r4, #1
 800eb52:	9304      	str	r3, [sp, #16]
 800eb54:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb58:	482c      	ldr	r0, [pc, #176]	; (800ec0c <_vfiprintf_r+0x250>)
 800eb5a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eb5e:	2206      	movs	r2, #6
 800eb60:	f7f1 fb66 	bl	8000230 <memchr>
 800eb64:	2800      	cmp	r0, #0
 800eb66:	d03f      	beq.n	800ebe8 <_vfiprintf_r+0x22c>
 800eb68:	4b29      	ldr	r3, [pc, #164]	; (800ec10 <_vfiprintf_r+0x254>)
 800eb6a:	bb1b      	cbnz	r3, 800ebb4 <_vfiprintf_r+0x1f8>
 800eb6c:	9b03      	ldr	r3, [sp, #12]
 800eb6e:	3307      	adds	r3, #7
 800eb70:	f023 0307 	bic.w	r3, r3, #7
 800eb74:	3308      	adds	r3, #8
 800eb76:	9303      	str	r3, [sp, #12]
 800eb78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb7a:	443b      	add	r3, r7
 800eb7c:	9309      	str	r3, [sp, #36]	; 0x24
 800eb7e:	e767      	b.n	800ea50 <_vfiprintf_r+0x94>
 800eb80:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb84:	460c      	mov	r4, r1
 800eb86:	2001      	movs	r0, #1
 800eb88:	e7a5      	b.n	800ead6 <_vfiprintf_r+0x11a>
 800eb8a:	2300      	movs	r3, #0
 800eb8c:	3401      	adds	r4, #1
 800eb8e:	9305      	str	r3, [sp, #20]
 800eb90:	4619      	mov	r1, r3
 800eb92:	f04f 0c0a 	mov.w	ip, #10
 800eb96:	4620      	mov	r0, r4
 800eb98:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb9c:	3a30      	subs	r2, #48	; 0x30
 800eb9e:	2a09      	cmp	r2, #9
 800eba0:	d903      	bls.n	800ebaa <_vfiprintf_r+0x1ee>
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d0c5      	beq.n	800eb32 <_vfiprintf_r+0x176>
 800eba6:	9105      	str	r1, [sp, #20]
 800eba8:	e7c3      	b.n	800eb32 <_vfiprintf_r+0x176>
 800ebaa:	fb0c 2101 	mla	r1, ip, r1, r2
 800ebae:	4604      	mov	r4, r0
 800ebb0:	2301      	movs	r3, #1
 800ebb2:	e7f0      	b.n	800eb96 <_vfiprintf_r+0x1da>
 800ebb4:	ab03      	add	r3, sp, #12
 800ebb6:	9300      	str	r3, [sp, #0]
 800ebb8:	462a      	mov	r2, r5
 800ebba:	4b16      	ldr	r3, [pc, #88]	; (800ec14 <_vfiprintf_r+0x258>)
 800ebbc:	a904      	add	r1, sp, #16
 800ebbe:	4630      	mov	r0, r6
 800ebc0:	f7fc f8ba 	bl	800ad38 <_printf_float>
 800ebc4:	4607      	mov	r7, r0
 800ebc6:	1c78      	adds	r0, r7, #1
 800ebc8:	d1d6      	bne.n	800eb78 <_vfiprintf_r+0x1bc>
 800ebca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ebcc:	07d9      	lsls	r1, r3, #31
 800ebce:	d405      	bmi.n	800ebdc <_vfiprintf_r+0x220>
 800ebd0:	89ab      	ldrh	r3, [r5, #12]
 800ebd2:	059a      	lsls	r2, r3, #22
 800ebd4:	d402      	bmi.n	800ebdc <_vfiprintf_r+0x220>
 800ebd6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ebd8:	f7ff f866 	bl	800dca8 <__retarget_lock_release_recursive>
 800ebdc:	89ab      	ldrh	r3, [r5, #12]
 800ebde:	065b      	lsls	r3, r3, #25
 800ebe0:	f53f af12 	bmi.w	800ea08 <_vfiprintf_r+0x4c>
 800ebe4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ebe6:	e711      	b.n	800ea0c <_vfiprintf_r+0x50>
 800ebe8:	ab03      	add	r3, sp, #12
 800ebea:	9300      	str	r3, [sp, #0]
 800ebec:	462a      	mov	r2, r5
 800ebee:	4b09      	ldr	r3, [pc, #36]	; (800ec14 <_vfiprintf_r+0x258>)
 800ebf0:	a904      	add	r1, sp, #16
 800ebf2:	4630      	mov	r0, r6
 800ebf4:	f7fc fb44 	bl	800b280 <_printf_i>
 800ebf8:	e7e4      	b.n	800ebc4 <_vfiprintf_r+0x208>
 800ebfa:	bf00      	nop
 800ebfc:	08010274 	.word	0x08010274
 800ec00:	08010294 	.word	0x08010294
 800ec04:	08010254 	.word	0x08010254
 800ec08:	0801048c 	.word	0x0801048c
 800ec0c:	08010496 	.word	0x08010496
 800ec10:	0800ad39 	.word	0x0800ad39
 800ec14:	0800e997 	.word	0x0800e997
 800ec18:	08010492 	.word	0x08010492
 800ec1c:	00000000 	.word	0x00000000

0800ec20 <nan>:
 800ec20:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ec28 <nan+0x8>
 800ec24:	4770      	bx	lr
 800ec26:	bf00      	nop
 800ec28:	00000000 	.word	0x00000000
 800ec2c:	7ff80000 	.word	0x7ff80000

0800ec30 <__sread>:
 800ec30:	b510      	push	{r4, lr}
 800ec32:	460c      	mov	r4, r1
 800ec34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec38:	f000 faf6 	bl	800f228 <_read_r>
 800ec3c:	2800      	cmp	r0, #0
 800ec3e:	bfab      	itete	ge
 800ec40:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ec42:	89a3      	ldrhlt	r3, [r4, #12]
 800ec44:	181b      	addge	r3, r3, r0
 800ec46:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ec4a:	bfac      	ite	ge
 800ec4c:	6563      	strge	r3, [r4, #84]	; 0x54
 800ec4e:	81a3      	strhlt	r3, [r4, #12]
 800ec50:	bd10      	pop	{r4, pc}

0800ec52 <__swrite>:
 800ec52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec56:	461f      	mov	r7, r3
 800ec58:	898b      	ldrh	r3, [r1, #12]
 800ec5a:	05db      	lsls	r3, r3, #23
 800ec5c:	4605      	mov	r5, r0
 800ec5e:	460c      	mov	r4, r1
 800ec60:	4616      	mov	r6, r2
 800ec62:	d505      	bpl.n	800ec70 <__swrite+0x1e>
 800ec64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec68:	2302      	movs	r3, #2
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	f000 fa1a 	bl	800f0a4 <_lseek_r>
 800ec70:	89a3      	ldrh	r3, [r4, #12]
 800ec72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec76:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ec7a:	81a3      	strh	r3, [r4, #12]
 800ec7c:	4632      	mov	r2, r6
 800ec7e:	463b      	mov	r3, r7
 800ec80:	4628      	mov	r0, r5
 800ec82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ec86:	f000 b88b 	b.w	800eda0 <_write_r>

0800ec8a <__sseek>:
 800ec8a:	b510      	push	{r4, lr}
 800ec8c:	460c      	mov	r4, r1
 800ec8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec92:	f000 fa07 	bl	800f0a4 <_lseek_r>
 800ec96:	1c43      	adds	r3, r0, #1
 800ec98:	89a3      	ldrh	r3, [r4, #12]
 800ec9a:	bf15      	itete	ne
 800ec9c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ec9e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eca2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eca6:	81a3      	strheq	r3, [r4, #12]
 800eca8:	bf18      	it	ne
 800ecaa:	81a3      	strhne	r3, [r4, #12]
 800ecac:	bd10      	pop	{r4, pc}

0800ecae <__sclose>:
 800ecae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecb2:	f000 b913 	b.w	800eedc <_close_r>

0800ecb6 <strncmp>:
 800ecb6:	b510      	push	{r4, lr}
 800ecb8:	b17a      	cbz	r2, 800ecda <strncmp+0x24>
 800ecba:	4603      	mov	r3, r0
 800ecbc:	3901      	subs	r1, #1
 800ecbe:	1884      	adds	r4, r0, r2
 800ecc0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ecc4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800ecc8:	4290      	cmp	r0, r2
 800ecca:	d101      	bne.n	800ecd0 <strncmp+0x1a>
 800eccc:	42a3      	cmp	r3, r4
 800ecce:	d101      	bne.n	800ecd4 <strncmp+0x1e>
 800ecd0:	1a80      	subs	r0, r0, r2
 800ecd2:	bd10      	pop	{r4, pc}
 800ecd4:	2800      	cmp	r0, #0
 800ecd6:	d1f3      	bne.n	800ecc0 <strncmp+0xa>
 800ecd8:	e7fa      	b.n	800ecd0 <strncmp+0x1a>
 800ecda:	4610      	mov	r0, r2
 800ecdc:	e7f9      	b.n	800ecd2 <strncmp+0x1c>
	...

0800ece0 <__swbuf_r>:
 800ece0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ece2:	460e      	mov	r6, r1
 800ece4:	4614      	mov	r4, r2
 800ece6:	4605      	mov	r5, r0
 800ece8:	b118      	cbz	r0, 800ecf2 <__swbuf_r+0x12>
 800ecea:	6983      	ldr	r3, [r0, #24]
 800ecec:	b90b      	cbnz	r3, 800ecf2 <__swbuf_r+0x12>
 800ecee:	f7fe fbc9 	bl	800d484 <__sinit>
 800ecf2:	4b21      	ldr	r3, [pc, #132]	; (800ed78 <__swbuf_r+0x98>)
 800ecf4:	429c      	cmp	r4, r3
 800ecf6:	d12b      	bne.n	800ed50 <__swbuf_r+0x70>
 800ecf8:	686c      	ldr	r4, [r5, #4]
 800ecfa:	69a3      	ldr	r3, [r4, #24]
 800ecfc:	60a3      	str	r3, [r4, #8]
 800ecfe:	89a3      	ldrh	r3, [r4, #12]
 800ed00:	071a      	lsls	r2, r3, #28
 800ed02:	d52f      	bpl.n	800ed64 <__swbuf_r+0x84>
 800ed04:	6923      	ldr	r3, [r4, #16]
 800ed06:	b36b      	cbz	r3, 800ed64 <__swbuf_r+0x84>
 800ed08:	6923      	ldr	r3, [r4, #16]
 800ed0a:	6820      	ldr	r0, [r4, #0]
 800ed0c:	1ac0      	subs	r0, r0, r3
 800ed0e:	6963      	ldr	r3, [r4, #20]
 800ed10:	b2f6      	uxtb	r6, r6
 800ed12:	4283      	cmp	r3, r0
 800ed14:	4637      	mov	r7, r6
 800ed16:	dc04      	bgt.n	800ed22 <__swbuf_r+0x42>
 800ed18:	4621      	mov	r1, r4
 800ed1a:	4628      	mov	r0, r5
 800ed1c:	f000 f974 	bl	800f008 <_fflush_r>
 800ed20:	bb30      	cbnz	r0, 800ed70 <__swbuf_r+0x90>
 800ed22:	68a3      	ldr	r3, [r4, #8]
 800ed24:	3b01      	subs	r3, #1
 800ed26:	60a3      	str	r3, [r4, #8]
 800ed28:	6823      	ldr	r3, [r4, #0]
 800ed2a:	1c5a      	adds	r2, r3, #1
 800ed2c:	6022      	str	r2, [r4, #0]
 800ed2e:	701e      	strb	r6, [r3, #0]
 800ed30:	6963      	ldr	r3, [r4, #20]
 800ed32:	3001      	adds	r0, #1
 800ed34:	4283      	cmp	r3, r0
 800ed36:	d004      	beq.n	800ed42 <__swbuf_r+0x62>
 800ed38:	89a3      	ldrh	r3, [r4, #12]
 800ed3a:	07db      	lsls	r3, r3, #31
 800ed3c:	d506      	bpl.n	800ed4c <__swbuf_r+0x6c>
 800ed3e:	2e0a      	cmp	r6, #10
 800ed40:	d104      	bne.n	800ed4c <__swbuf_r+0x6c>
 800ed42:	4621      	mov	r1, r4
 800ed44:	4628      	mov	r0, r5
 800ed46:	f000 f95f 	bl	800f008 <_fflush_r>
 800ed4a:	b988      	cbnz	r0, 800ed70 <__swbuf_r+0x90>
 800ed4c:	4638      	mov	r0, r7
 800ed4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed50:	4b0a      	ldr	r3, [pc, #40]	; (800ed7c <__swbuf_r+0x9c>)
 800ed52:	429c      	cmp	r4, r3
 800ed54:	d101      	bne.n	800ed5a <__swbuf_r+0x7a>
 800ed56:	68ac      	ldr	r4, [r5, #8]
 800ed58:	e7cf      	b.n	800ecfa <__swbuf_r+0x1a>
 800ed5a:	4b09      	ldr	r3, [pc, #36]	; (800ed80 <__swbuf_r+0xa0>)
 800ed5c:	429c      	cmp	r4, r3
 800ed5e:	bf08      	it	eq
 800ed60:	68ec      	ldreq	r4, [r5, #12]
 800ed62:	e7ca      	b.n	800ecfa <__swbuf_r+0x1a>
 800ed64:	4621      	mov	r1, r4
 800ed66:	4628      	mov	r0, r5
 800ed68:	f000 f82c 	bl	800edc4 <__swsetup_r>
 800ed6c:	2800      	cmp	r0, #0
 800ed6e:	d0cb      	beq.n	800ed08 <__swbuf_r+0x28>
 800ed70:	f04f 37ff 	mov.w	r7, #4294967295
 800ed74:	e7ea      	b.n	800ed4c <__swbuf_r+0x6c>
 800ed76:	bf00      	nop
 800ed78:	08010274 	.word	0x08010274
 800ed7c:	08010294 	.word	0x08010294
 800ed80:	08010254 	.word	0x08010254

0800ed84 <__ascii_wctomb>:
 800ed84:	b149      	cbz	r1, 800ed9a <__ascii_wctomb+0x16>
 800ed86:	2aff      	cmp	r2, #255	; 0xff
 800ed88:	bf85      	ittet	hi
 800ed8a:	238a      	movhi	r3, #138	; 0x8a
 800ed8c:	6003      	strhi	r3, [r0, #0]
 800ed8e:	700a      	strbls	r2, [r1, #0]
 800ed90:	f04f 30ff 	movhi.w	r0, #4294967295
 800ed94:	bf98      	it	ls
 800ed96:	2001      	movls	r0, #1
 800ed98:	4770      	bx	lr
 800ed9a:	4608      	mov	r0, r1
 800ed9c:	4770      	bx	lr
	...

0800eda0 <_write_r>:
 800eda0:	b538      	push	{r3, r4, r5, lr}
 800eda2:	4d07      	ldr	r5, [pc, #28]	; (800edc0 <_write_r+0x20>)
 800eda4:	4604      	mov	r4, r0
 800eda6:	4608      	mov	r0, r1
 800eda8:	4611      	mov	r1, r2
 800edaa:	2200      	movs	r2, #0
 800edac:	602a      	str	r2, [r5, #0]
 800edae:	461a      	mov	r2, r3
 800edb0:	f7f3 fa76 	bl	80022a0 <_write>
 800edb4:	1c43      	adds	r3, r0, #1
 800edb6:	d102      	bne.n	800edbe <_write_r+0x1e>
 800edb8:	682b      	ldr	r3, [r5, #0]
 800edba:	b103      	cbz	r3, 800edbe <_write_r+0x1e>
 800edbc:	6023      	str	r3, [r4, #0]
 800edbe:	bd38      	pop	{r3, r4, r5, pc}
 800edc0:	200026e0 	.word	0x200026e0

0800edc4 <__swsetup_r>:
 800edc4:	4b32      	ldr	r3, [pc, #200]	; (800ee90 <__swsetup_r+0xcc>)
 800edc6:	b570      	push	{r4, r5, r6, lr}
 800edc8:	681d      	ldr	r5, [r3, #0]
 800edca:	4606      	mov	r6, r0
 800edcc:	460c      	mov	r4, r1
 800edce:	b125      	cbz	r5, 800edda <__swsetup_r+0x16>
 800edd0:	69ab      	ldr	r3, [r5, #24]
 800edd2:	b913      	cbnz	r3, 800edda <__swsetup_r+0x16>
 800edd4:	4628      	mov	r0, r5
 800edd6:	f7fe fb55 	bl	800d484 <__sinit>
 800edda:	4b2e      	ldr	r3, [pc, #184]	; (800ee94 <__swsetup_r+0xd0>)
 800eddc:	429c      	cmp	r4, r3
 800edde:	d10f      	bne.n	800ee00 <__swsetup_r+0x3c>
 800ede0:	686c      	ldr	r4, [r5, #4]
 800ede2:	89a3      	ldrh	r3, [r4, #12]
 800ede4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ede8:	0719      	lsls	r1, r3, #28
 800edea:	d42c      	bmi.n	800ee46 <__swsetup_r+0x82>
 800edec:	06dd      	lsls	r5, r3, #27
 800edee:	d411      	bmi.n	800ee14 <__swsetup_r+0x50>
 800edf0:	2309      	movs	r3, #9
 800edf2:	6033      	str	r3, [r6, #0]
 800edf4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800edf8:	81a3      	strh	r3, [r4, #12]
 800edfa:	f04f 30ff 	mov.w	r0, #4294967295
 800edfe:	e03e      	b.n	800ee7e <__swsetup_r+0xba>
 800ee00:	4b25      	ldr	r3, [pc, #148]	; (800ee98 <__swsetup_r+0xd4>)
 800ee02:	429c      	cmp	r4, r3
 800ee04:	d101      	bne.n	800ee0a <__swsetup_r+0x46>
 800ee06:	68ac      	ldr	r4, [r5, #8]
 800ee08:	e7eb      	b.n	800ede2 <__swsetup_r+0x1e>
 800ee0a:	4b24      	ldr	r3, [pc, #144]	; (800ee9c <__swsetup_r+0xd8>)
 800ee0c:	429c      	cmp	r4, r3
 800ee0e:	bf08      	it	eq
 800ee10:	68ec      	ldreq	r4, [r5, #12]
 800ee12:	e7e6      	b.n	800ede2 <__swsetup_r+0x1e>
 800ee14:	0758      	lsls	r0, r3, #29
 800ee16:	d512      	bpl.n	800ee3e <__swsetup_r+0x7a>
 800ee18:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ee1a:	b141      	cbz	r1, 800ee2e <__swsetup_r+0x6a>
 800ee1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ee20:	4299      	cmp	r1, r3
 800ee22:	d002      	beq.n	800ee2a <__swsetup_r+0x66>
 800ee24:	4630      	mov	r0, r6
 800ee26:	f7fb fe07 	bl	800aa38 <_free_r>
 800ee2a:	2300      	movs	r3, #0
 800ee2c:	6363      	str	r3, [r4, #52]	; 0x34
 800ee2e:	89a3      	ldrh	r3, [r4, #12]
 800ee30:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ee34:	81a3      	strh	r3, [r4, #12]
 800ee36:	2300      	movs	r3, #0
 800ee38:	6063      	str	r3, [r4, #4]
 800ee3a:	6923      	ldr	r3, [r4, #16]
 800ee3c:	6023      	str	r3, [r4, #0]
 800ee3e:	89a3      	ldrh	r3, [r4, #12]
 800ee40:	f043 0308 	orr.w	r3, r3, #8
 800ee44:	81a3      	strh	r3, [r4, #12]
 800ee46:	6923      	ldr	r3, [r4, #16]
 800ee48:	b94b      	cbnz	r3, 800ee5e <__swsetup_r+0x9a>
 800ee4a:	89a3      	ldrh	r3, [r4, #12]
 800ee4c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ee50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ee54:	d003      	beq.n	800ee5e <__swsetup_r+0x9a>
 800ee56:	4621      	mov	r1, r4
 800ee58:	4630      	mov	r0, r6
 800ee5a:	f000 f95b 	bl	800f114 <__smakebuf_r>
 800ee5e:	89a0      	ldrh	r0, [r4, #12]
 800ee60:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ee64:	f010 0301 	ands.w	r3, r0, #1
 800ee68:	d00a      	beq.n	800ee80 <__swsetup_r+0xbc>
 800ee6a:	2300      	movs	r3, #0
 800ee6c:	60a3      	str	r3, [r4, #8]
 800ee6e:	6963      	ldr	r3, [r4, #20]
 800ee70:	425b      	negs	r3, r3
 800ee72:	61a3      	str	r3, [r4, #24]
 800ee74:	6923      	ldr	r3, [r4, #16]
 800ee76:	b943      	cbnz	r3, 800ee8a <__swsetup_r+0xc6>
 800ee78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ee7c:	d1ba      	bne.n	800edf4 <__swsetup_r+0x30>
 800ee7e:	bd70      	pop	{r4, r5, r6, pc}
 800ee80:	0781      	lsls	r1, r0, #30
 800ee82:	bf58      	it	pl
 800ee84:	6963      	ldrpl	r3, [r4, #20]
 800ee86:	60a3      	str	r3, [r4, #8]
 800ee88:	e7f4      	b.n	800ee74 <__swsetup_r+0xb0>
 800ee8a:	2000      	movs	r0, #0
 800ee8c:	e7f7      	b.n	800ee7e <__swsetup_r+0xba>
 800ee8e:	bf00      	nop
 800ee90:	20000184 	.word	0x20000184
 800ee94:	08010274 	.word	0x08010274
 800ee98:	08010294 	.word	0x08010294
 800ee9c:	08010254 	.word	0x08010254

0800eea0 <__assert_func>:
 800eea0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eea2:	4614      	mov	r4, r2
 800eea4:	461a      	mov	r2, r3
 800eea6:	4b09      	ldr	r3, [pc, #36]	; (800eecc <__assert_func+0x2c>)
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	4605      	mov	r5, r0
 800eeac:	68d8      	ldr	r0, [r3, #12]
 800eeae:	b14c      	cbz	r4, 800eec4 <__assert_func+0x24>
 800eeb0:	4b07      	ldr	r3, [pc, #28]	; (800eed0 <__assert_func+0x30>)
 800eeb2:	9100      	str	r1, [sp, #0]
 800eeb4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eeb8:	4906      	ldr	r1, [pc, #24]	; (800eed4 <__assert_func+0x34>)
 800eeba:	462b      	mov	r3, r5
 800eebc:	f000 f8e0 	bl	800f080 <fiprintf>
 800eec0:	f000 f9c4 	bl	800f24c <abort>
 800eec4:	4b04      	ldr	r3, [pc, #16]	; (800eed8 <__assert_func+0x38>)
 800eec6:	461c      	mov	r4, r3
 800eec8:	e7f3      	b.n	800eeb2 <__assert_func+0x12>
 800eeca:	bf00      	nop
 800eecc:	20000184 	.word	0x20000184
 800eed0:	0801049d 	.word	0x0801049d
 800eed4:	080104aa 	.word	0x080104aa
 800eed8:	080104d8 	.word	0x080104d8

0800eedc <_close_r>:
 800eedc:	b538      	push	{r3, r4, r5, lr}
 800eede:	4d06      	ldr	r5, [pc, #24]	; (800eef8 <_close_r+0x1c>)
 800eee0:	2300      	movs	r3, #0
 800eee2:	4604      	mov	r4, r0
 800eee4:	4608      	mov	r0, r1
 800eee6:	602b      	str	r3, [r5, #0]
 800eee8:	f7f3 f9e8 	bl	80022bc <_close>
 800eeec:	1c43      	adds	r3, r0, #1
 800eeee:	d102      	bne.n	800eef6 <_close_r+0x1a>
 800eef0:	682b      	ldr	r3, [r5, #0]
 800eef2:	b103      	cbz	r3, 800eef6 <_close_r+0x1a>
 800eef4:	6023      	str	r3, [r4, #0]
 800eef6:	bd38      	pop	{r3, r4, r5, pc}
 800eef8:	200026e0 	.word	0x200026e0

0800eefc <__sflush_r>:
 800eefc:	898a      	ldrh	r2, [r1, #12]
 800eefe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef02:	4605      	mov	r5, r0
 800ef04:	0710      	lsls	r0, r2, #28
 800ef06:	460c      	mov	r4, r1
 800ef08:	d458      	bmi.n	800efbc <__sflush_r+0xc0>
 800ef0a:	684b      	ldr	r3, [r1, #4]
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	dc05      	bgt.n	800ef1c <__sflush_r+0x20>
 800ef10:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	dc02      	bgt.n	800ef1c <__sflush_r+0x20>
 800ef16:	2000      	movs	r0, #0
 800ef18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ef1e:	2e00      	cmp	r6, #0
 800ef20:	d0f9      	beq.n	800ef16 <__sflush_r+0x1a>
 800ef22:	2300      	movs	r3, #0
 800ef24:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ef28:	682f      	ldr	r7, [r5, #0]
 800ef2a:	602b      	str	r3, [r5, #0]
 800ef2c:	d032      	beq.n	800ef94 <__sflush_r+0x98>
 800ef2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ef30:	89a3      	ldrh	r3, [r4, #12]
 800ef32:	075a      	lsls	r2, r3, #29
 800ef34:	d505      	bpl.n	800ef42 <__sflush_r+0x46>
 800ef36:	6863      	ldr	r3, [r4, #4]
 800ef38:	1ac0      	subs	r0, r0, r3
 800ef3a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ef3c:	b10b      	cbz	r3, 800ef42 <__sflush_r+0x46>
 800ef3e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ef40:	1ac0      	subs	r0, r0, r3
 800ef42:	2300      	movs	r3, #0
 800ef44:	4602      	mov	r2, r0
 800ef46:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ef48:	6a21      	ldr	r1, [r4, #32]
 800ef4a:	4628      	mov	r0, r5
 800ef4c:	47b0      	blx	r6
 800ef4e:	1c43      	adds	r3, r0, #1
 800ef50:	89a3      	ldrh	r3, [r4, #12]
 800ef52:	d106      	bne.n	800ef62 <__sflush_r+0x66>
 800ef54:	6829      	ldr	r1, [r5, #0]
 800ef56:	291d      	cmp	r1, #29
 800ef58:	d82c      	bhi.n	800efb4 <__sflush_r+0xb8>
 800ef5a:	4a2a      	ldr	r2, [pc, #168]	; (800f004 <__sflush_r+0x108>)
 800ef5c:	40ca      	lsrs	r2, r1
 800ef5e:	07d6      	lsls	r6, r2, #31
 800ef60:	d528      	bpl.n	800efb4 <__sflush_r+0xb8>
 800ef62:	2200      	movs	r2, #0
 800ef64:	6062      	str	r2, [r4, #4]
 800ef66:	04d9      	lsls	r1, r3, #19
 800ef68:	6922      	ldr	r2, [r4, #16]
 800ef6a:	6022      	str	r2, [r4, #0]
 800ef6c:	d504      	bpl.n	800ef78 <__sflush_r+0x7c>
 800ef6e:	1c42      	adds	r2, r0, #1
 800ef70:	d101      	bne.n	800ef76 <__sflush_r+0x7a>
 800ef72:	682b      	ldr	r3, [r5, #0]
 800ef74:	b903      	cbnz	r3, 800ef78 <__sflush_r+0x7c>
 800ef76:	6560      	str	r0, [r4, #84]	; 0x54
 800ef78:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ef7a:	602f      	str	r7, [r5, #0]
 800ef7c:	2900      	cmp	r1, #0
 800ef7e:	d0ca      	beq.n	800ef16 <__sflush_r+0x1a>
 800ef80:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ef84:	4299      	cmp	r1, r3
 800ef86:	d002      	beq.n	800ef8e <__sflush_r+0x92>
 800ef88:	4628      	mov	r0, r5
 800ef8a:	f7fb fd55 	bl	800aa38 <_free_r>
 800ef8e:	2000      	movs	r0, #0
 800ef90:	6360      	str	r0, [r4, #52]	; 0x34
 800ef92:	e7c1      	b.n	800ef18 <__sflush_r+0x1c>
 800ef94:	6a21      	ldr	r1, [r4, #32]
 800ef96:	2301      	movs	r3, #1
 800ef98:	4628      	mov	r0, r5
 800ef9a:	47b0      	blx	r6
 800ef9c:	1c41      	adds	r1, r0, #1
 800ef9e:	d1c7      	bne.n	800ef30 <__sflush_r+0x34>
 800efa0:	682b      	ldr	r3, [r5, #0]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d0c4      	beq.n	800ef30 <__sflush_r+0x34>
 800efa6:	2b1d      	cmp	r3, #29
 800efa8:	d001      	beq.n	800efae <__sflush_r+0xb2>
 800efaa:	2b16      	cmp	r3, #22
 800efac:	d101      	bne.n	800efb2 <__sflush_r+0xb6>
 800efae:	602f      	str	r7, [r5, #0]
 800efb0:	e7b1      	b.n	800ef16 <__sflush_r+0x1a>
 800efb2:	89a3      	ldrh	r3, [r4, #12]
 800efb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800efb8:	81a3      	strh	r3, [r4, #12]
 800efba:	e7ad      	b.n	800ef18 <__sflush_r+0x1c>
 800efbc:	690f      	ldr	r7, [r1, #16]
 800efbe:	2f00      	cmp	r7, #0
 800efc0:	d0a9      	beq.n	800ef16 <__sflush_r+0x1a>
 800efc2:	0793      	lsls	r3, r2, #30
 800efc4:	680e      	ldr	r6, [r1, #0]
 800efc6:	bf08      	it	eq
 800efc8:	694b      	ldreq	r3, [r1, #20]
 800efca:	600f      	str	r7, [r1, #0]
 800efcc:	bf18      	it	ne
 800efce:	2300      	movne	r3, #0
 800efd0:	eba6 0807 	sub.w	r8, r6, r7
 800efd4:	608b      	str	r3, [r1, #8]
 800efd6:	f1b8 0f00 	cmp.w	r8, #0
 800efda:	dd9c      	ble.n	800ef16 <__sflush_r+0x1a>
 800efdc:	6a21      	ldr	r1, [r4, #32]
 800efde:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800efe0:	4643      	mov	r3, r8
 800efe2:	463a      	mov	r2, r7
 800efe4:	4628      	mov	r0, r5
 800efe6:	47b0      	blx	r6
 800efe8:	2800      	cmp	r0, #0
 800efea:	dc06      	bgt.n	800effa <__sflush_r+0xfe>
 800efec:	89a3      	ldrh	r3, [r4, #12]
 800efee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eff2:	81a3      	strh	r3, [r4, #12]
 800eff4:	f04f 30ff 	mov.w	r0, #4294967295
 800eff8:	e78e      	b.n	800ef18 <__sflush_r+0x1c>
 800effa:	4407      	add	r7, r0
 800effc:	eba8 0800 	sub.w	r8, r8, r0
 800f000:	e7e9      	b.n	800efd6 <__sflush_r+0xda>
 800f002:	bf00      	nop
 800f004:	20400001 	.word	0x20400001

0800f008 <_fflush_r>:
 800f008:	b538      	push	{r3, r4, r5, lr}
 800f00a:	690b      	ldr	r3, [r1, #16]
 800f00c:	4605      	mov	r5, r0
 800f00e:	460c      	mov	r4, r1
 800f010:	b913      	cbnz	r3, 800f018 <_fflush_r+0x10>
 800f012:	2500      	movs	r5, #0
 800f014:	4628      	mov	r0, r5
 800f016:	bd38      	pop	{r3, r4, r5, pc}
 800f018:	b118      	cbz	r0, 800f022 <_fflush_r+0x1a>
 800f01a:	6983      	ldr	r3, [r0, #24]
 800f01c:	b90b      	cbnz	r3, 800f022 <_fflush_r+0x1a>
 800f01e:	f7fe fa31 	bl	800d484 <__sinit>
 800f022:	4b14      	ldr	r3, [pc, #80]	; (800f074 <_fflush_r+0x6c>)
 800f024:	429c      	cmp	r4, r3
 800f026:	d11b      	bne.n	800f060 <_fflush_r+0x58>
 800f028:	686c      	ldr	r4, [r5, #4]
 800f02a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d0ef      	beq.n	800f012 <_fflush_r+0xa>
 800f032:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f034:	07d0      	lsls	r0, r2, #31
 800f036:	d404      	bmi.n	800f042 <_fflush_r+0x3a>
 800f038:	0599      	lsls	r1, r3, #22
 800f03a:	d402      	bmi.n	800f042 <_fflush_r+0x3a>
 800f03c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f03e:	f7fe fe32 	bl	800dca6 <__retarget_lock_acquire_recursive>
 800f042:	4628      	mov	r0, r5
 800f044:	4621      	mov	r1, r4
 800f046:	f7ff ff59 	bl	800eefc <__sflush_r>
 800f04a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f04c:	07da      	lsls	r2, r3, #31
 800f04e:	4605      	mov	r5, r0
 800f050:	d4e0      	bmi.n	800f014 <_fflush_r+0xc>
 800f052:	89a3      	ldrh	r3, [r4, #12]
 800f054:	059b      	lsls	r3, r3, #22
 800f056:	d4dd      	bmi.n	800f014 <_fflush_r+0xc>
 800f058:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f05a:	f7fe fe25 	bl	800dca8 <__retarget_lock_release_recursive>
 800f05e:	e7d9      	b.n	800f014 <_fflush_r+0xc>
 800f060:	4b05      	ldr	r3, [pc, #20]	; (800f078 <_fflush_r+0x70>)
 800f062:	429c      	cmp	r4, r3
 800f064:	d101      	bne.n	800f06a <_fflush_r+0x62>
 800f066:	68ac      	ldr	r4, [r5, #8]
 800f068:	e7df      	b.n	800f02a <_fflush_r+0x22>
 800f06a:	4b04      	ldr	r3, [pc, #16]	; (800f07c <_fflush_r+0x74>)
 800f06c:	429c      	cmp	r4, r3
 800f06e:	bf08      	it	eq
 800f070:	68ec      	ldreq	r4, [r5, #12]
 800f072:	e7da      	b.n	800f02a <_fflush_r+0x22>
 800f074:	08010274 	.word	0x08010274
 800f078:	08010294 	.word	0x08010294
 800f07c:	08010254 	.word	0x08010254

0800f080 <fiprintf>:
 800f080:	b40e      	push	{r1, r2, r3}
 800f082:	b503      	push	{r0, r1, lr}
 800f084:	4601      	mov	r1, r0
 800f086:	ab03      	add	r3, sp, #12
 800f088:	4805      	ldr	r0, [pc, #20]	; (800f0a0 <fiprintf+0x20>)
 800f08a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f08e:	6800      	ldr	r0, [r0, #0]
 800f090:	9301      	str	r3, [sp, #4]
 800f092:	f7ff fc93 	bl	800e9bc <_vfiprintf_r>
 800f096:	b002      	add	sp, #8
 800f098:	f85d eb04 	ldr.w	lr, [sp], #4
 800f09c:	b003      	add	sp, #12
 800f09e:	4770      	bx	lr
 800f0a0:	20000184 	.word	0x20000184

0800f0a4 <_lseek_r>:
 800f0a4:	b538      	push	{r3, r4, r5, lr}
 800f0a6:	4d07      	ldr	r5, [pc, #28]	; (800f0c4 <_lseek_r+0x20>)
 800f0a8:	4604      	mov	r4, r0
 800f0aa:	4608      	mov	r0, r1
 800f0ac:	4611      	mov	r1, r2
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	602a      	str	r2, [r5, #0]
 800f0b2:	461a      	mov	r2, r3
 800f0b4:	f7f3 f90c 	bl	80022d0 <_lseek>
 800f0b8:	1c43      	adds	r3, r0, #1
 800f0ba:	d102      	bne.n	800f0c2 <_lseek_r+0x1e>
 800f0bc:	682b      	ldr	r3, [r5, #0]
 800f0be:	b103      	cbz	r3, 800f0c2 <_lseek_r+0x1e>
 800f0c0:	6023      	str	r3, [r4, #0]
 800f0c2:	bd38      	pop	{r3, r4, r5, pc}
 800f0c4:	200026e0 	.word	0x200026e0

0800f0c8 <__swhatbuf_r>:
 800f0c8:	b570      	push	{r4, r5, r6, lr}
 800f0ca:	460e      	mov	r6, r1
 800f0cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f0d0:	2900      	cmp	r1, #0
 800f0d2:	b096      	sub	sp, #88	; 0x58
 800f0d4:	4614      	mov	r4, r2
 800f0d6:	461d      	mov	r5, r3
 800f0d8:	da08      	bge.n	800f0ec <__swhatbuf_r+0x24>
 800f0da:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f0de:	2200      	movs	r2, #0
 800f0e0:	602a      	str	r2, [r5, #0]
 800f0e2:	061a      	lsls	r2, r3, #24
 800f0e4:	d410      	bmi.n	800f108 <__swhatbuf_r+0x40>
 800f0e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f0ea:	e00e      	b.n	800f10a <__swhatbuf_r+0x42>
 800f0ec:	466a      	mov	r2, sp
 800f0ee:	f000 f8b5 	bl	800f25c <_fstat_r>
 800f0f2:	2800      	cmp	r0, #0
 800f0f4:	dbf1      	blt.n	800f0da <__swhatbuf_r+0x12>
 800f0f6:	9a01      	ldr	r2, [sp, #4]
 800f0f8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f0fc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f100:	425a      	negs	r2, r3
 800f102:	415a      	adcs	r2, r3
 800f104:	602a      	str	r2, [r5, #0]
 800f106:	e7ee      	b.n	800f0e6 <__swhatbuf_r+0x1e>
 800f108:	2340      	movs	r3, #64	; 0x40
 800f10a:	2000      	movs	r0, #0
 800f10c:	6023      	str	r3, [r4, #0]
 800f10e:	b016      	add	sp, #88	; 0x58
 800f110:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f114 <__smakebuf_r>:
 800f114:	898b      	ldrh	r3, [r1, #12]
 800f116:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f118:	079d      	lsls	r5, r3, #30
 800f11a:	4606      	mov	r6, r0
 800f11c:	460c      	mov	r4, r1
 800f11e:	d507      	bpl.n	800f130 <__smakebuf_r+0x1c>
 800f120:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f124:	6023      	str	r3, [r4, #0]
 800f126:	6123      	str	r3, [r4, #16]
 800f128:	2301      	movs	r3, #1
 800f12a:	6163      	str	r3, [r4, #20]
 800f12c:	b002      	add	sp, #8
 800f12e:	bd70      	pop	{r4, r5, r6, pc}
 800f130:	ab01      	add	r3, sp, #4
 800f132:	466a      	mov	r2, sp
 800f134:	f7ff ffc8 	bl	800f0c8 <__swhatbuf_r>
 800f138:	9900      	ldr	r1, [sp, #0]
 800f13a:	4605      	mov	r5, r0
 800f13c:	4630      	mov	r0, r6
 800f13e:	f7fb fce7 	bl	800ab10 <_malloc_r>
 800f142:	b948      	cbnz	r0, 800f158 <__smakebuf_r+0x44>
 800f144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f148:	059a      	lsls	r2, r3, #22
 800f14a:	d4ef      	bmi.n	800f12c <__smakebuf_r+0x18>
 800f14c:	f023 0303 	bic.w	r3, r3, #3
 800f150:	f043 0302 	orr.w	r3, r3, #2
 800f154:	81a3      	strh	r3, [r4, #12]
 800f156:	e7e3      	b.n	800f120 <__smakebuf_r+0xc>
 800f158:	4b0d      	ldr	r3, [pc, #52]	; (800f190 <__smakebuf_r+0x7c>)
 800f15a:	62b3      	str	r3, [r6, #40]	; 0x28
 800f15c:	89a3      	ldrh	r3, [r4, #12]
 800f15e:	6020      	str	r0, [r4, #0]
 800f160:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f164:	81a3      	strh	r3, [r4, #12]
 800f166:	9b00      	ldr	r3, [sp, #0]
 800f168:	6163      	str	r3, [r4, #20]
 800f16a:	9b01      	ldr	r3, [sp, #4]
 800f16c:	6120      	str	r0, [r4, #16]
 800f16e:	b15b      	cbz	r3, 800f188 <__smakebuf_r+0x74>
 800f170:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f174:	4630      	mov	r0, r6
 800f176:	f000 f883 	bl	800f280 <_isatty_r>
 800f17a:	b128      	cbz	r0, 800f188 <__smakebuf_r+0x74>
 800f17c:	89a3      	ldrh	r3, [r4, #12]
 800f17e:	f023 0303 	bic.w	r3, r3, #3
 800f182:	f043 0301 	orr.w	r3, r3, #1
 800f186:	81a3      	strh	r3, [r4, #12]
 800f188:	89a0      	ldrh	r0, [r4, #12]
 800f18a:	4305      	orrs	r5, r0
 800f18c:	81a5      	strh	r5, [r4, #12]
 800f18e:	e7cd      	b.n	800f12c <__smakebuf_r+0x18>
 800f190:	0800d41d 	.word	0x0800d41d

0800f194 <memmove>:
 800f194:	4288      	cmp	r0, r1
 800f196:	b510      	push	{r4, lr}
 800f198:	eb01 0402 	add.w	r4, r1, r2
 800f19c:	d902      	bls.n	800f1a4 <memmove+0x10>
 800f19e:	4284      	cmp	r4, r0
 800f1a0:	4623      	mov	r3, r4
 800f1a2:	d807      	bhi.n	800f1b4 <memmove+0x20>
 800f1a4:	1e43      	subs	r3, r0, #1
 800f1a6:	42a1      	cmp	r1, r4
 800f1a8:	d008      	beq.n	800f1bc <memmove+0x28>
 800f1aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f1ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f1b2:	e7f8      	b.n	800f1a6 <memmove+0x12>
 800f1b4:	4402      	add	r2, r0
 800f1b6:	4601      	mov	r1, r0
 800f1b8:	428a      	cmp	r2, r1
 800f1ba:	d100      	bne.n	800f1be <memmove+0x2a>
 800f1bc:	bd10      	pop	{r4, pc}
 800f1be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f1c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f1c6:	e7f7      	b.n	800f1b8 <memmove+0x24>

0800f1c8 <_realloc_r>:
 800f1c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f1cc:	4680      	mov	r8, r0
 800f1ce:	4614      	mov	r4, r2
 800f1d0:	460e      	mov	r6, r1
 800f1d2:	b921      	cbnz	r1, 800f1de <_realloc_r+0x16>
 800f1d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f1d8:	4611      	mov	r1, r2
 800f1da:	f7fb bc99 	b.w	800ab10 <_malloc_r>
 800f1de:	b92a      	cbnz	r2, 800f1ec <_realloc_r+0x24>
 800f1e0:	f7fb fc2a 	bl	800aa38 <_free_r>
 800f1e4:	4625      	mov	r5, r4
 800f1e6:	4628      	mov	r0, r5
 800f1e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f1ec:	f000 f858 	bl	800f2a0 <_malloc_usable_size_r>
 800f1f0:	4284      	cmp	r4, r0
 800f1f2:	4607      	mov	r7, r0
 800f1f4:	d802      	bhi.n	800f1fc <_realloc_r+0x34>
 800f1f6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f1fa:	d812      	bhi.n	800f222 <_realloc_r+0x5a>
 800f1fc:	4621      	mov	r1, r4
 800f1fe:	4640      	mov	r0, r8
 800f200:	f7fb fc86 	bl	800ab10 <_malloc_r>
 800f204:	4605      	mov	r5, r0
 800f206:	2800      	cmp	r0, #0
 800f208:	d0ed      	beq.n	800f1e6 <_realloc_r+0x1e>
 800f20a:	42bc      	cmp	r4, r7
 800f20c:	4622      	mov	r2, r4
 800f20e:	4631      	mov	r1, r6
 800f210:	bf28      	it	cs
 800f212:	463a      	movcs	r2, r7
 800f214:	f7fe fd5b 	bl	800dcce <memcpy>
 800f218:	4631      	mov	r1, r6
 800f21a:	4640      	mov	r0, r8
 800f21c:	f7fb fc0c 	bl	800aa38 <_free_r>
 800f220:	e7e1      	b.n	800f1e6 <_realloc_r+0x1e>
 800f222:	4635      	mov	r5, r6
 800f224:	e7df      	b.n	800f1e6 <_realloc_r+0x1e>
	...

0800f228 <_read_r>:
 800f228:	b538      	push	{r3, r4, r5, lr}
 800f22a:	4d07      	ldr	r5, [pc, #28]	; (800f248 <_read_r+0x20>)
 800f22c:	4604      	mov	r4, r0
 800f22e:	4608      	mov	r0, r1
 800f230:	4611      	mov	r1, r2
 800f232:	2200      	movs	r2, #0
 800f234:	602a      	str	r2, [r5, #0]
 800f236:	461a      	mov	r2, r3
 800f238:	f7f3 f822 	bl	8002280 <_read>
 800f23c:	1c43      	adds	r3, r0, #1
 800f23e:	d102      	bne.n	800f246 <_read_r+0x1e>
 800f240:	682b      	ldr	r3, [r5, #0]
 800f242:	b103      	cbz	r3, 800f246 <_read_r+0x1e>
 800f244:	6023      	str	r3, [r4, #0]
 800f246:	bd38      	pop	{r3, r4, r5, pc}
 800f248:	200026e0 	.word	0x200026e0

0800f24c <abort>:
 800f24c:	b508      	push	{r3, lr}
 800f24e:	2006      	movs	r0, #6
 800f250:	f000 f856 	bl	800f300 <raise>
 800f254:	2001      	movs	r0, #1
 800f256:	f7f3 f80d 	bl	8002274 <_exit>
	...

0800f25c <_fstat_r>:
 800f25c:	b538      	push	{r3, r4, r5, lr}
 800f25e:	4d07      	ldr	r5, [pc, #28]	; (800f27c <_fstat_r+0x20>)
 800f260:	2300      	movs	r3, #0
 800f262:	4604      	mov	r4, r0
 800f264:	4608      	mov	r0, r1
 800f266:	4611      	mov	r1, r2
 800f268:	602b      	str	r3, [r5, #0]
 800f26a:	f7f3 f82a 	bl	80022c2 <_fstat>
 800f26e:	1c43      	adds	r3, r0, #1
 800f270:	d102      	bne.n	800f278 <_fstat_r+0x1c>
 800f272:	682b      	ldr	r3, [r5, #0]
 800f274:	b103      	cbz	r3, 800f278 <_fstat_r+0x1c>
 800f276:	6023      	str	r3, [r4, #0]
 800f278:	bd38      	pop	{r3, r4, r5, pc}
 800f27a:	bf00      	nop
 800f27c:	200026e0 	.word	0x200026e0

0800f280 <_isatty_r>:
 800f280:	b538      	push	{r3, r4, r5, lr}
 800f282:	4d06      	ldr	r5, [pc, #24]	; (800f29c <_isatty_r+0x1c>)
 800f284:	2300      	movs	r3, #0
 800f286:	4604      	mov	r4, r0
 800f288:	4608      	mov	r0, r1
 800f28a:	602b      	str	r3, [r5, #0]
 800f28c:	f7f3 f81e 	bl	80022cc <_isatty>
 800f290:	1c43      	adds	r3, r0, #1
 800f292:	d102      	bne.n	800f29a <_isatty_r+0x1a>
 800f294:	682b      	ldr	r3, [r5, #0]
 800f296:	b103      	cbz	r3, 800f29a <_isatty_r+0x1a>
 800f298:	6023      	str	r3, [r4, #0]
 800f29a:	bd38      	pop	{r3, r4, r5, pc}
 800f29c:	200026e0 	.word	0x200026e0

0800f2a0 <_malloc_usable_size_r>:
 800f2a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f2a4:	1f18      	subs	r0, r3, #4
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	bfbc      	itt	lt
 800f2aa:	580b      	ldrlt	r3, [r1, r0]
 800f2ac:	18c0      	addlt	r0, r0, r3
 800f2ae:	4770      	bx	lr

0800f2b0 <_raise_r>:
 800f2b0:	291f      	cmp	r1, #31
 800f2b2:	b538      	push	{r3, r4, r5, lr}
 800f2b4:	4604      	mov	r4, r0
 800f2b6:	460d      	mov	r5, r1
 800f2b8:	d904      	bls.n	800f2c4 <_raise_r+0x14>
 800f2ba:	2316      	movs	r3, #22
 800f2bc:	6003      	str	r3, [r0, #0]
 800f2be:	f04f 30ff 	mov.w	r0, #4294967295
 800f2c2:	bd38      	pop	{r3, r4, r5, pc}
 800f2c4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f2c6:	b112      	cbz	r2, 800f2ce <_raise_r+0x1e>
 800f2c8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f2cc:	b94b      	cbnz	r3, 800f2e2 <_raise_r+0x32>
 800f2ce:	4620      	mov	r0, r4
 800f2d0:	f000 f830 	bl	800f334 <_getpid_r>
 800f2d4:	462a      	mov	r2, r5
 800f2d6:	4601      	mov	r1, r0
 800f2d8:	4620      	mov	r0, r4
 800f2da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2de:	f000 b817 	b.w	800f310 <_kill_r>
 800f2e2:	2b01      	cmp	r3, #1
 800f2e4:	d00a      	beq.n	800f2fc <_raise_r+0x4c>
 800f2e6:	1c59      	adds	r1, r3, #1
 800f2e8:	d103      	bne.n	800f2f2 <_raise_r+0x42>
 800f2ea:	2316      	movs	r3, #22
 800f2ec:	6003      	str	r3, [r0, #0]
 800f2ee:	2001      	movs	r0, #1
 800f2f0:	e7e7      	b.n	800f2c2 <_raise_r+0x12>
 800f2f2:	2400      	movs	r4, #0
 800f2f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f2f8:	4628      	mov	r0, r5
 800f2fa:	4798      	blx	r3
 800f2fc:	2000      	movs	r0, #0
 800f2fe:	e7e0      	b.n	800f2c2 <_raise_r+0x12>

0800f300 <raise>:
 800f300:	4b02      	ldr	r3, [pc, #8]	; (800f30c <raise+0xc>)
 800f302:	4601      	mov	r1, r0
 800f304:	6818      	ldr	r0, [r3, #0]
 800f306:	f7ff bfd3 	b.w	800f2b0 <_raise_r>
 800f30a:	bf00      	nop
 800f30c:	20000184 	.word	0x20000184

0800f310 <_kill_r>:
 800f310:	b538      	push	{r3, r4, r5, lr}
 800f312:	4d07      	ldr	r5, [pc, #28]	; (800f330 <_kill_r+0x20>)
 800f314:	2300      	movs	r3, #0
 800f316:	4604      	mov	r4, r0
 800f318:	4608      	mov	r0, r1
 800f31a:	4611      	mov	r1, r2
 800f31c:	602b      	str	r3, [r5, #0]
 800f31e:	f7f2 ffa1 	bl	8002264 <_kill>
 800f322:	1c43      	adds	r3, r0, #1
 800f324:	d102      	bne.n	800f32c <_kill_r+0x1c>
 800f326:	682b      	ldr	r3, [r5, #0]
 800f328:	b103      	cbz	r3, 800f32c <_kill_r+0x1c>
 800f32a:	6023      	str	r3, [r4, #0]
 800f32c:	bd38      	pop	{r3, r4, r5, pc}
 800f32e:	bf00      	nop
 800f330:	200026e0 	.word	0x200026e0

0800f334 <_getpid_r>:
 800f334:	f7f2 bf94 	b.w	8002260 <_getpid>

0800f338 <_init>:
 800f338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f33a:	bf00      	nop
 800f33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f33e:	bc08      	pop	{r3}
 800f340:	469e      	mov	lr, r3
 800f342:	4770      	bx	lr

0800f344 <_fini>:
 800f344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f346:	bf00      	nop
 800f348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f34a:	bc08      	pop	{r3}
 800f34c:	469e      	mov	lr, r3
 800f34e:	4770      	bx	lr
