{
    "spec": "Module name: DE1_SoC_QSYS_mm_interconnect_2. Module specification: This module implements a memory-mapped interconnect fabric for a System-on-Chip (SoC) design, facilitating communication between various components. It has input ports for clock and reset signals, address and control signals from the clock crossing IO slow master, and read data from slave components. Output ports include control signals for the master and various slave components. Internal signals handle bus transactions, addressing, and data routing between master and slave interfaces. The module consists of several key components: address routers, command and response demultiplexers, arbiters, and pipeline stages. These components work together to manage address decoding, data routing, and arbitration between multiple master and slave interfaces. The interconnect supports data transfers between different clock domains and handles bus protocols for efficient system integration. The module uses a variety of internal signals to manage communication between different blocks",
    "gpt-message": [
        {
            "role": "system",
            "content": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
        },
        {
            "role": "user",
            "content": "Name of the module and its functionality is as follows: \nModule name: DE1_SoC_QSYS_mm_interconnect_2\n\nExplanation: This module appears to be an interconnect component for a System-on-Chip (SoC) design. It implements a memory-mapped interconnect fabric that connects various components of the system, including masters and slaves. The module handles address decoding, data routing, and arbitration between multiple master and slave interfaces. It includes components like address routers, command and response demultiplexers, arbiters, and pipeline stages to manage communication between different parts of the SoC. The interconnect likely facilitates data transfers between different clock domains and manages bus protocols for efficient system integration."
        },
        {
            "role": "user",
            "content": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code for the DE1_SoC_QSYS_mm_interconnect_2 module, here are the input and output ports along with their explanations:\n\nInput ports:\n- pll_sys_outclk2_clk\n- clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset\n- clock_crossing_io_slow_m0_address\n- clock_crossing_io_slow_m0_burstcount\n- clock_crossing_io_slow_m0_byteenable\n- clock_crossing_io_slow_m0_read\n- clock_crossing_io_slow_m0_write\n- clock_crossing_io_slow_m0_writedata\n- clock_crossing_io_slow_m0_debugaccess\n- i2c_scl_s1_readdata\n- i2c_sda_s1_readdata\n- sysid_control_slave_readdata\n- td_reset_n_s1_readdata\n- td_status_s1_readdata\n- timer_s1_readdata\n\nExplanation: These input ports include clock and reset signals, address and control signals from the clock crossing IO slow master, and read data from various slave components in the system.\n\nOutput ports:\n- clock_crossing_io_slow_m0_waitrequest\n- clock_crossing_io_slow_m0_readdata\n- clock_crossing_io_slow_m0_readdatavalid\n- i2c_scl_s1_address\n- i2c_scl_s1_write\n- i2c_scl_s1_writedata\n- i2c_scl_s1_chipselect\n- i2c_sda_s1_address\n- i2c_sda_s1_write\n- i2c_sda_s1_writedata\n- i2c_sda_s1_chipselect\n- sysid_control_slave_address\n- td_reset_n_s1_address\n- td_reset_n_s1_write\n- td_reset_n_s1_writedata\n- td_reset_n_s1_chipselect\n- td_status_s1_address\n- timer_s1_address\n- timer_s1_write\n- timer_s1_writedata\n- timer_s1_chipselect\n\nExplanation: These output ports include control signals for the clock crossing IO slow master (waitrequest, readdata, readdatavalid) and various control and data signals for the slave components in the system, such as address lines, write enables, write data, and chip select signals."
        },
        {
            "role": "user",
            "content": "Internal signals and their explanation is as follows: \nInternal signals:\nclock_crossing_io_slow_m0_translator_avalon_universal_master_0_waitrequest, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_burstcount, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_writedata, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_address, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_lock, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_write, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_read, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdata, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_debugaccess, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_byteenable, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdatavalid.\n\nExplanation: These signals are part of the Avalon Universal Master interface for the clock crossing IO slow master. They handle various aspects of bus transactions such as wait requests, burst counts, read/write operations, addressing, and data transfer.\n\nInternal signals:\ntimer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest, timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount, timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata, timer_s1_translator_avalon_universal_slave_0_agent_m0_address, timer_s1_translator_avalon_universal_slave_0_agent_m0_write, timer_s1_translator_avalon_universal_slave_0_agent_m0_lock, timer_s1_translator_avalon_universal_slave_0_agent_m0_read, timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata, timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid, timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess, timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable.\n\nExplanation: These signals are part of the Avalon Universal Slave interface for the timer slave component. They handle communication between the interconnect and the timer slave, managing data transfer, addressing, and control operations.\n\nInternal signals:\nsysid_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_address, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_write, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_lock, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_read, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable.\n\nExplanation: These signals are part of the Avalon Universal Slave interface for the system ID control slave component. They manage communication between the interconnect and the system ID control slave, handling data transfer, addressing, and control operations."
        },
        {
            "role": "user",
            "content": "Original Verilog code is as follows: \n```verilog\n\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule DE1_SoC_QSYS_mm_interconnect_2 (\n\t\tinput  wire        pll_sys_outclk2_clk,                                         \n\t\tinput  wire        clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire [8:0]  clock_crossing_io_slow_m0_address,                           \n\t\toutput wire        clock_crossing_io_slow_m0_waitrequest,                       \n\t\tinput  wire [0:0]  clock_crossing_io_slow_m0_burstcount,                        \n\t\tinput  wire [3:0]  clock_crossing_io_slow_m0_byteenable,                        \n\t\tinput  wire        clock_crossing_io_slow_m0_read,                              \n\t\toutput wire [31:0] clock_crossing_io_slow_m0_readdata,                          \n\t\toutput wire        clock_crossing_io_slow_m0_readdatavalid,                     \n\t\tinput  wire        clock_crossing_io_slow_m0_write,                             \n\t\tinput  wire [31:0] clock_crossing_io_slow_m0_writedata,                         \n\t\tinput  wire        clock_crossing_io_slow_m0_debugaccess,                       \n\t\toutput wire [1:0]  i2c_scl_s1_address,                                          \n\t\toutput wire        i2c_scl_s1_write,                                            \n\t\tinput  wire [31:0] i2c_scl_s1_readdata,                                         \n\t\toutput wire [31:0] i2c_scl_s1_writedata,                                        \n\t\toutput wire        i2c_scl_s1_chipselect,                                       \n\t\toutput wire [1:0]  i2c_sda_s1_address,                                          \n\t\toutput wire        i2c_sda_s1_write,                                            \n\t\tinput  wire [31:0] i2c_sda_s1_readdata,                                         \n\t\toutput wire [31:0] i2c_sda_s1_writedata,                                        \n\t\toutput wire        i2c_sda_s1_chipselect,                                       \n\t\toutput wire [0:0]  sysid_control_slave_address,                                 \n\t\tinput  wire [31:0] sysid_control_slave_readdata,                                \n\t\toutput wire [1:0]  td_reset_n_s1_address,                                       \n\t\toutput wire        td_reset_n_s1_write,                                         \n\t\tinput  wire [31:0] td_reset_n_s1_readdata,                                      \n\t\toutput wire [31:0] td_reset_n_s1_writedata,                                     \n\t\toutput wire        td_reset_n_s1_chipselect,                                    \n\t\toutput wire [1:0]  td_status_s1_address,                                        \n\t\tinput  wire [31:0] td_status_s1_readdata,                                       \n\t\toutput wire [2:0]  timer_s1_address,                                            \n\t\toutput wire        timer_s1_write,                                              \n\t\tinput  wire [15:0] timer_s1_readdata,                                           \n\t\toutput wire [15:0] timer_s1_writedata,                                          \n\t\toutput wire        timer_s1_chipselect                                          \n\t);\n\n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_waitrequest;               \n\twire   [2:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_burstcount;                \n\twire  [31:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_writedata;                 \n\twire   [8:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_address;                   \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_lock;                      \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_write;                     \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_read;                      \n\twire  [31:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdata;                  \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_debugaccess;               \n\twire   [3:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_byteenable;                \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdatavalid;             \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                        \n\twire   [2:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                         \n\twire  [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                          \n\twire   [8:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_address;                            \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_write;                              \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_lock;                               \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_read;                               \n\twire  [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                           \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                      \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                        \n\twire   [3:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                         \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                 \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                       \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;               \n\twire  [83:0] timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                        \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                       \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;              \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                    \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;            \n\twire  [83:0] timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                     \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                    \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                  \n\twire  [33:0] timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                   \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                  \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;             \n\twire   [2:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;              \n\twire  [31:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata;               \n\twire   [8:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_address;                 \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_write;                   \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_lock;                    \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_read;                    \n\twire  [31:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;             \n\twire   [3:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;              \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;            \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    \n\twire  [83:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data;             \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;            \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; \n\twire  [83:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       \n\twire  [33:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                      \n\twire   [2:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                       \n\twire  [31:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                        \n\twire   [8:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address;                          \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write;                            \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock;                             \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read;                             \n\twire  [31:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                         \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                    \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                      \n\twire   [3:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                       \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;               \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                     \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;             \n\twire  [83:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                      \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                     \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;            \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                  \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;          \n\twire  [83:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                   \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                  \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                \n\twire  [33:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                 \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                      \n\twire   [2:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                       \n\twire  [31:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                        \n\twire   [8:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address;                          \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write;                            \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock;                             \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read;                             \n\twire  [31:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                         \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                    \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                      \n\twire   [3:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                       \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;               \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                     \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;             \n\twire  [83:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                      \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                     \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;            \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                  \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;          \n\twire  [83:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                   \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                  \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                \n\twire  [33:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                 \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                    \n\twire   [2:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                     \n\twire  [31:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                      \n\twire   [8:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_address;                        \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_write;                          \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_lock;                           \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_read;                           \n\twire  [31:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                       \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                  \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                    \n\twire   [3:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                     \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;             \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                   \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;           \n\twire  [83:0] td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                    \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                   \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;          \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;        \n\twire  [83:0] td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                 \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;              \n\twire  [33:0] td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;               \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;              \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                   \n\twire   [2:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                    \n\twire  [31:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                     \n\twire   [8:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_address;                       \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_write;                         \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_lock;                          \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_read;                          \n\twire  [31:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                      \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                 \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                   \n\twire   [3:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                    \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;            \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                  \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;          \n\twire  [83:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                   \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                  \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;         \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;               \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;       \n\twire  [83:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;               \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;             \n\twire  [33:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;              \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;             \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_endofpacket;      \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_valid;            \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_startofpacket;    \n\twire  [82:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_data;             \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_ready;            \n\twire         id_router_src_endofpacket;                                                                \n\twire         id_router_src_valid;                                                                      \n\twire         id_router_src_startofpacket;                                                              \n\twire  [82:0] id_router_src_data;                                                                       \n\twire   [5:0] id_router_src_channel;                                                                    \n\twire         id_router_src_ready;                                                                      \n\twire         id_router_001_src_endofpacket;                                                            \n\twire         id_router_001_src_valid;                                                                  \n\twire         id_router_001_src_startofpacket;                                                          \n\twire  [82:0] id_router_001_src_data;                                                                   \n\twire   [5:0] id_router_001_src_channel;                                                                \n\twire         id_router_001_src_ready;                                                                  \n\twire         id_router_002_src_endofpacket;                                                            \n\twire         id_router_002_src_valid;                                                                  \n\twire         id_router_002_src_startofpacket;                                                          \n\twire  [82:0] id_router_002_src_data;                                                                   \n\twire   [5:0] id_router_002_src_channel;                                                                \n\twire         id_router_002_src_ready;                                                                  \n\twire         id_router_003_src_endofpacket;                                                            \n\twire         id_router_003_src_valid;                                                                  \n\twire         id_router_003_src_startofpacket;                                                          \n\twire  [82:0] id_router_003_src_data;                                                                   \n\twire   [5:0] id_router_003_src_channel;                                                                \n\twire         id_router_003_src_ready;                                                                  \n\twire         id_router_004_src_endofpacket;                                                            \n\twire         id_router_004_src_valid;                                                                  \n\twire         id_router_004_src_startofpacket;                                                          \n\twire  [82:0] id_router_004_src_data;                                                                   \n\twire   [5:0] id_router_004_src_channel;                                                                \n\twire         id_router_004_src_ready;                                                                  \n\twire         id_router_005_src_endofpacket;                                                            \n\twire         id_router_005_src_valid;                                                                  \n\twire         id_router_005_src_startofpacket;                                                          \n\twire  [82:0] id_router_005_src_data;                                                                   \n\twire   [5:0] id_router_005_src_channel;                                                                \n\twire         id_router_005_src_ready;                                                                  \n\twire         addr_router_src_endofpacket;                                                              \n\twire         addr_router_src_valid;                                                                    \n\twire         addr_router_src_startofpacket;                                                            \n\twire  [82:0] addr_router_src_data;                                                                     \n\twire   [5:0] addr_router_src_channel;                                                                  \n\twire         addr_router_src_ready;                                                                    \n\twire         limiter_rsp_src_endofpacket;                                                              \n\twire         limiter_rsp_src_valid;                                                                    \n\twire         limiter_rsp_src_startofpacket;                                                            \n\twire  [82:0] limiter_rsp_src_data;                                                                     \n\twire   [5:0] limiter_rsp_src_channel;                                                                  \n\twire         limiter_rsp_src_ready;                                                                    \n\twire         cmd_xbar_demux_src0_endofpacket;                                                          \n\twire         cmd_xbar_demux_src0_valid;                                                                \n\twire         cmd_xbar_demux_src0_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src0_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src0_channel;                                                              \n\twire         cmd_xbar_demux_src0_ready;                                                                \n\twire         cmd_xbar_demux_src1_endofpacket;                                                          \n\twire         cmd_xbar_demux_src1_valid;                                                                \n\twire         cmd_xbar_demux_src1_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src1_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src1_channel;                                                              \n\twire         cmd_xbar_demux_src1_ready;                                                                \n\twire         cmd_xbar_demux_src2_endofpacket;                                                          \n\twire         cmd_xbar_demux_src2_valid;                                                                \n\twire         cmd_xbar_demux_src2_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src2_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src2_channel;                                                              \n\twire         cmd_xbar_demux_src2_ready;                                                                \n\twire         cmd_xbar_demux_src3_endofpacket;                                                          \n\twire         cmd_xbar_demux_src3_valid;                                                                \n\twire         cmd_xbar_demux_src3_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src3_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src3_channel;                                                              \n\twire         cmd_xbar_demux_src3_ready;                                                                \n\twire         cmd_xbar_demux_src4_endofpacket;                                                          \n\twire         cmd_xbar_demux_src4_valid;                                                                \n\twire         cmd_xbar_demux_src4_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src4_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src4_channel;                                                              \n\twire         cmd_xbar_demux_src4_ready;                                                                \n\twire         cmd_xbar_demux_src5_endofpacket;                                                          \n\twire         cmd_xbar_demux_src5_valid;                                                                \n\twire         cmd_xbar_demux_src5_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src5_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src5_channel;                                                              \n\twire         cmd_xbar_demux_src5_ready;                                                                \n\twire         rsp_xbar_demux_src0_endofpacket;                                                          \n\twire         rsp_xbar_demux_src0_valid;                                                                \n\twire         rsp_xbar_demux_src0_startofpacket;                                                        \n\twire  [82:0] rsp_xbar_demux_src0_data;                                                                 \n\twire   [5:0] rsp_xbar_demux_src0_channel;                                                              \n\twire         rsp_xbar_demux_src0_ready;                                                                \n\twire         rsp_xbar_demux_001_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_001_src0_valid;                                                            \n\twire         rsp_xbar_demux_001_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_001_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_001_src0_channel;                                                          \n\twire         rsp_xbar_demux_001_src0_ready;                                                            \n\twire         rsp_xbar_demux_002_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_002_src0_valid;                                                            \n\twire         rsp_xbar_demux_002_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_002_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_002_src0_channel;                                                          \n\twire         rsp_xbar_demux_002_src0_ready;                                                            \n\twire         rsp_xbar_demux_003_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_003_src0_valid;                                                            \n\twire         rsp_xbar_demux_003_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_003_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_003_src0_channel;                                                          \n\twire         rsp_xbar_demux_003_src0_ready;                                                            \n\twire         rsp_xbar_demux_004_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_004_src0_valid;                                                            \n\twire         rsp_xbar_demux_004_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_004_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_004_src0_channel;                                                          \n\twire         rsp_xbar_demux_004_src0_ready;                                                            \n\twire         rsp_xbar_demux_005_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_005_src0_valid;                                                            \n\twire         rsp_xbar_demux_005_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_005_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_005_src0_channel;                                                          \n\twire         rsp_xbar_demux_005_src0_ready;                                                            \n\twire         limiter_cmd_src_endofpacket;                                                              \n\twire   [0:0] limiter_cmd_src_valid;                                                                    \n\twire         limiter_cmd_src_startofpacket;                                                            \n\twire  [82:0] limiter_cmd_src_data;                                                                     \n\twire   [5:0] limiter_cmd_src_channel;                                                                  \n\twire         limiter_cmd_src_ready;                                                                    \n\twire         limiter_pipeline_source0_endofpacket;                                                     \n\twire         limiter_pipeline_source0_valid;                                                           \n\twire         limiter_pipeline_source0_startofpacket;                                                   \n\twire  [82:0] limiter_pipeline_source0_data;                                                            \n\twire   [5:0] limiter_pipeline_source0_channel;                                                         \n\twire         limiter_pipeline_source0_ready;                                                           \n\twire         rsp_xbar_mux_src_endofpacket;                                                             \n\twire         rsp_xbar_mux_src_valid;                                                                   \n\twire         rsp_xbar_mux_src_startofpacket;                                                           \n\twire  [82:0] rsp_xbar_mux_src_data;                                                                    \n\twire   [5:0] rsp_xbar_mux_src_channel;                                                                 \n\twire         rsp_xbar_mux_src_ready;                                                                   \n\twire         limiter_pipeline_001_source0_endofpacket;                                                 \n\twire         limiter_pipeline_001_source0_valid;                                                       \n\twire         limiter_pipeline_001_source0_startofpacket;                                               \n\twire  [82:0] limiter_pipeline_001_source0_data;                                                        \n\twire   [5:0] limiter_pipeline_001_source0_channel;                                                     \n\twire         limiter_pipeline_001_source0_ready;                                                       \n\twire         cmd_xbar_mux_src_endofpacket;                                                             \n\twire         cmd_xbar_mux_src_valid;                                                                   \n\twire         cmd_xbar_mux_src_startofpacket;                                                           \n\twire  [82:0] cmd_xbar_mux_src_data;                                                                    \n\twire   [5:0] cmd_xbar_mux_src_channel;                                                                 \n\twire         cmd_xbar_mux_src_ready;                                                                   \n\twire         agent_pipeline_source0_endofpacket;                                                       \n\twire         agent_pipeline_source0_valid;                                                             \n\twire         agent_pipeline_source0_startofpacket;                                                     \n\twire  [82:0] agent_pipeline_source0_data;                                                              \n\twire   [5:0] agent_pipeline_source0_channel;                                                           \n\twire         agent_pipeline_source0_ready;                                                             \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                        \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rp_valid;                              \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                      \n\twire  [82:0] timer_s1_translator_avalon_universal_slave_0_agent_rp_data;                               \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rp_ready;                              \n\twire         agent_pipeline_001_source0_endofpacket;                                                   \n\twire         agent_pipeline_001_source0_valid;                                                         \n\twire         agent_pipeline_001_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_001_source0_data;                                                          \n\twire         agent_pipeline_001_source0_ready;                                                         \n\twire         cmd_xbar_mux_001_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_001_src_valid;                                                               \n\twire         cmd_xbar_mux_001_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_001_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_001_src_channel;                                                             \n\twire         cmd_xbar_mux_001_src_ready;                                                               \n\twire         agent_pipeline_002_source0_endofpacket;                                                   \n\twire         agent_pipeline_002_source0_valid;                                                         \n\twire         agent_pipeline_002_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_002_source0_data;                                                          \n\twire   [5:0] agent_pipeline_002_source0_channel;                                                       \n\twire         agent_pipeline_002_source0_ready;                                                         \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;             \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_valid;                   \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;           \n\twire  [82:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_data;                    \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_ready;                   \n\twire         agent_pipeline_003_source0_endofpacket;                                                   \n\twire         agent_pipeline_003_source0_valid;                                                         \n\twire         agent_pipeline_003_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_003_source0_data;                                                          \n\twire         agent_pipeline_003_source0_ready;                                                         \n\twire         cmd_xbar_mux_002_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_002_src_valid;                                                               \n\twire         cmd_xbar_mux_002_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_002_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_002_src_channel;                                                             \n\twire         cmd_xbar_mux_002_src_ready;                                                               \n\twire         agent_pipeline_004_source0_endofpacket;                                                   \n\twire         agent_pipeline_004_source0_valid;                                                         \n\twire         agent_pipeline_004_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_004_source0_data;                                                          \n\twire   [5:0] agent_pipeline_004_source0_channel;                                                       \n\twire         agent_pipeline_004_source0_ready;                                                         \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                      \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid;                            \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                    \n\twire  [82:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data;                             \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready;                            \n\twire         agent_pipeline_005_source0_endofpacket;                                                   \n\twire         agent_pipeline_005_source0_valid;                                                         \n\twire         agent_pipeline_005_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_005_source0_data;                                                          \n\twire         agent_pipeline_005_source0_ready;                                                         \n\twire         cmd_xbar_mux_003_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_003_src_valid;                                                               \n\twire         cmd_xbar_mux_003_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_003_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_003_src_channel;                                                             \n\twire         cmd_xbar_mux_003_src_ready;                                                               \n\twire         agent_pipeline_006_source0_endofpacket;                                                   \n\twire         agent_pipeline_006_source0_valid;                                                         \n\twire         agent_pipeline_006_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_006_source0_data;                                                          \n\twire   [5:0] agent_pipeline_006_source0_channel;                                                       \n\twire         agent_pipeline_006_source0_ready;                                                         \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                      \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid;                            \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                    \n\twire  [82:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data;                             \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready;                            \n\twire         agent_pipeline_007_source0_endofpacket;                                                   \n\twire         agent_pipeline_007_source0_valid;                                                         \n\twire         agent_pipeline_007_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_007_source0_data;                                                          \n\twire         agent_pipeline_007_source0_ready;                                                         \n\twire         cmd_xbar_mux_004_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_004_src_valid;                                                               \n\twire         cmd_xbar_mux_004_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_004_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_004_src_channel;                                                             \n\twire         cmd_xbar_mux_004_src_ready;                                                               \n\twire         agent_pipeline_008_source0_endofpacket;                                                   \n\twire         agent_pipeline_008_source0_valid;                                                         \n\twire         agent_pipeline_008_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_008_source0_data;                                                          \n\twire   [5:0] agent_pipeline_008_source0_channel;                                                       \n\twire         agent_pipeline_008_source0_ready;                                                         \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                    \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rp_valid;                          \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                  \n\twire  [82:0] td_status_s1_translator_avalon_universal_slave_0_agent_rp_data;                           \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rp_ready;                          \n\twire         agent_pipeline_009_source0_endofpacket;                                                   \n\twire         agent_pipeline_009_source0_valid;                                                         \n\twire         agent_pipeline_009_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_009_source0_data;                                                          \n\twire         agent_pipeline_009_source0_ready;                                                         \n\twire         cmd_xbar_mux_005_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_005_src_valid;                                                               \n\twire         cmd_xbar_mux_005_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_005_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_005_src_channel;                                                             \n\twire         cmd_xbar_mux_005_src_ready;                                                               \n\twire         agent_pipeline_010_source0_endofpacket;                                                   \n\twire         agent_pipeline_010_source0_valid;                                                         \n\twire         agent_pipeline_010_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_010_source0_data;                                                          \n\twire   [5:0] agent_pipeline_010_source0_channel;                                                       \n\twire         agent_pipeline_010_source0_ready;                                                         \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                   \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_valid;                         \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                 \n\twire  [82:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_data;                          \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_ready;                         \n\twire         agent_pipeline_011_source0_endofpacket;                                                   \n\twire         agent_pipeline_011_source0_valid;                                                         \n\twire         agent_pipeline_011_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_011_source0_data;                                                          \n\twire         agent_pipeline_011_source0_ready;                                                         \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (9),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (9),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (1),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) clock_crossing_io_slow_m0_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                          \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                  \n\t\t.uav_address              (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (clock_crossing_io_slow_m0_address),                                            \n\t\t.av_waitrequest           (clock_crossing_io_slow_m0_waitrequest),                                        \n\t\t.av_burstcount            (clock_crossing_io_slow_m0_burstcount),                                         \n\t\t.av_byteenable            (clock_crossing_io_slow_m0_byteenable),                                         \n\t\t.av_read                  (clock_crossing_io_slow_m0_read),                                               \n\t\t.av_readdata              (clock_crossing_io_slow_m0_readdata),                                           \n\t\t.av_readdatavalid         (clock_crossing_io_slow_m0_readdatavalid),                                      \n\t\t.av_write                 (clock_crossing_io_slow_m0_write),                                              \n\t\t.av_writedata             (clock_crossing_io_slow_m0_writedata),                                          \n\t\t.av_debugaccess           (clock_crossing_io_slow_m0_debugaccess),                                        \n\t\t.av_beginbursttransfer    (1'b0),                                                                         \n\t\t.av_begintransfer         (1'b0),                                                                         \n\t\t.av_chipselect            (1'b0),                                                                         \n\t\t.av_lock                  (1'b0),                                                                         \n\t\t.uav_clken                (),                                                                             \n\t\t.av_clken                 (1'b1),                                                                         \n\t\t.uav_response             (2'b00),                                                                        \n\t\t.av_response              (),                                                                             \n\t\t.uav_writeresponserequest (),                                                                             \n\t\t.uav_writeresponsevalid   (1'b0),                                                                         \n\t\t.av_writeresponserequest  (1'b0),                                                                         \n\t\t.av_writeresponsevalid    ()                                                                              \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) timer_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                 \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),         \n\t\t.uav_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (timer_s1_address),                                                    \n\t\t.av_write                 (timer_s1_write),                                                      \n\t\t.av_readdata              (timer_s1_readdata),                                                   \n\t\t.av_writedata             (timer_s1_writedata),                                                  \n\t\t.av_chipselect            (timer_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                    \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_byteenable            (),                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                \n\t\t.av_waitrequest           (1'b0),                                                                \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_control_slave_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                            \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                    \n\t\t.uav_address              (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sysid_control_slave_address),                                                    \n\t\t.av_readdata              (sysid_control_slave_readdata),                                                   \n\t\t.av_write                 (),                                                                               \n\t\t.av_read                  (),                                                                               \n\t\t.av_writedata             (),                                                                               \n\t\t.av_begintransfer         (),                                                                               \n\t\t.av_beginbursttransfer    (),                                                                               \n\t\t.av_burstcount            (),                                                                               \n\t\t.av_byteenable            (),                                                                               \n\t\t.av_readdatavalid         (1'b0),                                                                           \n\t\t.av_waitrequest           (1'b0),                                                                           \n\t\t.av_writebyteenable       (),                                                                               \n\t\t.av_lock                  (),                                                                               \n\t\t.av_chipselect            (),                                                                               \n\t\t.av_clken                 (),                                                                               \n\t\t.uav_clken                (1'b0),                                                                           \n\t\t.av_debugaccess           (),                                                                               \n\t\t.av_outputenable          (),                                                                               \n\t\t.uav_response             (),                                                                               \n\t\t.av_response              (2'b00),                                                                          \n\t\t.uav_writeresponserequest (1'b0),                                                                           \n\t\t.uav_writeresponsevalid   (),                                                                               \n\t\t.av_writeresponserequest  (),                                                                               \n\t\t.av_writeresponsevalid    (1'b0)                                                                            \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) i2c_scl_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                   \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),           \n\t\t.uav_address              (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (i2c_scl_s1_address),                                                    \n\t\t.av_write                 (i2c_scl_s1_write),                                                      \n\t\t.av_readdata              (i2c_scl_s1_readdata),                                                   \n\t\t.av_writedata             (i2c_scl_s1_writedata),                                                  \n\t\t.av_chipselect            (i2c_scl_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) i2c_sda_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                   \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),           \n\t\t.uav_address              (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (i2c_sda_s1_address),                                                    \n\t\t.av_write                 (i2c_sda_s1_write),                                                      \n\t\t.av_readdata              (i2c_sda_s1_readdata),                                                   \n\t\t.av_writedata             (i2c_sda_s1_writedata),                                                  \n\t\t.av_chipselect            (i2c_sda_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) td_status_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                     \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),             \n\t\t.uav_address              (td_status_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (td_status_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (td_status_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (td_status_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (td_status_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (td_status_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (td_status_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (td_status_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (td_status_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (td_status_s1_address),                                                    \n\t\t.av_readdata              (td_status_s1_readdata),                                                   \n\t\t.av_write                 (),                                                                        \n\t\t.av_read                  (),                                                                        \n\t\t.av_writedata             (),                                                                        \n\t\t.av_begintransfer         (),                                                                        \n\t\t.av_beginbursttransfer    (),                                                                        \n\t\t.av_burstcount            (),                                                                        \n\t\t.av_byteenable            (),                                                                        \n\t\t.av_readdatavalid         (1'b0),                                                                    \n\t\t.av_waitrequest           (1'b0),                                                                    \n\t\t.av_writebyteenable       (),                                                                        \n\t\t.av_lock                  (),                                                                        \n\t\t.av_chipselect            (),                                                                        \n\t\t.av_clken                 (),                                                                        \n\t\t.uav_clken                (1'b0),                                                                    \n\t\t.av_debugaccess           (),                                                                        \n\t\t.av_outputenable          (),                                                                        \n\t\t.uav_response             (),                                                                        \n\t\t.av_response              (2'b00),                                                                   \n\t\t.uav_writeresponserequest (1'b0),                                                                    \n\t\t.uav_writeresponsevalid   (),                                                                        \n\t\t.av_writeresponserequest  (),                                                                        \n\t\t.av_writeresponsevalid    (1'b0)                                                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) td_reset_n_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                      \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),              \n\t\t.uav_address              (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (td_reset_n_s1_address),                                                    \n\t\t.av_write                 (td_reset_n_s1_write),                                                      \n\t\t.av_readdata              (td_reset_n_s1_readdata),                                                   \n\t\t.av_writedata             (td_reset_n_s1_writedata),                                                  \n\t\t.av_chipselect            (td_reset_n_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                         \n\t\t.av_begintransfer         (),                                                                         \n\t\t.av_beginbursttransfer    (),                                                                         \n\t\t.av_burstcount            (),                                                                         \n\t\t.av_byteenable            (),                                                                         \n\t\t.av_readdatavalid         (1'b0),                                                                     \n\t\t.av_waitrequest           (1'b0),                                                                     \n\t\t.av_writebyteenable       (),                                                                         \n\t\t.av_lock                  (),                                                                         \n\t\t.av_clken                 (),                                                                         \n\t\t.uav_clken                (1'b0),                                                                     \n\t\t.av_debugaccess           (),                                                                         \n\t\t.av_outputenable          (),                                                                         \n\t\t.uav_response             (),                                                                         \n\t\t.av_response              (2'b00),                                                                    \n\t\t.uav_writeresponserequest (1'b0),                                                                     \n\t\t.uav_writeresponsevalid   (),                                                                         \n\t\t.av_writeresponserequest  (),                                                                         \n\t\t.av_writeresponsevalid    (1'b0)                                                                      \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_BURST_TYPE_H          (59),\n\t\t.PKT_BURST_TYPE_L          (58),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_TRANS_EXCLUSIVE       (50),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_THREAD_ID_H           (70),\n\t\t.PKT_THREAD_ID_L           (70),\n\t\t.PKT_CACHE_H               (77),\n\t\t.PKT_CACHE_L               (74),\n\t\t.PKT_DATA_SIDEBAND_H       (61),\n\t\t.PKT_DATA_SIDEBAND_L       (61),\n\t\t.PKT_QOS_H                 (63),\n\t\t.PKT_QOS_L                 (63),\n\t\t.PKT_ADDR_SIDEBAND_H       (60),\n\t\t.PKT_ADDR_SIDEBAND_L       (60),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_DATA_W                 (83),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (1),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                                   \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                           \n\t\t.av_address              (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_rsp_src_valid),                                                                 \n\t\t.rp_data                 (limiter_rsp_src_data),                                                                  \n\t\t.rp_channel              (limiter_rsp_src_channel),                                                               \n\t\t.rp_startofpacket        (limiter_rsp_src_startofpacket),                                                         \n\t\t.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                           \n\t\t.rp_ready                (limiter_rsp_src_ready),                                                                 \n\t\t.av_response             (),                                                                                      \n\t\t.av_writeresponserequest (1'b0),                                                                                  \n\t\t.av_writeresponsevalid   ()                                                                                       \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                           \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                   \n\t\t.m0_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_source0_ready),                                                  \n\t\t.cp_valid                (agent_pipeline_source0_valid),                                                  \n\t\t.cp_data                 (agent_pipeline_source0_data),                                                   \n\t\t.cp_startofpacket        (agent_pipeline_source0_startofpacket),                                          \n\t\t.cp_endofpacket          (agent_pipeline_source0_endofpacket),                                            \n\t\t.cp_channel              (agent_pipeline_source0_channel),                                                \n\t\t.rf_sink_ready           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                           \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                   \n\t\t.in_data           (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sysid_control_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                                      \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                              \n\t\t.m0_address              (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_002_source0_ready),                                                         \n\t\t.cp_valid                (agent_pipeline_002_source0_valid),                                                         \n\t\t.cp_data                 (agent_pipeline_002_source0_data),                                                          \n\t\t.cp_startofpacket        (agent_pipeline_002_source0_startofpacket),                                                 \n\t\t.cp_endofpacket          (agent_pipeline_002_source0_endofpacket),                                                   \n\t\t.cp_channel              (agent_pipeline_002_source0_channel),                                                       \n\t\t.rf_sink_ready           (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                    \n\t\t.m0_writeresponserequest (),                                                                                         \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                      \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                                      \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                              \n\t\t.in_data           (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                    \n\t\t.csr_read          (1'b0),                                                                                     \n\t\t.csr_write         (1'b0),                                                                                     \n\t\t.csr_readdata      (),                                                                                         \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                     \n\t\t.almost_full_data  (),                                                                                         \n\t\t.almost_empty_data (),                                                                                         \n\t\t.in_empty          (1'b0),                                                                                     \n\t\t.out_empty         (),                                                                                         \n\t\t.in_error          (1'b0),                                                                                     \n\t\t.out_error         (),                                                                                         \n\t\t.in_channel        (1'b0),                                                                                     \n\t\t.out_channel       ()                                                                                          \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) i2c_scl_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                             \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                     \n\t\t.m0_address              (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_004_source0_ready),                                                \n\t\t.cp_valid                (agent_pipeline_004_source0_valid),                                                \n\t\t.cp_data                 (agent_pipeline_004_source0_data),                                                 \n\t\t.cp_startofpacket        (agent_pipeline_004_source0_startofpacket),                                        \n\t\t.cp_endofpacket          (agent_pipeline_004_source0_endofpacket),                                          \n\t\t.cp_channel              (agent_pipeline_004_source0_channel),                                              \n\t\t.rf_sink_ready           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                             \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                     \n\t\t.in_data           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) i2c_sda_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                             \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                     \n\t\t.m0_address              (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_006_source0_ready),                                                \n\t\t.cp_valid                (agent_pipeline_006_source0_valid),                                                \n\t\t.cp_data                 (agent_pipeline_006_source0_data),                                                 \n\t\t.cp_startofpacket        (agent_pipeline_006_source0_startofpacket),                                        \n\t\t.cp_endofpacket          (agent_pipeline_006_source0_endofpacket),                                          \n\t\t.cp_channel              (agent_pipeline_006_source0_channel),                                              \n\t\t.rf_sink_ready           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                             \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                     \n\t\t.in_data           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) td_status_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                               \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                       \n\t\t.m0_address              (td_status_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (td_status_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (td_status_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (td_status_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (td_status_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (td_status_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (td_status_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (td_status_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (td_status_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (td_status_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (td_status_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (td_status_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (td_status_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (td_status_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_008_source0_ready),                                                  \n\t\t.cp_valid                (agent_pipeline_008_source0_valid),                                                  \n\t\t.cp_data                 (agent_pipeline_008_source0_data),                                                   \n\t\t.cp_startofpacket        (agent_pipeline_008_source0_startofpacket),                                          \n\t\t.cp_endofpacket          (agent_pipeline_008_source0_endofpacket),                                            \n\t\t.cp_channel              (agent_pipeline_008_source0_channel),                                                \n\t\t.rf_sink_ready           (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                             \n\t\t.m0_writeresponserequest (),                                                                                  \n\t\t.m0_writeresponsevalid   (1'b0)                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                               \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                             \n\t\t.csr_read          (1'b0),                                                                              \n\t\t.csr_write         (1'b0),                                                                              \n\t\t.csr_readdata      (),                                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                              \n\t\t.almost_full_data  (),                                                                                  \n\t\t.almost_empty_data (),                                                                                  \n\t\t.in_empty          (1'b0),                                                                              \n\t\t.out_empty         (),                                                                                  \n\t\t.in_error          (1'b0),                                                                              \n\t\t.out_error         (),                                                                                  \n\t\t.in_channel        (1'b0),                                                                              \n\t\t.out_channel       ()                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) td_reset_n_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                                \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                        \n\t\t.m0_address              (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_010_source0_ready),                                                   \n\t\t.cp_valid                (agent_pipeline_010_source0_valid),                                                   \n\t\t.cp_data                 (agent_pipeline_010_source0_data),                                                    \n\t\t.cp_startofpacket        (agent_pipeline_010_source0_startofpacket),                                           \n\t\t.cp_endofpacket          (agent_pipeline_010_source0_endofpacket),                                             \n\t\t.cp_channel              (agent_pipeline_010_source0_channel),                                                 \n\t\t.rf_sink_ready           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                              \n\t\t.m0_writeresponserequest (),                                                                                   \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                                \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                        \n\t\t.in_data           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                              \n\t\t.csr_read          (1'b0),                                                                               \n\t\t.csr_write         (1'b0),                                                                               \n\t\t.csr_readdata      (),                                                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                               \n\t\t.almost_full_data  (),                                                                                   \n\t\t.almost_empty_data (),                                                                                   \n\t\t.in_empty          (1'b0),                                                                               \n\t\t.out_empty         (),                                                                                   \n\t\t.in_error          (1'b0),                                                                               \n\t\t.out_error         (),                                                                                   \n\t\t.in_channel        (1'b0),                                                                               \n\t\t.out_channel       ()                                                                                    \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_addr_router addr_router (\n\t\t.sink_ready         (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_sys_outclk2_clk),                                                                   \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                           \n\t\t.src_ready          (addr_router_src_ready),                                                                 \n\t\t.src_valid          (addr_router_src_valid),                                                                 \n\t\t.src_data           (addr_router_src_data),                                                                  \n\t\t.src_channel        (addr_router_src_channel),                                                               \n\t\t.src_startofpacket  (addr_router_src_startofpacket),                                                         \n\t\t.src_endofpacket    (addr_router_src_endofpacket)                                                            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router (\n\t\t.sink_ready         (agent_pipeline_001_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_001_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_001_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_001_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_001_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_src_ready),                                         \n\t\t.src_valid          (id_router_src_valid),                                         \n\t\t.src_data           (id_router_src_data),                                          \n\t\t.src_channel        (id_router_src_channel),                                       \n\t\t.src_startofpacket  (id_router_src_startofpacket),                                 \n\t\t.src_endofpacket    (id_router_src_endofpacket)                                    \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_001 (\n\t\t.sink_ready         (agent_pipeline_003_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_003_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_003_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_003_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_003_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_001_src_ready),                                     \n\t\t.src_valid          (id_router_001_src_valid),                                     \n\t\t.src_data           (id_router_001_src_data),                                      \n\t\t.src_channel        (id_router_001_src_channel),                                   \n\t\t.src_startofpacket  (id_router_001_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_001_src_endofpacket)                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_002 (\n\t\t.sink_ready         (agent_pipeline_005_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_005_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_005_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_005_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_005_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_002_src_ready),                                     \n\t\t.src_valid          (id_router_002_src_valid),                                     \n\t\t.src_data           (id_router_002_src_data),                                      \n\t\t.src_channel        (id_router_002_src_channel),                                   \n\t\t.src_startofpacket  (id_router_002_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_002_src_endofpacket)                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_003 (\n\t\t.sink_ready         (agent_pipeline_007_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_007_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_007_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_007_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_007_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_003_src_ready),                                     \n\t\t.src_valid          (id_router_003_src_valid),                                     \n\t\t.src_data           (id_router_003_src_data),                                      \n\t\t.src_channel        (id_router_003_src_channel),                                   \n\t\t.src_startofpacket  (id_router_003_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_003_src_endofpacket)                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_004 (\n\t\t.sink_ready         (agent_pipeline_009_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_009_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_009_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_009_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_009_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_004_src_ready),                                     \n\t\t.src_valid          (id_router_004_src_valid),                                     \n\t\t.src_data           (id_router_004_src_data),                                      \n\t\t.src_channel        (id_router_004_src_channel),                                   \n\t\t.src_startofpacket  (id_router_004_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_004_src_endofpacket)                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_005 (\n\t\t.sink_ready         (agent_pipeline_011_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_011_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_011_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_011_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_011_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_005_src_ready),                                     \n\t\t.src_valid          (id_router_005_src_valid),                                     \n\t\t.src_data           (id_router_005_src_data),                                      \n\t\t.src_channel        (id_router_005_src_channel),                                   \n\t\t.src_startofpacket  (id_router_005_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_005_src_endofpacket)                                \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (83),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.VALID_WIDTH               (1),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter (\n\t\t.clk                    (pll_sys_outclk2_clk),                                         \n\t\t.reset                  (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_src_ready),                                       \n\t\t.cmd_sink_valid         (addr_router_src_valid),                                       \n\t\t.cmd_sink_data          (addr_router_src_data),                                        \n\t\t.cmd_sink_channel       (addr_router_src_channel),                                     \n\t\t.cmd_sink_startofpacket (addr_router_src_startofpacket),                               \n\t\t.cmd_sink_endofpacket   (addr_router_src_endofpacket),                                 \n\t\t.cmd_src_ready          (limiter_cmd_src_ready),                                       \n\t\t.cmd_src_data           (limiter_cmd_src_data),                                        \n\t\t.cmd_src_channel        (limiter_cmd_src_channel),                                     \n\t\t.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),                               \n\t\t.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),                                 \n\t\t.cmd_src_valid          (limiter_cmd_src_valid),                                       \n\t\t.rsp_sink_ready         (limiter_pipeline_001_source0_ready),                          \n\t\t.rsp_sink_valid         (limiter_pipeline_001_source0_valid),                          \n\t\t.rsp_sink_channel       (limiter_pipeline_001_source0_channel),                        \n\t\t.rsp_sink_data          (limiter_pipeline_001_source0_data),                           \n\t\t.rsp_sink_startofpacket (limiter_pipeline_001_source0_startofpacket),                  \n\t\t.rsp_sink_endofpacket   (limiter_pipeline_001_source0_endofpacket),                    \n\t\t.rsp_src_ready          (limiter_rsp_src_ready),                                       \n\t\t.rsp_src_valid          (limiter_rsp_src_valid),                                       \n\t\t.rsp_src_data           (limiter_rsp_src_data),                                        \n\t\t.rsp_src_channel        (limiter_rsp_src_channel),                                     \n\t\t.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),                               \n\t\t.rsp_src_endofpacket    (limiter_rsp_src_endofpacket)                                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_demux cmd_xbar_demux (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_pipeline_source0_ready),                              \n\t\t.sink_channel       (limiter_pipeline_source0_channel),                            \n\t\t.sink_data          (limiter_pipeline_source0_data),                               \n\t\t.sink_startofpacket (limiter_pipeline_source0_startofpacket),                      \n\t\t.sink_endofpacket   (limiter_pipeline_source0_endofpacket),                        \n\t\t.sink_valid         (limiter_pipeline_source0_valid),                              \n\t\t.src0_ready         (cmd_xbar_demux_src0_ready),                                   \n\t\t.src0_valid         (cmd_xbar_demux_src0_valid),                                   \n\t\t.src0_data          (cmd_xbar_demux_src0_data),                                    \n\t\t.src0_channel       (cmd_xbar_demux_src0_channel),                                 \n\t\t.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),                           \n\t\t.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket),                             \n\t\t.src1_ready         (cmd_xbar_demux_src1_ready),                                   \n\t\t.src1_valid         (cmd_xbar_demux_src1_valid),                                   \n\t\t.src1_data          (cmd_xbar_demux_src1_data),                                    \n\t\t.src1_channel       (cmd_xbar_demux_src1_channel),                                 \n\t\t.src1_startofpacket (cmd_xbar_demux_src1_startofpacket),                           \n\t\t.src1_endofpacket   (cmd_xbar_demux_src1_endofpacket),                             \n\t\t.src2_ready         (cmd_xbar_demux_src2_ready),                                   \n\t\t.src2_valid         (cmd_xbar_demux_src2_valid),                                   \n\t\t.src2_data          (cmd_xbar_demux_src2_data),                                    \n\t\t.src2_channel       (cmd_xbar_demux_src2_channel),                                 \n\t\t.src2_startofpacket (cmd_xbar_demux_src2_startofpacket),                           \n\t\t.src2_endofpacket   (cmd_xbar_demux_src2_endofpacket),                             \n\t\t.src3_ready         (cmd_xbar_demux_src3_ready),                                   \n\t\t.src3_valid         (cmd_xbar_demux_src3_valid),                                   \n\t\t.src3_data          (cmd_xbar_demux_src3_data),                                    \n\t\t.src3_channel       (cmd_xbar_demux_src3_channel),                                 \n\t\t.src3_startofpacket (cmd_xbar_demux_src3_startofpacket),                           \n\t\t.src3_endofpacket   (cmd_xbar_demux_src3_endofpacket),                             \n\t\t.src4_ready         (cmd_xbar_demux_src4_ready),                                   \n\t\t.src4_valid         (cmd_xbar_demux_src4_valid),                                   \n\t\t.src4_data          (cmd_xbar_demux_src4_data),                                    \n\t\t.src4_channel       (cmd_xbar_demux_src4_channel),                                 \n\t\t.src4_startofpacket (cmd_xbar_demux_src4_startofpacket),                           \n\t\t.src4_endofpacket   (cmd_xbar_demux_src4_endofpacket),                             \n\t\t.src5_ready         (cmd_xbar_demux_src5_ready),                                   \n\t\t.src5_valid         (cmd_xbar_demux_src5_valid),                                   \n\t\t.src5_data          (cmd_xbar_demux_src5_data),                                    \n\t\t.src5_channel       (cmd_xbar_demux_src5_channel),                                 \n\t\t.src5_startofpacket (cmd_xbar_demux_src5_startofpacket),                           \n\t\t.src5_endofpacket   (cmd_xbar_demux_src5_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_src_ready),                                      \n\t\t.src_valid           (cmd_xbar_mux_src_valid),                                      \n\t\t.src_data            (cmd_xbar_mux_src_data),                                       \n\t\t.src_channel         (cmd_xbar_mux_src_channel),                                    \n\t\t.src_startofpacket   (cmd_xbar_mux_src_startofpacket),                              \n\t\t.src_endofpacket     (cmd_xbar_mux_src_endofpacket),                                \n\t\t.sink0_ready         (cmd_xbar_demux_src0_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src0_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src0_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src0_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src0_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src0_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_001 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_001_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_001_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_001_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_001_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src1_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src1_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src1_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src1_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src1_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src1_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_002 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_002_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_002_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_002_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_002_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_002_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_002_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src2_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src2_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src2_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src2_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src2_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src2_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_003 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_003_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_003_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_003_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_003_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_003_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_003_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src3_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src3_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src3_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src3_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src3_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src3_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_004 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_004_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_004_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_004_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_004_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_004_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_004_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src4_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src4_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src4_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src4_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src4_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src4_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_005 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_005_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_005_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_005_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_005_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_005_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_005_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src5_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src5_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src5_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src5_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src5_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src5_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_src_ready),                                         \n\t\t.sink_channel       (id_router_src_channel),                                       \n\t\t.sink_data          (id_router_src_data),                                          \n\t\t.sink_startofpacket (id_router_src_startofpacket),                                 \n\t\t.sink_endofpacket   (id_router_src_endofpacket),                                   \n\t\t.sink_valid         (id_router_src_valid),                                         \n\t\t.src0_ready         (rsp_xbar_demux_src0_ready),                                   \n\t\t.src0_valid         (rsp_xbar_demux_src0_valid),                                   \n\t\t.src0_data          (rsp_xbar_demux_src0_data),                                    \n\t\t.src0_channel       (rsp_xbar_demux_src0_channel),                                 \n\t\t.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),                           \n\t\t.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_001 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_001_src_ready),                                     \n\t\t.sink_channel       (id_router_001_src_channel),                                   \n\t\t.sink_data          (id_router_001_src_data),                                      \n\t\t.sink_startofpacket (id_router_001_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_001_src_endofpacket),                               \n\t\t.sink_valid         (id_router_001_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_001_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_001_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_001_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_001_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_002 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_002_src_ready),                                     \n\t\t.sink_channel       (id_router_002_src_channel),                                   \n\t\t.sink_data          (id_router_002_src_data),                                      \n\t\t.sink_startofpacket (id_router_002_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_002_src_endofpacket),                               \n\t\t.sink_valid         (id_router_002_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_002_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_002_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_002_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_002_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_002_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_003 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_003_src_ready),                                     \n\t\t.sink_channel       (id_router_003_src_channel),                                   \n\t\t.sink_data          (id_router_003_src_data),                                      \n\t\t.sink_startofpacket (id_router_003_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_003_src_endofpacket),                               \n\t\t.sink_valid         (id_router_003_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_003_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_003_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_003_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_003_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_003_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_004 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_004_src_ready),                                     \n\t\t.sink_channel       (id_router_004_src_channel),                                   \n\t\t.sink_data          (id_router_004_src_data),                                      \n\t\t.sink_startofpacket (id_router_004_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_004_src_endofpacket),                               \n\t\t.sink_valid         (id_router_004_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_004_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_004_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_004_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_004_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_004_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_005 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_005_src_ready),                                     \n\t\t.sink_channel       (id_router_005_src_channel),                                   \n\t\t.sink_data          (id_router_005_src_data),                                      \n\t\t.sink_startofpacket (id_router_005_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_005_src_endofpacket),                               \n\t\t.sink_valid         (id_router_005_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_005_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_005_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_005_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_005_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_mux rsp_xbar_mux (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_src_ready),                                      \n\t\t.src_valid           (rsp_xbar_mux_src_valid),                                      \n\t\t.src_data            (rsp_xbar_mux_src_data),                                       \n\t\t.src_channel         (rsp_xbar_mux_src_channel),                                    \n\t\t.src_startofpacket   (rsp_xbar_mux_src_startofpacket),                              \n\t\t.src_endofpacket     (rsp_xbar_mux_src_endofpacket),                                \n\t\t.sink0_ready         (rsp_xbar_demux_src0_ready),                                   \n\t\t.sink0_valid         (rsp_xbar_demux_src0_valid),                                   \n\t\t.sink0_channel       (rsp_xbar_demux_src0_channel),                                 \n\t\t.sink0_data          (rsp_xbar_demux_src0_data),                                    \n\t\t.sink0_startofpacket (rsp_xbar_demux_src0_startofpacket),                           \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src0_endofpacket),                             \n\t\t.sink1_ready         (rsp_xbar_demux_001_src0_ready),                               \n\t\t.sink1_valid         (rsp_xbar_demux_001_src0_valid),                               \n\t\t.sink1_channel       (rsp_xbar_demux_001_src0_channel),                             \n\t\t.sink1_data          (rsp_xbar_demux_001_src0_data),                                \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket),                       \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),                         \n\t\t.sink2_ready         (rsp_xbar_demux_002_src0_ready),                               \n\t\t.sink2_valid         (rsp_xbar_demux_002_src0_valid),                               \n\t\t.sink2_channel       (rsp_xbar_demux_002_src0_channel),                             \n\t\t.sink2_data          (rsp_xbar_demux_002_src0_data),                                \n\t\t.sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket),                       \n\t\t.sink2_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),                         \n\t\t.sink3_ready         (rsp_xbar_demux_003_src0_ready),                               \n\t\t.sink3_valid         (rsp_xbar_demux_003_src0_valid),                               \n\t\t.sink3_channel       (rsp_xbar_demux_003_src0_channel),                             \n\t\t.sink3_data          (rsp_xbar_demux_003_src0_data),                                \n\t\t.sink3_startofpacket (rsp_xbar_demux_003_src0_startofpacket),                       \n\t\t.sink3_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),                         \n\t\t.sink4_ready         (rsp_xbar_demux_004_src0_ready),                               \n\t\t.sink4_valid         (rsp_xbar_demux_004_src0_valid),                               \n\t\t.sink4_channel       (rsp_xbar_demux_004_src0_channel),                             \n\t\t.sink4_data          (rsp_xbar_demux_004_src0_data),                                \n\t\t.sink4_startofpacket (rsp_xbar_demux_004_src0_startofpacket),                       \n\t\t.sink4_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),                         \n\t\t.sink5_ready         (rsp_xbar_demux_005_src0_ready),                               \n\t\t.sink5_valid         (rsp_xbar_demux_005_src0_valid),                               \n\t\t.sink5_channel       (rsp_xbar_demux_005_src0_channel),                             \n\t\t.sink5_data          (rsp_xbar_demux_005_src0_data),                                \n\t\t.sink5_startofpacket (rsp_xbar_demux_005_src0_startofpacket),                       \n\t\t.sink5_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)                          \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) limiter_pipeline (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (limiter_cmd_src_ready),                                       \n\t\t.in_valid          (limiter_cmd_src_valid),                                       \n\t\t.in_startofpacket  (limiter_cmd_src_startofpacket),                               \n\t\t.in_endofpacket    (limiter_cmd_src_endofpacket),                                 \n\t\t.in_data           (limiter_cmd_src_data),                                        \n\t\t.in_channel        (limiter_cmd_src_channel),                                     \n\t\t.out_ready         (limiter_pipeline_source0_ready),                              \n\t\t.out_valid         (limiter_pipeline_source0_valid),                              \n\t\t.out_startofpacket (limiter_pipeline_source0_startofpacket),                      \n\t\t.out_endofpacket   (limiter_pipeline_source0_endofpacket),                        \n\t\t.out_data          (limiter_pipeline_source0_data),                               \n\t\t.out_channel       (limiter_pipeline_source0_channel),                            \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) limiter_pipeline_001 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (rsp_xbar_mux_src_ready),                                      \n\t\t.in_valid          (rsp_xbar_mux_src_valid),                                      \n\t\t.in_startofpacket  (rsp_xbar_mux_src_startofpacket),                              \n\t\t.in_endofpacket    (rsp_xbar_mux_src_endofpacket),                                \n\t\t.in_data           (rsp_xbar_mux_src_data),                                       \n\t\t.in_channel        (rsp_xbar_mux_src_channel),                                    \n\t\t.out_ready         (limiter_pipeline_001_source0_ready),                          \n\t\t.out_valid         (limiter_pipeline_001_source0_valid),                          \n\t\t.out_startofpacket (limiter_pipeline_001_source0_startofpacket),                  \n\t\t.out_endofpacket   (limiter_pipeline_001_source0_endofpacket),                    \n\t\t.out_data          (limiter_pipeline_001_source0_data),                           \n\t\t.out_channel       (limiter_pipeline_001_source0_channel),                        \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_src_ready),                                      \n\t\t.in_valid          (cmd_xbar_mux_src_valid),                                      \n\t\t.in_startofpacket  (cmd_xbar_mux_src_startofpacket),                              \n\t\t.in_endofpacket    (cmd_xbar_mux_src_endofpacket),                                \n\t\t.in_data           (cmd_xbar_mux_src_data),                                       \n\t\t.in_channel        (cmd_xbar_mux_src_channel),                                    \n\t\t.out_ready         (agent_pipeline_source0_ready),                                \n\t\t.out_valid         (agent_pipeline_source0_valid),                                \n\t\t.out_startofpacket (agent_pipeline_source0_startofpacket),                        \n\t\t.out_endofpacket   (agent_pipeline_source0_endofpacket),                          \n\t\t.out_data          (agent_pipeline_source0_data),                                 \n\t\t.out_channel       (agent_pipeline_source0_channel),                              \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_001 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                 \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),         \n\t\t.in_ready          (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_001_source0_ready),                                    \n\t\t.out_valid         (agent_pipeline_001_source0_valid),                                    \n\t\t.out_startofpacket (agent_pipeline_001_source0_startofpacket),                            \n\t\t.out_endofpacket   (agent_pipeline_001_source0_endofpacket),                              \n\t\t.out_data          (agent_pipeline_001_source0_data),                                     \n\t\t.in_empty          (1'b0),                                                                \n\t\t.out_empty         (),                                                                    \n\t\t.out_error         (),                                                                    \n\t\t.in_error          (1'b0),                                                                \n\t\t.out_channel       (),                                                                    \n\t\t.in_channel        (1'b0)                                                                 \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_002 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_001_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_001_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_001_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_001_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_001_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_001_src_channel),                                \n\t\t.out_ready         (agent_pipeline_002_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_002_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_002_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_002_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_002_source0_data),                             \n\t\t.out_channel       (agent_pipeline_002_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_003 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                            \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                    \n\t\t.in_ready          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_003_source0_ready),                                               \n\t\t.out_valid         (agent_pipeline_003_source0_valid),                                               \n\t\t.out_startofpacket (agent_pipeline_003_source0_startofpacket),                                       \n\t\t.out_endofpacket   (agent_pipeline_003_source0_endofpacket),                                         \n\t\t.out_data          (agent_pipeline_003_source0_data),                                                \n\t\t.in_empty          (1'b0),                                                                           \n\t\t.out_empty         (),                                                                               \n\t\t.out_error         (),                                                                               \n\t\t.in_error          (1'b0),                                                                           \n\t\t.out_channel       (),                                                                               \n\t\t.in_channel        (1'b0)                                                                            \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_004 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_002_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_002_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_002_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_002_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_002_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_002_src_channel),                                \n\t\t.out_ready         (agent_pipeline_004_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_004_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_004_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_004_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_004_source0_data),                             \n\t\t.out_channel       (agent_pipeline_004_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_005 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                   \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),           \n\t\t.in_ready          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_005_source0_ready),                                      \n\t\t.out_valid         (agent_pipeline_005_source0_valid),                                      \n\t\t.out_startofpacket (agent_pipeline_005_source0_startofpacket),                              \n\t\t.out_endofpacket   (agent_pipeline_005_source0_endofpacket),                                \n\t\t.out_data          (agent_pipeline_005_source0_data),                                       \n\t\t.in_empty          (1'b0),                                                                  \n\t\t.out_empty         (),                                                                      \n\t\t.out_error         (),                                                                      \n\t\t.in_error          (1'b0),                                                                  \n\t\t.out_channel       (),                                                                      \n\t\t.in_channel        (1'b0)                                                                   \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_006 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_003_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_003_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_003_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_003_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_003_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_003_src_channel),                                \n\t\t.out_ready         (agent_pipeline_006_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_006_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_006_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_006_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_006_source0_data),                             \n\t\t.out_channel       (agent_pipeline_006_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_007 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                   \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),           \n\t\t.in_ready          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_007_source0_ready),                                      \n\t\t.out_valid         (agent_pipeline_007_source0_valid),                                      \n\t\t.out_startofpacket (agent_pipeline_007_source0_startofpacket),                              \n\t\t.out_endofpacket   (agent_pipeline_007_source0_endofpacket),                                \n\t\t.out_data          (agent_pipeline_007_source0_data),                                       \n\t\t.in_empty          (1'b0),                                                                  \n\t\t.out_empty         (),                                                                      \n\t\t.out_error         (),                                                                      \n\t\t.in_error          (1'b0),                                                                  \n\t\t.out_channel       (),                                                                      \n\t\t.in_channel        (1'b0)                                                                   \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_008 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_004_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_004_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_004_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_004_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_004_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_004_src_channel),                                \n\t\t.out_ready         (agent_pipeline_008_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_008_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_008_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_008_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_008_source0_data),                             \n\t\t.out_channel       (agent_pipeline_008_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_009 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                     \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),             \n\t\t.in_ready          (td_status_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (td_status_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (td_status_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (td_status_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (td_status_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_009_source0_ready),                                        \n\t\t.out_valid         (agent_pipeline_009_source0_valid),                                        \n\t\t.out_startofpacket (agent_pipeline_009_source0_startofpacket),                                \n\t\t.out_endofpacket   (agent_pipeline_009_source0_endofpacket),                                  \n\t\t.out_data          (agent_pipeline_009_source0_data),                                         \n\t\t.in_empty          (1'b0),                                                                    \n\t\t.out_empty         (),                                                                        \n\t\t.out_error         (),                                                                        \n\t\t.in_error          (1'b0),                                                                    \n\t\t.out_channel       (),                                                                        \n\t\t.in_channel        (1'b0)                                                                     \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_010 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_005_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_005_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_005_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_005_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_005_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_005_src_channel),                                \n\t\t.out_ready         (agent_pipeline_010_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_010_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_010_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_010_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_010_source0_data),                             \n\t\t.out_channel       (agent_pipeline_010_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_011 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                      \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),              \n\t\t.in_ready          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_011_source0_ready),                                         \n\t\t.out_valid         (agent_pipeline_011_source0_valid),                                         \n\t\t.out_startofpacket (agent_pipeline_011_source0_startofpacket),                                 \n\t\t.out_endofpacket   (agent_pipeline_011_source0_endofpacket),                                   \n\t\t.out_data          (agent_pipeline_011_source0_data),                                          \n\t\t.in_empty          (1'b0),                                                                     \n\t\t.out_empty         (),                                                                         \n\t\t.out_error         (),                                                                         \n\t\t.in_error          (1'b0),                                                                     \n\t\t.out_channel       (),                                                                         \n\t\t.in_channel        (1'b0)                                                                      \n\t);\n\nendmodule\n```"
        },
        {
            "role": "user",
            "content": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
        },
        {
            "role": "assistant",
            "content": "Module name: DE1_SoC_QSYS_mm_interconnect_2. Module specification: This module implements a memory-mapped interconnect fabric for a System-on-Chip (SoC) design, facilitating communication between various components. It has input ports for clock and reset signals, address and control signals from the clock crossing IO slow master, and read data from slave components. Output ports include control signals for the master and various slave components. Internal signals handle bus transactions, addressing, and data routing between master and slave interfaces. The module consists of several key components: address routers, command and response demultiplexers, arbiters, and pipeline stages. These components work together to manage address decoding, data routing, and arbitration between multiple master and slave interfaces. The interconnect supports data transfers between different clock domains and handles bus protocols for efficient system integration. The module uses a variety of internal signals to manage communication between different blocks"
        }
    ],
    "claude-message": [
        {
            "role": "user",
            "content": [
                {
                    "type": "text",
                    "text": "You are an expert in hardware design with a deep understanding of Verilog RTL codes. Now I want to train a large language model for code comment generation tasks specifically focused on Verilog RTL codes. And I want you to help me process the raw data, transforming it into suitable formats that can serve as inputs and outputs for the model."
                },
                {
                    "type": "text",
                    "text": "Name of the module and its functionality is as follows: \nModule name: DE1_SoC_QSYS_mm_interconnect_2\n\nExplanation: This module appears to be an interconnect component for a System-on-Chip (SoC) design. It implements a memory-mapped interconnect fabric that connects various components of the system, including masters and slaves. The module handles address decoding, data routing, and arbitration between multiple master and slave interfaces. It includes components like address routers, command and response demultiplexers, arbiters, and pipeline stages to manage communication between different parts of the SoC. The interconnect likely facilitates data transfers between different clock domains and manages bus protocols for efficient system integration."
                },
                {
                    "type": "text",
                    "text": "Input and output ports and their explanation is as follows: \nBased on the given Verilog code for the DE1_SoC_QSYS_mm_interconnect_2 module, here are the input and output ports along with their explanations:\n\nInput ports:\n- pll_sys_outclk2_clk\n- clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset\n- clock_crossing_io_slow_m0_address\n- clock_crossing_io_slow_m0_burstcount\n- clock_crossing_io_slow_m0_byteenable\n- clock_crossing_io_slow_m0_read\n- clock_crossing_io_slow_m0_write\n- clock_crossing_io_slow_m0_writedata\n- clock_crossing_io_slow_m0_debugaccess\n- i2c_scl_s1_readdata\n- i2c_sda_s1_readdata\n- sysid_control_slave_readdata\n- td_reset_n_s1_readdata\n- td_status_s1_readdata\n- timer_s1_readdata\n\nExplanation: These input ports include clock and reset signals, address and control signals from the clock crossing IO slow master, and read data from various slave components in the system.\n\nOutput ports:\n- clock_crossing_io_slow_m0_waitrequest\n- clock_crossing_io_slow_m0_readdata\n- clock_crossing_io_slow_m0_readdatavalid\n- i2c_scl_s1_address\n- i2c_scl_s1_write\n- i2c_scl_s1_writedata\n- i2c_scl_s1_chipselect\n- i2c_sda_s1_address\n- i2c_sda_s1_write\n- i2c_sda_s1_writedata\n- i2c_sda_s1_chipselect\n- sysid_control_slave_address\n- td_reset_n_s1_address\n- td_reset_n_s1_write\n- td_reset_n_s1_writedata\n- td_reset_n_s1_chipselect\n- td_status_s1_address\n- timer_s1_address\n- timer_s1_write\n- timer_s1_writedata\n- timer_s1_chipselect\n\nExplanation: These output ports include control signals for the clock crossing IO slow master (waitrequest, readdata, readdatavalid) and various control and data signals for the slave components in the system, such as address lines, write enables, write data, and chip select signals."
                },
                {
                    "type": "text",
                    "text": "Internal signals and their explanation is as follows: \nInternal signals:\nclock_crossing_io_slow_m0_translator_avalon_universal_master_0_waitrequest, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_burstcount, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_writedata, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_address, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_lock, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_write, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_read, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdata, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_debugaccess, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_byteenable, clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdatavalid.\n\nExplanation: These signals are part of the Avalon Universal Master interface for the clock crossing IO slow master. They handle various aspects of bus transactions such as wait requests, burst counts, read/write operations, addressing, and data transfer.\n\nInternal signals:\ntimer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest, timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount, timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata, timer_s1_translator_avalon_universal_slave_0_agent_m0_address, timer_s1_translator_avalon_universal_slave_0_agent_m0_write, timer_s1_translator_avalon_universal_slave_0_agent_m0_lock, timer_s1_translator_avalon_universal_slave_0_agent_m0_read, timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata, timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid, timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess, timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable.\n\nExplanation: These signals are part of the Avalon Universal Slave interface for the timer slave component. They handle communication between the interconnect and the timer slave, managing data transfer, addressing, and control operations.\n\nInternal signals:\nsysid_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_address, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_write, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_lock, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_read, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess, sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable.\n\nExplanation: These signals are part of the Avalon Universal Slave interface for the system ID control slave component. They manage communication between the interconnect and the system ID control slave, handling data transfer, addressing, and control operations."
                },
                {
                    "type": "text",
                    "text": "Original Verilog code is as follows: \n<code>\n\n\n\n\n\n\n`timescale 1 ps / 1 ps\nmodule DE1_SoC_QSYS_mm_interconnect_2 (\n\t\tinput  wire        pll_sys_outclk2_clk,                                         \n\t\tinput  wire        clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset, \n\t\tinput  wire [8:0]  clock_crossing_io_slow_m0_address,                           \n\t\toutput wire        clock_crossing_io_slow_m0_waitrequest,                       \n\t\tinput  wire [0:0]  clock_crossing_io_slow_m0_burstcount,                        \n\t\tinput  wire [3:0]  clock_crossing_io_slow_m0_byteenable,                        \n\t\tinput  wire        clock_crossing_io_slow_m0_read,                              \n\t\toutput wire [31:0] clock_crossing_io_slow_m0_readdata,                          \n\t\toutput wire        clock_crossing_io_slow_m0_readdatavalid,                     \n\t\tinput  wire        clock_crossing_io_slow_m0_write,                             \n\t\tinput  wire [31:0] clock_crossing_io_slow_m0_writedata,                         \n\t\tinput  wire        clock_crossing_io_slow_m0_debugaccess,                       \n\t\toutput wire [1:0]  i2c_scl_s1_address,                                          \n\t\toutput wire        i2c_scl_s1_write,                                            \n\t\tinput  wire [31:0] i2c_scl_s1_readdata,                                         \n\t\toutput wire [31:0] i2c_scl_s1_writedata,                                        \n\t\toutput wire        i2c_scl_s1_chipselect,                                       \n\t\toutput wire [1:0]  i2c_sda_s1_address,                                          \n\t\toutput wire        i2c_sda_s1_write,                                            \n\t\tinput  wire [31:0] i2c_sda_s1_readdata,                                         \n\t\toutput wire [31:0] i2c_sda_s1_writedata,                                        \n\t\toutput wire        i2c_sda_s1_chipselect,                                       \n\t\toutput wire [0:0]  sysid_control_slave_address,                                 \n\t\tinput  wire [31:0] sysid_control_slave_readdata,                                \n\t\toutput wire [1:0]  td_reset_n_s1_address,                                       \n\t\toutput wire        td_reset_n_s1_write,                                         \n\t\tinput  wire [31:0] td_reset_n_s1_readdata,                                      \n\t\toutput wire [31:0] td_reset_n_s1_writedata,                                     \n\t\toutput wire        td_reset_n_s1_chipselect,                                    \n\t\toutput wire [1:0]  td_status_s1_address,                                        \n\t\tinput  wire [31:0] td_status_s1_readdata,                                       \n\t\toutput wire [2:0]  timer_s1_address,                                            \n\t\toutput wire        timer_s1_write,                                              \n\t\tinput  wire [15:0] timer_s1_readdata,                                           \n\t\toutput wire [15:0] timer_s1_writedata,                                          \n\t\toutput wire        timer_s1_chipselect                                          \n\t);\n\n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_waitrequest;               \n\twire   [2:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_burstcount;                \n\twire  [31:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_writedata;                 \n\twire   [8:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_address;                   \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_lock;                      \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_write;                     \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_read;                      \n\twire  [31:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdata;                  \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_debugaccess;               \n\twire   [3:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_byteenable;                \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdatavalid;             \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                        \n\twire   [2:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                         \n\twire  [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                          \n\twire   [8:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_address;                            \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_write;                              \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_lock;                               \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_read;                               \n\twire  [31:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                           \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                      \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                        \n\twire   [3:0] timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                         \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;                 \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                       \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;               \n\twire  [83:0] timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                        \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                       \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;              \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                    \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;            \n\twire  [83:0] timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                     \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                    \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                  \n\twire  [33:0] timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                   \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                  \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest;             \n\twire   [2:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount;              \n\twire  [31:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata;               \n\twire   [8:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_address;                 \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_write;                   \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_lock;                    \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_read;                    \n\twire  [31:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata;                \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid;           \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess;             \n\twire   [3:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable;              \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;      \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid;            \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;    \n\twire  [83:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data;             \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready;            \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;   \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;         \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket; \n\twire  [83:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;          \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;         \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;       \n\twire  [33:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;        \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;       \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                      \n\twire   [2:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                       \n\twire  [31:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                        \n\twire   [8:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address;                          \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write;                            \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock;                             \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read;                             \n\twire  [31:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                         \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                    \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                      \n\twire   [3:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                       \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;               \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                     \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;             \n\twire  [83:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                      \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                     \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;            \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                  \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;          \n\twire  [83:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                   \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                  \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                \n\twire  [33:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                 \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                      \n\twire   [2:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                       \n\twire  [31:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                        \n\twire   [8:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address;                          \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write;                            \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock;                             \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read;                             \n\twire  [31:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                         \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                    \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                      \n\twire   [3:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                       \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;               \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                     \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;             \n\twire  [83:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                      \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                     \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;            \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                  \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;          \n\twire  [83:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                   \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                  \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;                \n\twire  [33:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;                 \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;                \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                    \n\twire   [2:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                     \n\twire  [31:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                      \n\twire   [8:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_address;                        \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_write;                          \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_lock;                           \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_read;                           \n\twire  [31:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                       \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                  \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                    \n\twire   [3:0] td_status_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                     \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;             \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                   \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;           \n\twire  [83:0] td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                    \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                   \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;          \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;                \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;        \n\twire  [83:0] td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                 \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;                \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;              \n\twire  [33:0] td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;               \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;              \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest;                   \n\twire   [2:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_burstcount;                    \n\twire  [31:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_writedata;                     \n\twire   [8:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_address;                       \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_write;                         \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_lock;                          \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_read;                          \n\twire  [31:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdata;                      \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid;                 \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess;                   \n\twire   [3:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_byteenable;                    \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket;            \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_valid;                  \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket;          \n\twire  [83:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_data;                   \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_ready;                  \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket;         \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid;               \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket;       \n\twire  [83:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data;                \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready;               \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid;             \n\twire  [33:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data;              \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready;             \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_endofpacket;      \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_valid;            \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_startofpacket;    \n\twire  [82:0] clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_data;             \n\twire         clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_ready;            \n\twire         id_router_src_endofpacket;                                                                \n\twire         id_router_src_valid;                                                                      \n\twire         id_router_src_startofpacket;                                                              \n\twire  [82:0] id_router_src_data;                                                                       \n\twire   [5:0] id_router_src_channel;                                                                    \n\twire         id_router_src_ready;                                                                      \n\twire         id_router_001_src_endofpacket;                                                            \n\twire         id_router_001_src_valid;                                                                  \n\twire         id_router_001_src_startofpacket;                                                          \n\twire  [82:0] id_router_001_src_data;                                                                   \n\twire   [5:0] id_router_001_src_channel;                                                                \n\twire         id_router_001_src_ready;                                                                  \n\twire         id_router_002_src_endofpacket;                                                            \n\twire         id_router_002_src_valid;                                                                  \n\twire         id_router_002_src_startofpacket;                                                          \n\twire  [82:0] id_router_002_src_data;                                                                   \n\twire   [5:0] id_router_002_src_channel;                                                                \n\twire         id_router_002_src_ready;                                                                  \n\twire         id_router_003_src_endofpacket;                                                            \n\twire         id_router_003_src_valid;                                                                  \n\twire         id_router_003_src_startofpacket;                                                          \n\twire  [82:0] id_router_003_src_data;                                                                   \n\twire   [5:0] id_router_003_src_channel;                                                                \n\twire         id_router_003_src_ready;                                                                  \n\twire         id_router_004_src_endofpacket;                                                            \n\twire         id_router_004_src_valid;                                                                  \n\twire         id_router_004_src_startofpacket;                                                          \n\twire  [82:0] id_router_004_src_data;                                                                   \n\twire   [5:0] id_router_004_src_channel;                                                                \n\twire         id_router_004_src_ready;                                                                  \n\twire         id_router_005_src_endofpacket;                                                            \n\twire         id_router_005_src_valid;                                                                  \n\twire         id_router_005_src_startofpacket;                                                          \n\twire  [82:0] id_router_005_src_data;                                                                   \n\twire   [5:0] id_router_005_src_channel;                                                                \n\twire         id_router_005_src_ready;                                                                  \n\twire         addr_router_src_endofpacket;                                                              \n\twire         addr_router_src_valid;                                                                    \n\twire         addr_router_src_startofpacket;                                                            \n\twire  [82:0] addr_router_src_data;                                                                     \n\twire   [5:0] addr_router_src_channel;                                                                  \n\twire         addr_router_src_ready;                                                                    \n\twire         limiter_rsp_src_endofpacket;                                                              \n\twire         limiter_rsp_src_valid;                                                                    \n\twire         limiter_rsp_src_startofpacket;                                                            \n\twire  [82:0] limiter_rsp_src_data;                                                                     \n\twire   [5:0] limiter_rsp_src_channel;                                                                  \n\twire         limiter_rsp_src_ready;                                                                    \n\twire         cmd_xbar_demux_src0_endofpacket;                                                          \n\twire         cmd_xbar_demux_src0_valid;                                                                \n\twire         cmd_xbar_demux_src0_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src0_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src0_channel;                                                              \n\twire         cmd_xbar_demux_src0_ready;                                                                \n\twire         cmd_xbar_demux_src1_endofpacket;                                                          \n\twire         cmd_xbar_demux_src1_valid;                                                                \n\twire         cmd_xbar_demux_src1_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src1_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src1_channel;                                                              \n\twire         cmd_xbar_demux_src1_ready;                                                                \n\twire         cmd_xbar_demux_src2_endofpacket;                                                          \n\twire         cmd_xbar_demux_src2_valid;                                                                \n\twire         cmd_xbar_demux_src2_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src2_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src2_channel;                                                              \n\twire         cmd_xbar_demux_src2_ready;                                                                \n\twire         cmd_xbar_demux_src3_endofpacket;                                                          \n\twire         cmd_xbar_demux_src3_valid;                                                                \n\twire         cmd_xbar_demux_src3_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src3_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src3_channel;                                                              \n\twire         cmd_xbar_demux_src3_ready;                                                                \n\twire         cmd_xbar_demux_src4_endofpacket;                                                          \n\twire         cmd_xbar_demux_src4_valid;                                                                \n\twire         cmd_xbar_demux_src4_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src4_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src4_channel;                                                              \n\twire         cmd_xbar_demux_src4_ready;                                                                \n\twire         cmd_xbar_demux_src5_endofpacket;                                                          \n\twire         cmd_xbar_demux_src5_valid;                                                                \n\twire         cmd_xbar_demux_src5_startofpacket;                                                        \n\twire  [82:0] cmd_xbar_demux_src5_data;                                                                 \n\twire   [5:0] cmd_xbar_demux_src5_channel;                                                              \n\twire         cmd_xbar_demux_src5_ready;                                                                \n\twire         rsp_xbar_demux_src0_endofpacket;                                                          \n\twire         rsp_xbar_demux_src0_valid;                                                                \n\twire         rsp_xbar_demux_src0_startofpacket;                                                        \n\twire  [82:0] rsp_xbar_demux_src0_data;                                                                 \n\twire   [5:0] rsp_xbar_demux_src0_channel;                                                              \n\twire         rsp_xbar_demux_src0_ready;                                                                \n\twire         rsp_xbar_demux_001_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_001_src0_valid;                                                            \n\twire         rsp_xbar_demux_001_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_001_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_001_src0_channel;                                                          \n\twire         rsp_xbar_demux_001_src0_ready;                                                            \n\twire         rsp_xbar_demux_002_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_002_src0_valid;                                                            \n\twire         rsp_xbar_demux_002_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_002_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_002_src0_channel;                                                          \n\twire         rsp_xbar_demux_002_src0_ready;                                                            \n\twire         rsp_xbar_demux_003_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_003_src0_valid;                                                            \n\twire         rsp_xbar_demux_003_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_003_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_003_src0_channel;                                                          \n\twire         rsp_xbar_demux_003_src0_ready;                                                            \n\twire         rsp_xbar_demux_004_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_004_src0_valid;                                                            \n\twire         rsp_xbar_demux_004_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_004_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_004_src0_channel;                                                          \n\twire         rsp_xbar_demux_004_src0_ready;                                                            \n\twire         rsp_xbar_demux_005_src0_endofpacket;                                                      \n\twire         rsp_xbar_demux_005_src0_valid;                                                            \n\twire         rsp_xbar_demux_005_src0_startofpacket;                                                    \n\twire  [82:0] rsp_xbar_demux_005_src0_data;                                                             \n\twire   [5:0] rsp_xbar_demux_005_src0_channel;                                                          \n\twire         rsp_xbar_demux_005_src0_ready;                                                            \n\twire         limiter_cmd_src_endofpacket;                                                              \n\twire   [0:0] limiter_cmd_src_valid;                                                                    \n\twire         limiter_cmd_src_startofpacket;                                                            \n\twire  [82:0] limiter_cmd_src_data;                                                                     \n\twire   [5:0] limiter_cmd_src_channel;                                                                  \n\twire         limiter_cmd_src_ready;                                                                    \n\twire         limiter_pipeline_source0_endofpacket;                                                     \n\twire         limiter_pipeline_source0_valid;                                                           \n\twire         limiter_pipeline_source0_startofpacket;                                                   \n\twire  [82:0] limiter_pipeline_source0_data;                                                            \n\twire   [5:0] limiter_pipeline_source0_channel;                                                         \n\twire         limiter_pipeline_source0_ready;                                                           \n\twire         rsp_xbar_mux_src_endofpacket;                                                             \n\twire         rsp_xbar_mux_src_valid;                                                                   \n\twire         rsp_xbar_mux_src_startofpacket;                                                           \n\twire  [82:0] rsp_xbar_mux_src_data;                                                                    \n\twire   [5:0] rsp_xbar_mux_src_channel;                                                                 \n\twire         rsp_xbar_mux_src_ready;                                                                   \n\twire         limiter_pipeline_001_source0_endofpacket;                                                 \n\twire         limiter_pipeline_001_source0_valid;                                                       \n\twire         limiter_pipeline_001_source0_startofpacket;                                               \n\twire  [82:0] limiter_pipeline_001_source0_data;                                                        \n\twire   [5:0] limiter_pipeline_001_source0_channel;                                                     \n\twire         limiter_pipeline_001_source0_ready;                                                       \n\twire         cmd_xbar_mux_src_endofpacket;                                                             \n\twire         cmd_xbar_mux_src_valid;                                                                   \n\twire         cmd_xbar_mux_src_startofpacket;                                                           \n\twire  [82:0] cmd_xbar_mux_src_data;                                                                    \n\twire   [5:0] cmd_xbar_mux_src_channel;                                                                 \n\twire         cmd_xbar_mux_src_ready;                                                                   \n\twire         agent_pipeline_source0_endofpacket;                                                       \n\twire         agent_pipeline_source0_valid;                                                             \n\twire         agent_pipeline_source0_startofpacket;                                                     \n\twire  [82:0] agent_pipeline_source0_data;                                                              \n\twire   [5:0] agent_pipeline_source0_channel;                                                           \n\twire         agent_pipeline_source0_ready;                                                             \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                        \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rp_valid;                              \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                      \n\twire  [82:0] timer_s1_translator_avalon_universal_slave_0_agent_rp_data;                               \n\twire         timer_s1_translator_avalon_universal_slave_0_agent_rp_ready;                              \n\twire         agent_pipeline_001_source0_endofpacket;                                                   \n\twire         agent_pipeline_001_source0_valid;                                                         \n\twire         agent_pipeline_001_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_001_source0_data;                                                          \n\twire         agent_pipeline_001_source0_ready;                                                         \n\twire         cmd_xbar_mux_001_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_001_src_valid;                                                               \n\twire         cmd_xbar_mux_001_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_001_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_001_src_channel;                                                             \n\twire         cmd_xbar_mux_001_src_ready;                                                               \n\twire         agent_pipeline_002_source0_endofpacket;                                                   \n\twire         agent_pipeline_002_source0_valid;                                                         \n\twire         agent_pipeline_002_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_002_source0_data;                                                          \n\twire   [5:0] agent_pipeline_002_source0_channel;                                                       \n\twire         agent_pipeline_002_source0_ready;                                                         \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket;             \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_valid;                   \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket;           \n\twire  [82:0] sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_data;                    \n\twire         sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_ready;                   \n\twire         agent_pipeline_003_source0_endofpacket;                                                   \n\twire         agent_pipeline_003_source0_valid;                                                         \n\twire         agent_pipeline_003_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_003_source0_data;                                                          \n\twire         agent_pipeline_003_source0_ready;                                                         \n\twire         cmd_xbar_mux_002_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_002_src_valid;                                                               \n\twire         cmd_xbar_mux_002_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_002_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_002_src_channel;                                                             \n\twire         cmd_xbar_mux_002_src_ready;                                                               \n\twire         agent_pipeline_004_source0_endofpacket;                                                   \n\twire         agent_pipeline_004_source0_valid;                                                         \n\twire         agent_pipeline_004_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_004_source0_data;                                                          \n\twire   [5:0] agent_pipeline_004_source0_channel;                                                       \n\twire         agent_pipeline_004_source0_ready;                                                         \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                      \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid;                            \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                    \n\twire  [82:0] i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data;                             \n\twire         i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready;                            \n\twire         agent_pipeline_005_source0_endofpacket;                                                   \n\twire         agent_pipeline_005_source0_valid;                                                         \n\twire         agent_pipeline_005_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_005_source0_data;                                                          \n\twire         agent_pipeline_005_source0_ready;                                                         \n\twire         cmd_xbar_mux_003_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_003_src_valid;                                                               \n\twire         cmd_xbar_mux_003_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_003_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_003_src_channel;                                                             \n\twire         cmd_xbar_mux_003_src_ready;                                                               \n\twire         agent_pipeline_006_source0_endofpacket;                                                   \n\twire         agent_pipeline_006_source0_valid;                                                         \n\twire         agent_pipeline_006_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_006_source0_data;                                                          \n\twire   [5:0] agent_pipeline_006_source0_channel;                                                       \n\twire         agent_pipeline_006_source0_ready;                                                         \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                      \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid;                            \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                    \n\twire  [82:0] i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data;                             \n\twire         i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready;                            \n\twire         agent_pipeline_007_source0_endofpacket;                                                   \n\twire         agent_pipeline_007_source0_valid;                                                         \n\twire         agent_pipeline_007_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_007_source0_data;                                                          \n\twire         agent_pipeline_007_source0_ready;                                                         \n\twire         cmd_xbar_mux_004_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_004_src_valid;                                                               \n\twire         cmd_xbar_mux_004_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_004_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_004_src_channel;                                                             \n\twire         cmd_xbar_mux_004_src_ready;                                                               \n\twire         agent_pipeline_008_source0_endofpacket;                                                   \n\twire         agent_pipeline_008_source0_valid;                                                         \n\twire         agent_pipeline_008_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_008_source0_data;                                                          \n\twire   [5:0] agent_pipeline_008_source0_channel;                                                       \n\twire         agent_pipeline_008_source0_ready;                                                         \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                    \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rp_valid;                          \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                  \n\twire  [82:0] td_status_s1_translator_avalon_universal_slave_0_agent_rp_data;                           \n\twire         td_status_s1_translator_avalon_universal_slave_0_agent_rp_ready;                          \n\twire         agent_pipeline_009_source0_endofpacket;                                                   \n\twire         agent_pipeline_009_source0_valid;                                                         \n\twire         agent_pipeline_009_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_009_source0_data;                                                          \n\twire         agent_pipeline_009_source0_ready;                                                         \n\twire         cmd_xbar_mux_005_src_endofpacket;                                                         \n\twire         cmd_xbar_mux_005_src_valid;                                                               \n\twire         cmd_xbar_mux_005_src_startofpacket;                                                       \n\twire  [82:0] cmd_xbar_mux_005_src_data;                                                                \n\twire   [5:0] cmd_xbar_mux_005_src_channel;                                                             \n\twire         cmd_xbar_mux_005_src_ready;                                                               \n\twire         agent_pipeline_010_source0_endofpacket;                                                   \n\twire         agent_pipeline_010_source0_valid;                                                         \n\twire         agent_pipeline_010_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_010_source0_data;                                                          \n\twire   [5:0] agent_pipeline_010_source0_channel;                                                       \n\twire         agent_pipeline_010_source0_ready;                                                         \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket;                   \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_valid;                         \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket;                 \n\twire  [82:0] td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_data;                          \n\twire         td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_ready;                         \n\twire         agent_pipeline_011_source0_endofpacket;                                                   \n\twire         agent_pipeline_011_source0_valid;                                                         \n\twire         agent_pipeline_011_source0_startofpacket;                                                 \n\twire  [82:0] agent_pipeline_011_source0_data;                                                          \n\twire         agent_pipeline_011_source0_ready;                                                         \n\n\taltera_merlin_master_translator #(\n\t\t.AV_ADDRESS_W                (9),\n\t\t.AV_DATA_W                   (32),\n\t\t.AV_BURSTCOUNT_W             (1),\n\t\t.AV_BYTEENABLE_W             (4),\n\t\t.UAV_ADDRESS_W               (9),\n\t\t.UAV_BURSTCOUNT_W            (3),\n\t\t.USE_READ                    (1),\n\t\t.USE_WRITE                   (1),\n\t\t.USE_BEGINBURSTTRANSFER      (0),\n\t\t.USE_BEGINTRANSFER           (0),\n\t\t.USE_CHIPSELECT              (0),\n\t\t.USE_BURSTCOUNT              (1),\n\t\t.USE_READDATAVALID           (1),\n\t\t.USE_WAITREQUEST             (1),\n\t\t.USE_READRESPONSE            (0),\n\t\t.USE_WRITERESPONSE           (0),\n\t\t.AV_SYMBOLS_PER_WORD         (4),\n\t\t.AV_ADDRESS_SYMBOLS          (1),\n\t\t.AV_BURSTCOUNT_SYMBOLS       (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR  (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR (0),\n\t\t.AV_LINEWRAPBURSTS           (0),\n\t\t.AV_REGISTERINCOMINGSIGNALS  (0)\n\t) clock_crossing_io_slow_m0_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                          \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                  \n\t\t.uav_address              (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_address),       \n\t\t.uav_burstcount           (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_burstcount),    \n\t\t.uav_read                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_read),          \n\t\t.uav_write                (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_write),         \n\t\t.uav_waitrequest          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_waitrequest),   \n\t\t.uav_readdatavalid        (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdatavalid), \n\t\t.uav_byteenable           (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_byteenable),    \n\t\t.uav_readdata             (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdata),      \n\t\t.uav_writedata            (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_writedata),     \n\t\t.uav_lock                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_lock),          \n\t\t.uav_debugaccess          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_debugaccess),   \n\t\t.av_address               (clock_crossing_io_slow_m0_address),                                            \n\t\t.av_waitrequest           (clock_crossing_io_slow_m0_waitrequest),                                        \n\t\t.av_burstcount            (clock_crossing_io_slow_m0_burstcount),                                         \n\t\t.av_byteenable            (clock_crossing_io_slow_m0_byteenable),                                         \n\t\t.av_read                  (clock_crossing_io_slow_m0_read),                                               \n\t\t.av_readdata              (clock_crossing_io_slow_m0_readdata),                                           \n\t\t.av_readdatavalid         (clock_crossing_io_slow_m0_readdatavalid),                                      \n\t\t.av_write                 (clock_crossing_io_slow_m0_write),                                              \n\t\t.av_writedata             (clock_crossing_io_slow_m0_writedata),                                          \n\t\t.av_debugaccess           (clock_crossing_io_slow_m0_debugaccess),                                        \n\t\t.av_beginbursttransfer    (1'b0),                                                                         \n\t\t.av_begintransfer         (1'b0),                                                                         \n\t\t.av_chipselect            (1'b0),                                                                         \n\t\t.av_lock                  (1'b0),                                                                         \n\t\t.uav_clken                (),                                                                             \n\t\t.av_clken                 (1'b1),                                                                         \n\t\t.uav_response             (2'b00),                                                                        \n\t\t.av_response              (),                                                                             \n\t\t.uav_writeresponserequest (),                                                                             \n\t\t.uav_writeresponsevalid   (1'b0),                                                                         \n\t\t.av_writeresponserequest  (1'b0),                                                                         \n\t\t.av_writeresponsevalid    ()                                                                              \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (3),\n\t\t.AV_DATA_W                      (16),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) timer_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                 \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),         \n\t\t.uav_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (timer_s1_address),                                                    \n\t\t.av_write                 (timer_s1_write),                                                      \n\t\t.av_readdata              (timer_s1_readdata),                                                   \n\t\t.av_writedata             (timer_s1_writedata),                                                  \n\t\t.av_chipselect            (timer_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                    \n\t\t.av_begintransfer         (),                                                                    \n\t\t.av_beginbursttransfer    (),                                                                    \n\t\t.av_burstcount            (),                                                                    \n\t\t.av_byteenable            (),                                                                    \n\t\t.av_readdatavalid         (1'b0),                                                                \n\t\t.av_waitrequest           (1'b0),                                                                \n\t\t.av_writebyteenable       (),                                                                    \n\t\t.av_lock                  (),                                                                    \n\t\t.av_clken                 (),                                                                    \n\t\t.uav_clken                (1'b0),                                                                \n\t\t.av_debugaccess           (),                                                                    \n\t\t.av_outputenable          (),                                                                    \n\t\t.uav_response             (),                                                                    \n\t\t.av_response              (2'b00),                                                               \n\t\t.uav_writeresponserequest (1'b0),                                                                \n\t\t.uav_writeresponsevalid   (),                                                                    \n\t\t.av_writeresponserequest  (),                                                                    \n\t\t.av_writeresponsevalid    (1'b0)                                                                 \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (1),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (4),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) sysid_control_slave_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                            \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                    \n\t\t.uav_address              (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (sysid_control_slave_address),                                                    \n\t\t.av_readdata              (sysid_control_slave_readdata),                                                   \n\t\t.av_write                 (),                                                                               \n\t\t.av_read                  (),                                                                               \n\t\t.av_writedata             (),                                                                               \n\t\t.av_begintransfer         (),                                                                               \n\t\t.av_beginbursttransfer    (),                                                                               \n\t\t.av_burstcount            (),                                                                               \n\t\t.av_byteenable            (),                                                                               \n\t\t.av_readdatavalid         (1'b0),                                                                           \n\t\t.av_waitrequest           (1'b0),                                                                           \n\t\t.av_writebyteenable       (),                                                                               \n\t\t.av_lock                  (),                                                                               \n\t\t.av_chipselect            (),                                                                               \n\t\t.av_clken                 (),                                                                               \n\t\t.uav_clken                (1'b0),                                                                           \n\t\t.av_debugaccess           (),                                                                               \n\t\t.av_outputenable          (),                                                                               \n\t\t.uav_response             (),                                                                               \n\t\t.av_response              (2'b00),                                                                          \n\t\t.uav_writeresponserequest (1'b0),                                                                           \n\t\t.uav_writeresponsevalid   (),                                                                               \n\t\t.av_writeresponserequest  (),                                                                               \n\t\t.av_writeresponsevalid    (1'b0)                                                                            \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) i2c_scl_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                   \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),           \n\t\t.uav_address              (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (i2c_scl_s1_address),                                                    \n\t\t.av_write                 (i2c_scl_s1_write),                                                      \n\t\t.av_readdata              (i2c_scl_s1_readdata),                                                   \n\t\t.av_writedata             (i2c_scl_s1_writedata),                                                  \n\t\t.av_chipselect            (i2c_scl_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) i2c_sda_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                   \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),           \n\t\t.uav_address              (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (i2c_sda_s1_address),                                                    \n\t\t.av_write                 (i2c_sda_s1_write),                                                      \n\t\t.av_readdata              (i2c_sda_s1_readdata),                                                   \n\t\t.av_writedata             (i2c_sda_s1_writedata),                                                  \n\t\t.av_chipselect            (i2c_sda_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                      \n\t\t.av_begintransfer         (),                                                                      \n\t\t.av_beginbursttransfer    (),                                                                      \n\t\t.av_burstcount            (),                                                                      \n\t\t.av_byteenable            (),                                                                      \n\t\t.av_readdatavalid         (1'b0),                                                                  \n\t\t.av_waitrequest           (1'b0),                                                                  \n\t\t.av_writebyteenable       (),                                                                      \n\t\t.av_lock                  (),                                                                      \n\t\t.av_clken                 (),                                                                      \n\t\t.uav_clken                (1'b0),                                                                  \n\t\t.av_debugaccess           (),                                                                      \n\t\t.av_outputenable          (),                                                                      \n\t\t.uav_response             (),                                                                      \n\t\t.av_response              (2'b00),                                                                 \n\t\t.uav_writeresponserequest (1'b0),                                                                  \n\t\t.uav_writeresponsevalid   (),                                                                      \n\t\t.av_writeresponserequest  (),                                                                      \n\t\t.av_writeresponsevalid    (1'b0)                                                                   \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) td_status_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                     \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),             \n\t\t.uav_address              (td_status_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (td_status_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (td_status_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (td_status_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (td_status_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (td_status_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (td_status_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (td_status_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (td_status_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (td_status_s1_address),                                                    \n\t\t.av_readdata              (td_status_s1_readdata),                                                   \n\t\t.av_write                 (),                                                                        \n\t\t.av_read                  (),                                                                        \n\t\t.av_writedata             (),                                                                        \n\t\t.av_begintransfer         (),                                                                        \n\t\t.av_beginbursttransfer    (),                                                                        \n\t\t.av_burstcount            (),                                                                        \n\t\t.av_byteenable            (),                                                                        \n\t\t.av_readdatavalid         (1'b0),                                                                    \n\t\t.av_waitrequest           (1'b0),                                                                    \n\t\t.av_writebyteenable       (),                                                                        \n\t\t.av_lock                  (),                                                                        \n\t\t.av_chipselect            (),                                                                        \n\t\t.av_clken                 (),                                                                        \n\t\t.uav_clken                (1'b0),                                                                    \n\t\t.av_debugaccess           (),                                                                        \n\t\t.av_outputenable          (),                                                                        \n\t\t.uav_response             (),                                                                        \n\t\t.av_response              (2'b00),                                                                   \n\t\t.uav_writeresponserequest (1'b0),                                                                    \n\t\t.uav_writeresponsevalid   (),                                                                        \n\t\t.av_writeresponserequest  (),                                                                        \n\t\t.av_writeresponsevalid    (1'b0)                                                                     \n\t);\n\n\taltera_merlin_slave_translator #(\n\t\t.AV_ADDRESS_W                   (2),\n\t\t.AV_DATA_W                      (32),\n\t\t.UAV_DATA_W                     (32),\n\t\t.AV_BURSTCOUNT_W                (1),\n\t\t.AV_BYTEENABLE_W                (1),\n\t\t.UAV_BYTEENABLE_W               (4),\n\t\t.UAV_ADDRESS_W                  (9),\n\t\t.UAV_BURSTCOUNT_W               (3),\n\t\t.AV_READLATENCY                 (0),\n\t\t.USE_READDATAVALID              (0),\n\t\t.USE_WAITREQUEST                (0),\n\t\t.USE_UAV_CLKEN                  (0),\n\t\t.USE_READRESPONSE               (0),\n\t\t.USE_WRITERESPONSE              (0),\n\t\t.AV_SYMBOLS_PER_WORD            (4),\n\t\t.AV_ADDRESS_SYMBOLS             (0),\n\t\t.AV_BURSTCOUNT_SYMBOLS          (0),\n\t\t.AV_CONSTANT_BURST_BEHAVIOR     (0),\n\t\t.UAV_CONSTANT_BURST_BEHAVIOR    (0),\n\t\t.AV_REQUIRE_UNALIGNED_ADDRESSES (0),\n\t\t.CHIPSELECT_THROUGH_READLATENCY (0),\n\t\t.AV_READ_WAIT_CYCLES            (1),\n\t\t.AV_WRITE_WAIT_CYCLES           (0),\n\t\t.AV_SETUP_WAIT_CYCLES           (0),\n\t\t.AV_DATA_HOLD_CYCLES            (0)\n\t) td_reset_n_s1_translator (\n\t\t.clk                      (pll_sys_outclk2_clk),                                                      \n\t\t.reset                    (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),              \n\t\t.uav_address              (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_address),       \n\t\t.uav_burstcount           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),    \n\t\t.uav_read                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_read),          \n\t\t.uav_write                (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_write),         \n\t\t.uav_waitrequest          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),   \n\t\t.uav_readdatavalid        (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid), \n\t\t.uav_byteenable           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),    \n\t\t.uav_readdata             (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdata),      \n\t\t.uav_writedata            (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_writedata),     \n\t\t.uav_lock                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_lock),          \n\t\t.uav_debugaccess          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),   \n\t\t.av_address               (td_reset_n_s1_address),                                                    \n\t\t.av_write                 (td_reset_n_s1_write),                                                      \n\t\t.av_readdata              (td_reset_n_s1_readdata),                                                   \n\t\t.av_writedata             (td_reset_n_s1_writedata),                                                  \n\t\t.av_chipselect            (td_reset_n_s1_chipselect),                                                 \n\t\t.av_read                  (),                                                                         \n\t\t.av_begintransfer         (),                                                                         \n\t\t.av_beginbursttransfer    (),                                                                         \n\t\t.av_burstcount            (),                                                                         \n\t\t.av_byteenable            (),                                                                         \n\t\t.av_readdatavalid         (1'b0),                                                                     \n\t\t.av_waitrequest           (1'b0),                                                                     \n\t\t.av_writebyteenable       (),                                                                         \n\t\t.av_lock                  (),                                                                         \n\t\t.av_clken                 (),                                                                         \n\t\t.uav_clken                (1'b0),                                                                     \n\t\t.av_debugaccess           (),                                                                         \n\t\t.av_outputenable          (),                                                                         \n\t\t.uav_response             (),                                                                         \n\t\t.av_response              (2'b00),                                                                    \n\t\t.uav_writeresponserequest (1'b0),                                                                     \n\t\t.uav_writeresponsevalid   (),                                                                         \n\t\t.av_writeresponserequest  (),                                                                         \n\t\t.av_writeresponsevalid    (1'b0)                                                                      \n\t);\n\n\taltera_merlin_master_agent #(\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_BURST_TYPE_H          (59),\n\t\t.PKT_BURST_TYPE_L          (58),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_TRANS_EXCLUSIVE       (50),\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_THREAD_ID_H           (70),\n\t\t.PKT_THREAD_ID_L           (70),\n\t\t.PKT_CACHE_H               (77),\n\t\t.PKT_CACHE_L               (74),\n\t\t.PKT_DATA_SIDEBAND_H       (61),\n\t\t.PKT_DATA_SIDEBAND_L       (61),\n\t\t.PKT_QOS_H                 (63),\n\t\t.PKT_QOS_L                 (63),\n\t\t.PKT_ADDR_SIDEBAND_H       (60),\n\t\t.PKT_ADDR_SIDEBAND_L       (60),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_DATA_W                 (83),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.AV_BURSTCOUNT_W           (3),\n\t\t.SUPPRESS_0_BYTEEN_RSP     (0),\n\t\t.ID                        (0),\n\t\t.BURSTWRAP_VALUE           (1),\n\t\t.CACHE_VALUE               (0),\n\t\t.SECURE_ACCESS_BIT         (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                                   \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                           \n\t\t.av_address              (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_address),                \n\t\t.av_write                (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_write),                  \n\t\t.av_read                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_read),                   \n\t\t.av_writedata            (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_writedata),              \n\t\t.av_readdata             (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdata),               \n\t\t.av_waitrequest          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_waitrequest),            \n\t\t.av_readdatavalid        (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_readdatavalid),          \n\t\t.av_byteenable           (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_byteenable),             \n\t\t.av_burstcount           (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_burstcount),             \n\t\t.av_debugaccess          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_debugaccess),            \n\t\t.av_lock                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_lock),                   \n\t\t.cp_valid                (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.cp_data                 (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.cp_startofpacket        (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.cp_endofpacket          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.cp_ready                (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.rp_valid                (limiter_rsp_src_valid),                                                                 \n\t\t.rp_data                 (limiter_rsp_src_data),                                                                  \n\t\t.rp_channel              (limiter_rsp_src_channel),                                                               \n\t\t.rp_startofpacket        (limiter_rsp_src_startofpacket),                                                         \n\t\t.rp_endofpacket          (limiter_rsp_src_endofpacket),                                                           \n\t\t.rp_ready                (limiter_rsp_src_ready),                                                                 \n\t\t.av_response             (),                                                                                      \n\t\t.av_writeresponserequest (1'b0),                                                                                  \n\t\t.av_writeresponsevalid   ()                                                                                       \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                           \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                   \n\t\t.m0_address              (timer_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (timer_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (timer_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (timer_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (timer_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (timer_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (timer_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (timer_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (timer_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_source0_ready),                                                  \n\t\t.cp_valid                (agent_pipeline_source0_valid),                                                  \n\t\t.cp_data                 (agent_pipeline_source0_data),                                                   \n\t\t.cp_startofpacket        (agent_pipeline_source0_startofpacket),                                          \n\t\t.cp_endofpacket          (agent_pipeline_source0_endofpacket),                                            \n\t\t.cp_channel              (agent_pipeline_source0_channel),                                                \n\t\t.rf_sink_ready           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (timer_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                         \n\t\t.m0_writeresponserequest (),                                                                              \n\t\t.m0_writeresponsevalid   (1'b0)                                                                           \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                           \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                   \n\t\t.in_data           (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (timer_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                         \n\t\t.csr_read          (1'b0),                                                                          \n\t\t.csr_write         (1'b0),                                                                          \n\t\t.csr_readdata      (),                                                                              \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                          \n\t\t.almost_full_data  (),                                                                              \n\t\t.almost_empty_data (),                                                                              \n\t\t.in_empty          (1'b0),                                                                          \n\t\t.out_empty         (),                                                                              \n\t\t.in_error          (1'b0),                                                                          \n\t\t.out_error         (),                                                                              \n\t\t.in_channel        (1'b0),                                                                          \n\t\t.out_channel       ()                                                                               \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) sysid_control_slave_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                                      \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                              \n\t\t.m0_address              (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (sysid_control_slave_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_002_source0_ready),                                                         \n\t\t.cp_valid                (agent_pipeline_002_source0_valid),                                                         \n\t\t.cp_data                 (agent_pipeline_002_source0_data),                                                          \n\t\t.cp_startofpacket        (agent_pipeline_002_source0_startofpacket),                                                 \n\t\t.cp_endofpacket          (agent_pipeline_002_source0_endofpacket),                                                   \n\t\t.cp_channel              (agent_pipeline_002_source0_channel),                                                       \n\t\t.rf_sink_ready           (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (sysid_control_slave_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                                    \n\t\t.m0_writeresponserequest (),                                                                                         \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                      \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                                      \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                              \n\t\t.in_data           (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                                    \n\t\t.csr_read          (1'b0),                                                                                     \n\t\t.csr_write         (1'b0),                                                                                     \n\t\t.csr_readdata      (),                                                                                         \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                                     \n\t\t.almost_full_data  (),                                                                                         \n\t\t.almost_empty_data (),                                                                                         \n\t\t.in_empty          (1'b0),                                                                                     \n\t\t.out_empty         (),                                                                                         \n\t\t.in_error          (1'b0),                                                                                     \n\t\t.out_error         (),                                                                                         \n\t\t.in_channel        (1'b0),                                                                                     \n\t\t.out_channel       ()                                                                                          \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) i2c_scl_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                             \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                     \n\t\t.m0_address              (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_004_source0_ready),                                                \n\t\t.cp_valid                (agent_pipeline_004_source0_valid),                                                \n\t\t.cp_data                 (agent_pipeline_004_source0_data),                                                 \n\t\t.cp_startofpacket        (agent_pipeline_004_source0_startofpacket),                                        \n\t\t.cp_endofpacket          (agent_pipeline_004_source0_endofpacket),                                          \n\t\t.cp_channel              (agent_pipeline_004_source0_channel),                                              \n\t\t.rf_sink_ready           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                             \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                     \n\t\t.in_data           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) i2c_sda_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                             \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                     \n\t\t.m0_address              (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_006_source0_ready),                                                \n\t\t.cp_valid                (agent_pipeline_006_source0_valid),                                                \n\t\t.cp_data                 (agent_pipeline_006_source0_data),                                                 \n\t\t.cp_startofpacket        (agent_pipeline_006_source0_startofpacket),                                        \n\t\t.cp_endofpacket          (agent_pipeline_006_source0_endofpacket),                                          \n\t\t.cp_channel              (agent_pipeline_006_source0_channel),                                              \n\t\t.rf_sink_ready           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                           \n\t\t.m0_writeresponserequest (),                                                                                \n\t\t.m0_writeresponsevalid   (1'b0)                                                                             \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                             \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                     \n\t\t.in_data           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                           \n\t\t.csr_read          (1'b0),                                                                            \n\t\t.csr_write         (1'b0),                                                                            \n\t\t.csr_readdata      (),                                                                                \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                            \n\t\t.almost_full_data  (),                                                                                \n\t\t.almost_empty_data (),                                                                                \n\t\t.in_empty          (1'b0),                                                                            \n\t\t.out_empty         (),                                                                                \n\t\t.in_error          (1'b0),                                                                            \n\t\t.out_error         (),                                                                                \n\t\t.in_channel        (1'b0),                                                                            \n\t\t.out_channel       ()                                                                                 \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) td_status_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                               \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                       \n\t\t.m0_address              (td_status_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (td_status_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (td_status_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (td_status_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (td_status_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (td_status_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (td_status_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (td_status_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (td_status_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (td_status_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (td_status_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (td_status_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (td_status_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (td_status_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (td_status_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_008_source0_ready),                                                  \n\t\t.cp_valid                (agent_pipeline_008_source0_valid),                                                  \n\t\t.cp_data                 (agent_pipeline_008_source0_data),                                                   \n\t\t.cp_startofpacket        (agent_pipeline_008_source0_startofpacket),                                          \n\t\t.cp_endofpacket          (agent_pipeline_008_source0_endofpacket),                                            \n\t\t.cp_channel              (agent_pipeline_008_source0_channel),                                                \n\t\t.rf_sink_ready           (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (td_status_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                             \n\t\t.m0_writeresponserequest (),                                                                                  \n\t\t.m0_writeresponsevalid   (1'b0)                                                                               \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                               \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                       \n\t\t.in_data           (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (td_status_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (td_status_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                             \n\t\t.csr_read          (1'b0),                                                                              \n\t\t.csr_write         (1'b0),                                                                              \n\t\t.csr_readdata      (),                                                                                  \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                              \n\t\t.almost_full_data  (),                                                                                  \n\t\t.almost_empty_data (),                                                                                  \n\t\t.in_empty          (1'b0),                                                                              \n\t\t.out_empty         (),                                                                                  \n\t\t.in_error          (1'b0),                                                                              \n\t\t.out_error         (),                                                                                  \n\t\t.in_channel        (1'b0),                                                                              \n\t\t.out_channel       ()                                                                                   \n\t);\n\n\taltera_merlin_slave_agent #(\n\t\t.PKT_DATA_H                (31),\n\t\t.PKT_DATA_L                (0),\n\t\t.PKT_BEGIN_BURST           (62),\n\t\t.PKT_SYMBOL_W              (8),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.PKT_ADDR_H                (44),\n\t\t.PKT_ADDR_L                (36),\n\t\t.PKT_TRANS_COMPRESSED_READ (45),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.PKT_TRANS_READ            (48),\n\t\t.PKT_TRANS_LOCK            (49),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_BURSTWRAP_H           (54),\n\t\t.PKT_BURSTWRAP_L           (54),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_PROTECTION_H          (73),\n\t\t.PKT_PROTECTION_L          (71),\n\t\t.PKT_RESPONSE_STATUS_H     (79),\n\t\t.PKT_RESPONSE_STATUS_L     (78),\n\t\t.PKT_BURST_SIZE_H          (57),\n\t\t.PKT_BURST_SIZE_L          (55),\n\t\t.PKT_ORI_BURST_SIZE_L      (80),\n\t\t.PKT_ORI_BURST_SIZE_H      (82),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.ST_DATA_W                 (83),\n\t\t.AVS_BURSTCOUNT_W          (3),\n\t\t.SUPPRESS_0_BYTEEN_CMD     (0),\n\t\t.PREVENT_FIFO_OVERFLOW     (1),\n\t\t.USE_READRESPONSE          (0),\n\t\t.USE_WRITERESPONSE         (0)\n\t) td_reset_n_s1_translator_avalon_universal_slave_0_agent (\n\t\t.clk                     (pll_sys_outclk2_clk),                                                                \n\t\t.reset                   (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                        \n\t\t.m0_address              (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_address),                 \n\t\t.m0_burstcount           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_burstcount),              \n\t\t.m0_byteenable           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_byteenable),              \n\t\t.m0_debugaccess          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_debugaccess),             \n\t\t.m0_lock                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_lock),                    \n\t\t.m0_readdata             (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdata),                \n\t\t.m0_readdatavalid        (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_readdatavalid),           \n\t\t.m0_read                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_read),                    \n\t\t.m0_waitrequest          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_waitrequest),             \n\t\t.m0_writedata            (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_writedata),               \n\t\t.m0_write                (td_reset_n_s1_translator_avalon_universal_slave_0_agent_m0_write),                   \n\t\t.rp_endofpacket          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),             \n\t\t.rp_ready                (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_ready),                   \n\t\t.rp_valid                (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_valid),                   \n\t\t.rp_data                 (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_data),                    \n\t\t.rp_startofpacket        (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket),           \n\t\t.cp_ready                (agent_pipeline_010_source0_ready),                                                   \n\t\t.cp_valid                (agent_pipeline_010_source0_valid),                                                   \n\t\t.cp_data                 (agent_pipeline_010_source0_data),                                                    \n\t\t.cp_startofpacket        (agent_pipeline_010_source0_startofpacket),                                           \n\t\t.cp_endofpacket          (agent_pipeline_010_source0_endofpacket),                                             \n\t\t.cp_channel              (agent_pipeline_010_source0_channel),                                                 \n\t\t.rf_sink_ready           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.rf_sink_valid           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.rf_sink_startofpacket   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.rf_sink_endofpacket     (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.rf_sink_data            (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.rf_source_ready         (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.rf_source_valid         (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.rf_source_startofpacket (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.rf_source_endofpacket   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.rf_source_data          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.rdata_fifo_sink_ready   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_sink_valid   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_sink_data    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.rdata_fifo_src_ready    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_ready),       \n\t\t.rdata_fifo_src_valid    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_valid),       \n\t\t.rdata_fifo_src_data     (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rdata_fifo_src_data),        \n\t\t.m0_response             (2'b00),                                                                              \n\t\t.m0_writeresponserequest (),                                                                                   \n\t\t.m0_writeresponsevalid   (1'b0)                                                                                \n\t);\n\n\taltera_avalon_sc_fifo #(\n\t\t.SYMBOLS_PER_BEAT    (1),\n\t\t.BITS_PER_SYMBOL     (84),\n\t\t.FIFO_DEPTH          (2),\n\t\t.CHANNEL_WIDTH       (0),\n\t\t.ERROR_WIDTH         (0),\n\t\t.USE_PACKETS         (1),\n\t\t.USE_FILL_LEVEL      (0),\n\t\t.EMPTY_LATENCY       (1),\n\t\t.USE_MEMORY_BLOCKS   (0),\n\t\t.USE_STORE_FORWARD   (0),\n\t\t.USE_ALMOST_FULL_IF  (0),\n\t\t.USE_ALMOST_EMPTY_IF (0)\n\t) td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo (\n\t\t.clk               (pll_sys_outclk2_clk),                                                                \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                        \n\t\t.in_data           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_data),             \n\t\t.in_valid          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_valid),            \n\t\t.in_ready          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_ready),            \n\t\t.in_startofpacket  (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_startofpacket),    \n\t\t.in_endofpacket    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rf_source_endofpacket),      \n\t\t.out_data          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_data),          \n\t\t.out_valid         (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_valid),         \n\t\t.out_ready         (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_ready),         \n\t\t.out_startofpacket (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_startofpacket), \n\t\t.out_endofpacket   (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rsp_fifo_out_endofpacket),   \n\t\t.csr_address       (2'b00),                                                                              \n\t\t.csr_read          (1'b0),                                                                               \n\t\t.csr_write         (1'b0),                                                                               \n\t\t.csr_readdata      (),                                                                                   \n\t\t.csr_writedata     (32'b00000000000000000000000000000000),                                               \n\t\t.almost_full_data  (),                                                                                   \n\t\t.almost_empty_data (),                                                                                   \n\t\t.in_empty          (1'b0),                                                                               \n\t\t.out_empty         (),                                                                                   \n\t\t.in_error          (1'b0),                                                                               \n\t\t.out_error         (),                                                                                   \n\t\t.in_channel        (1'b0),                                                                               \n\t\t.out_channel       ()                                                                                    \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_addr_router addr_router (\n\t\t.sink_ready         (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_ready),         \n\t\t.sink_valid         (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_valid),         \n\t\t.sink_data          (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_data),          \n\t\t.sink_startofpacket (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_startofpacket), \n\t\t.sink_endofpacket   (clock_crossing_io_slow_m0_translator_avalon_universal_master_0_agent_cp_endofpacket),   \n\t\t.clk                (pll_sys_outclk2_clk),                                                                   \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                           \n\t\t.src_ready          (addr_router_src_ready),                                                                 \n\t\t.src_valid          (addr_router_src_valid),                                                                 \n\t\t.src_data           (addr_router_src_data),                                                                  \n\t\t.src_channel        (addr_router_src_channel),                                                               \n\t\t.src_startofpacket  (addr_router_src_startofpacket),                                                         \n\t\t.src_endofpacket    (addr_router_src_endofpacket)                                                            \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router (\n\t\t.sink_ready         (agent_pipeline_001_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_001_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_001_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_001_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_001_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_src_ready),                                         \n\t\t.src_valid          (id_router_src_valid),                                         \n\t\t.src_data           (id_router_src_data),                                          \n\t\t.src_channel        (id_router_src_channel),                                       \n\t\t.src_startofpacket  (id_router_src_startofpacket),                                 \n\t\t.src_endofpacket    (id_router_src_endofpacket)                                    \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_001 (\n\t\t.sink_ready         (agent_pipeline_003_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_003_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_003_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_003_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_003_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_001_src_ready),                                     \n\t\t.src_valid          (id_router_001_src_valid),                                     \n\t\t.src_data           (id_router_001_src_data),                                      \n\t\t.src_channel        (id_router_001_src_channel),                                   \n\t\t.src_startofpacket  (id_router_001_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_001_src_endofpacket)                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_002 (\n\t\t.sink_ready         (agent_pipeline_005_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_005_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_005_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_005_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_005_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_002_src_ready),                                     \n\t\t.src_valid          (id_router_002_src_valid),                                     \n\t\t.src_data           (id_router_002_src_data),                                      \n\t\t.src_channel        (id_router_002_src_channel),                                   \n\t\t.src_startofpacket  (id_router_002_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_002_src_endofpacket)                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_003 (\n\t\t.sink_ready         (agent_pipeline_007_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_007_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_007_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_007_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_007_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_003_src_ready),                                     \n\t\t.src_valid          (id_router_003_src_valid),                                     \n\t\t.src_data           (id_router_003_src_data),                                      \n\t\t.src_channel        (id_router_003_src_channel),                                   \n\t\t.src_startofpacket  (id_router_003_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_003_src_endofpacket)                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_004 (\n\t\t.sink_ready         (agent_pipeline_009_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_009_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_009_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_009_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_009_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_004_src_ready),                                     \n\t\t.src_valid          (id_router_004_src_valid),                                     \n\t\t.src_data           (id_router_004_src_data),                                      \n\t\t.src_channel        (id_router_004_src_channel),                                   \n\t\t.src_startofpacket  (id_router_004_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_004_src_endofpacket)                                \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_id_router id_router_005 (\n\t\t.sink_ready         (agent_pipeline_011_source0_ready),                            \n\t\t.sink_valid         (agent_pipeline_011_source0_valid),                            \n\t\t.sink_data          (agent_pipeline_011_source0_data),                             \n\t\t.sink_startofpacket (agent_pipeline_011_source0_startofpacket),                    \n\t\t.sink_endofpacket   (agent_pipeline_011_source0_endofpacket),                      \n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready          (id_router_005_src_ready),                                     \n\t\t.src_valid          (id_router_005_src_valid),                                     \n\t\t.src_data           (id_router_005_src_data),                                      \n\t\t.src_channel        (id_router_005_src_channel),                                   \n\t\t.src_startofpacket  (id_router_005_src_startofpacket),                             \n\t\t.src_endofpacket    (id_router_005_src_endofpacket)                                \n\t);\n\n\taltera_merlin_traffic_limiter #(\n\t\t.PKT_DEST_ID_H             (69),\n\t\t.PKT_DEST_ID_L             (67),\n\t\t.PKT_SRC_ID_H              (66),\n\t\t.PKT_SRC_ID_L              (64),\n\t\t.PKT_TRANS_POSTED          (46),\n\t\t.PKT_TRANS_WRITE           (47),\n\t\t.MAX_OUTSTANDING_RESPONSES (9),\n\t\t.PIPELINED                 (0),\n\t\t.ST_DATA_W                 (83),\n\t\t.ST_CHANNEL_W              (6),\n\t\t.VALID_WIDTH               (1),\n\t\t.ENFORCE_ORDER             (1),\n\t\t.PREVENT_HAZARDS           (0),\n\t\t.PKT_BYTE_CNT_H            (53),\n\t\t.PKT_BYTE_CNT_L            (51),\n\t\t.PKT_BYTEEN_H              (35),\n\t\t.PKT_BYTEEN_L              (32),\n\t\t.REORDER                   (0)\n\t) limiter (\n\t\t.clk                    (pll_sys_outclk2_clk),                                         \n\t\t.reset                  (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.cmd_sink_ready         (addr_router_src_ready),                                       \n\t\t.cmd_sink_valid         (addr_router_src_valid),                                       \n\t\t.cmd_sink_data          (addr_router_src_data),                                        \n\t\t.cmd_sink_channel       (addr_router_src_channel),                                     \n\t\t.cmd_sink_startofpacket (addr_router_src_startofpacket),                               \n\t\t.cmd_sink_endofpacket   (addr_router_src_endofpacket),                                 \n\t\t.cmd_src_ready          (limiter_cmd_src_ready),                                       \n\t\t.cmd_src_data           (limiter_cmd_src_data),                                        \n\t\t.cmd_src_channel        (limiter_cmd_src_channel),                                     \n\t\t.cmd_src_startofpacket  (limiter_cmd_src_startofpacket),                               \n\t\t.cmd_src_endofpacket    (limiter_cmd_src_endofpacket),                                 \n\t\t.cmd_src_valid          (limiter_cmd_src_valid),                                       \n\t\t.rsp_sink_ready         (limiter_pipeline_001_source0_ready),                          \n\t\t.rsp_sink_valid         (limiter_pipeline_001_source0_valid),                          \n\t\t.rsp_sink_channel       (limiter_pipeline_001_source0_channel),                        \n\t\t.rsp_sink_data          (limiter_pipeline_001_source0_data),                           \n\t\t.rsp_sink_startofpacket (limiter_pipeline_001_source0_startofpacket),                  \n\t\t.rsp_sink_endofpacket   (limiter_pipeline_001_source0_endofpacket),                    \n\t\t.rsp_src_ready          (limiter_rsp_src_ready),                                       \n\t\t.rsp_src_valid          (limiter_rsp_src_valid),                                       \n\t\t.rsp_src_data           (limiter_rsp_src_data),                                        \n\t\t.rsp_src_channel        (limiter_rsp_src_channel),                                     \n\t\t.rsp_src_startofpacket  (limiter_rsp_src_startofpacket),                               \n\t\t.rsp_src_endofpacket    (limiter_rsp_src_endofpacket)                                  \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_demux cmd_xbar_demux (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (limiter_pipeline_source0_ready),                              \n\t\t.sink_channel       (limiter_pipeline_source0_channel),                            \n\t\t.sink_data          (limiter_pipeline_source0_data),                               \n\t\t.sink_startofpacket (limiter_pipeline_source0_startofpacket),                      \n\t\t.sink_endofpacket   (limiter_pipeline_source0_endofpacket),                        \n\t\t.sink_valid         (limiter_pipeline_source0_valid),                              \n\t\t.src0_ready         (cmd_xbar_demux_src0_ready),                                   \n\t\t.src0_valid         (cmd_xbar_demux_src0_valid),                                   \n\t\t.src0_data          (cmd_xbar_demux_src0_data),                                    \n\t\t.src0_channel       (cmd_xbar_demux_src0_channel),                                 \n\t\t.src0_startofpacket (cmd_xbar_demux_src0_startofpacket),                           \n\t\t.src0_endofpacket   (cmd_xbar_demux_src0_endofpacket),                             \n\t\t.src1_ready         (cmd_xbar_demux_src1_ready),                                   \n\t\t.src1_valid         (cmd_xbar_demux_src1_valid),                                   \n\t\t.src1_data          (cmd_xbar_demux_src1_data),                                    \n\t\t.src1_channel       (cmd_xbar_demux_src1_channel),                                 \n\t\t.src1_startofpacket (cmd_xbar_demux_src1_startofpacket),                           \n\t\t.src1_endofpacket   (cmd_xbar_demux_src1_endofpacket),                             \n\t\t.src2_ready         (cmd_xbar_demux_src2_ready),                                   \n\t\t.src2_valid         (cmd_xbar_demux_src2_valid),                                   \n\t\t.src2_data          (cmd_xbar_demux_src2_data),                                    \n\t\t.src2_channel       (cmd_xbar_demux_src2_channel),                                 \n\t\t.src2_startofpacket (cmd_xbar_demux_src2_startofpacket),                           \n\t\t.src2_endofpacket   (cmd_xbar_demux_src2_endofpacket),                             \n\t\t.src3_ready         (cmd_xbar_demux_src3_ready),                                   \n\t\t.src3_valid         (cmd_xbar_demux_src3_valid),                                   \n\t\t.src3_data          (cmd_xbar_demux_src3_data),                                    \n\t\t.src3_channel       (cmd_xbar_demux_src3_channel),                                 \n\t\t.src3_startofpacket (cmd_xbar_demux_src3_startofpacket),                           \n\t\t.src3_endofpacket   (cmd_xbar_demux_src3_endofpacket),                             \n\t\t.src4_ready         (cmd_xbar_demux_src4_ready),                                   \n\t\t.src4_valid         (cmd_xbar_demux_src4_valid),                                   \n\t\t.src4_data          (cmd_xbar_demux_src4_data),                                    \n\t\t.src4_channel       (cmd_xbar_demux_src4_channel),                                 \n\t\t.src4_startofpacket (cmd_xbar_demux_src4_startofpacket),                           \n\t\t.src4_endofpacket   (cmd_xbar_demux_src4_endofpacket),                             \n\t\t.src5_ready         (cmd_xbar_demux_src5_ready),                                   \n\t\t.src5_valid         (cmd_xbar_demux_src5_valid),                                   \n\t\t.src5_data          (cmd_xbar_demux_src5_data),                                    \n\t\t.src5_channel       (cmd_xbar_demux_src5_channel),                                 \n\t\t.src5_startofpacket (cmd_xbar_demux_src5_startofpacket),                           \n\t\t.src5_endofpacket   (cmd_xbar_demux_src5_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_src_ready),                                      \n\t\t.src_valid           (cmd_xbar_mux_src_valid),                                      \n\t\t.src_data            (cmd_xbar_mux_src_data),                                       \n\t\t.src_channel         (cmd_xbar_mux_src_channel),                                    \n\t\t.src_startofpacket   (cmd_xbar_mux_src_startofpacket),                              \n\t\t.src_endofpacket     (cmd_xbar_mux_src_endofpacket),                                \n\t\t.sink0_ready         (cmd_xbar_demux_src0_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src0_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src0_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src0_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src0_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src0_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_001 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_001_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_001_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_001_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_001_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_001_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_001_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src1_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src1_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src1_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src1_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src1_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src1_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_002 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_002_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_002_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_002_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_002_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_002_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_002_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src2_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src2_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src2_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src2_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src2_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src2_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_003 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_003_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_003_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_003_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_003_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_003_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_003_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src3_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src3_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src3_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src3_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src3_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src3_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_004 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_004_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_004_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_004_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_004_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_004_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_004_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src4_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src4_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src4_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src4_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src4_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src4_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_cmd_xbar_mux cmd_xbar_mux_005 (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (cmd_xbar_mux_005_src_ready),                                  \n\t\t.src_valid           (cmd_xbar_mux_005_src_valid),                                  \n\t\t.src_data            (cmd_xbar_mux_005_src_data),                                   \n\t\t.src_channel         (cmd_xbar_mux_005_src_channel),                                \n\t\t.src_startofpacket   (cmd_xbar_mux_005_src_startofpacket),                          \n\t\t.src_endofpacket     (cmd_xbar_mux_005_src_endofpacket),                            \n\t\t.sink0_ready         (cmd_xbar_demux_src5_ready),                                   \n\t\t.sink0_valid         (cmd_xbar_demux_src5_valid),                                   \n\t\t.sink0_channel       (cmd_xbar_demux_src5_channel),                                 \n\t\t.sink0_data          (cmd_xbar_demux_src5_data),                                    \n\t\t.sink0_startofpacket (cmd_xbar_demux_src5_startofpacket),                           \n\t\t.sink0_endofpacket   (cmd_xbar_demux_src5_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_src_ready),                                         \n\t\t.sink_channel       (id_router_src_channel),                                       \n\t\t.sink_data          (id_router_src_data),                                          \n\t\t.sink_startofpacket (id_router_src_startofpacket),                                 \n\t\t.sink_endofpacket   (id_router_src_endofpacket),                                   \n\t\t.sink_valid         (id_router_src_valid),                                         \n\t\t.src0_ready         (rsp_xbar_demux_src0_ready),                                   \n\t\t.src0_valid         (rsp_xbar_demux_src0_valid),                                   \n\t\t.src0_data          (rsp_xbar_demux_src0_data),                                    \n\t\t.src0_channel       (rsp_xbar_demux_src0_channel),                                 \n\t\t.src0_startofpacket (rsp_xbar_demux_src0_startofpacket),                           \n\t\t.src0_endofpacket   (rsp_xbar_demux_src0_endofpacket)                              \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_001 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_001_src_ready),                                     \n\t\t.sink_channel       (id_router_001_src_channel),                                   \n\t\t.sink_data          (id_router_001_src_data),                                      \n\t\t.sink_startofpacket (id_router_001_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_001_src_endofpacket),                               \n\t\t.sink_valid         (id_router_001_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_001_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_001_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_001_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_001_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_001_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_001_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_002 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_002_src_ready),                                     \n\t\t.sink_channel       (id_router_002_src_channel),                                   \n\t\t.sink_data          (id_router_002_src_data),                                      \n\t\t.sink_startofpacket (id_router_002_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_002_src_endofpacket),                               \n\t\t.sink_valid         (id_router_002_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_002_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_002_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_002_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_002_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_002_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_002_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_003 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_003_src_ready),                                     \n\t\t.sink_channel       (id_router_003_src_channel),                                   \n\t\t.sink_data          (id_router_003_src_data),                                      \n\t\t.sink_startofpacket (id_router_003_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_003_src_endofpacket),                               \n\t\t.sink_valid         (id_router_003_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_003_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_003_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_003_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_003_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_003_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_003_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_004 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_004_src_ready),                                     \n\t\t.sink_channel       (id_router_004_src_channel),                                   \n\t\t.sink_data          (id_router_004_src_data),                                      \n\t\t.sink_startofpacket (id_router_004_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_004_src_endofpacket),                               \n\t\t.sink_valid         (id_router_004_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_004_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_004_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_004_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_004_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_004_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_004_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_demux rsp_xbar_demux_005 (\n\t\t.clk                (pll_sys_outclk2_clk),                                         \n\t\t.reset              (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.sink_ready         (id_router_005_src_ready),                                     \n\t\t.sink_channel       (id_router_005_src_channel),                                   \n\t\t.sink_data          (id_router_005_src_data),                                      \n\t\t.sink_startofpacket (id_router_005_src_startofpacket),                             \n\t\t.sink_endofpacket   (id_router_005_src_endofpacket),                               \n\t\t.sink_valid         (id_router_005_src_valid),                                     \n\t\t.src0_ready         (rsp_xbar_demux_005_src0_ready),                               \n\t\t.src0_valid         (rsp_xbar_demux_005_src0_valid),                               \n\t\t.src0_data          (rsp_xbar_demux_005_src0_data),                                \n\t\t.src0_channel       (rsp_xbar_demux_005_src0_channel),                             \n\t\t.src0_startofpacket (rsp_xbar_demux_005_src0_startofpacket),                       \n\t\t.src0_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)                          \n\t);\n\n\tDE1_SoC_QSYS_mm_interconnect_2_rsp_xbar_mux rsp_xbar_mux (\n\t\t.clk                 (pll_sys_outclk2_clk),                                         \n\t\t.reset               (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.src_ready           (rsp_xbar_mux_src_ready),                                      \n\t\t.src_valid           (rsp_xbar_mux_src_valid),                                      \n\t\t.src_data            (rsp_xbar_mux_src_data),                                       \n\t\t.src_channel         (rsp_xbar_mux_src_channel),                                    \n\t\t.src_startofpacket   (rsp_xbar_mux_src_startofpacket),                              \n\t\t.src_endofpacket     (rsp_xbar_mux_src_endofpacket),                                \n\t\t.sink0_ready         (rsp_xbar_demux_src0_ready),                                   \n\t\t.sink0_valid         (rsp_xbar_demux_src0_valid),                                   \n\t\t.sink0_channel       (rsp_xbar_demux_src0_channel),                                 \n\t\t.sink0_data          (rsp_xbar_demux_src0_data),                                    \n\t\t.sink0_startofpacket (rsp_xbar_demux_src0_startofpacket),                           \n\t\t.sink0_endofpacket   (rsp_xbar_demux_src0_endofpacket),                             \n\t\t.sink1_ready         (rsp_xbar_demux_001_src0_ready),                               \n\t\t.sink1_valid         (rsp_xbar_demux_001_src0_valid),                               \n\t\t.sink1_channel       (rsp_xbar_demux_001_src0_channel),                             \n\t\t.sink1_data          (rsp_xbar_demux_001_src0_data),                                \n\t\t.sink1_startofpacket (rsp_xbar_demux_001_src0_startofpacket),                       \n\t\t.sink1_endofpacket   (rsp_xbar_demux_001_src0_endofpacket),                         \n\t\t.sink2_ready         (rsp_xbar_demux_002_src0_ready),                               \n\t\t.sink2_valid         (rsp_xbar_demux_002_src0_valid),                               \n\t\t.sink2_channel       (rsp_xbar_demux_002_src0_channel),                             \n\t\t.sink2_data          (rsp_xbar_demux_002_src0_data),                                \n\t\t.sink2_startofpacket (rsp_xbar_demux_002_src0_startofpacket),                       \n\t\t.sink2_endofpacket   (rsp_xbar_demux_002_src0_endofpacket),                         \n\t\t.sink3_ready         (rsp_xbar_demux_003_src0_ready),                               \n\t\t.sink3_valid         (rsp_xbar_demux_003_src0_valid),                               \n\t\t.sink3_channel       (rsp_xbar_demux_003_src0_channel),                             \n\t\t.sink3_data          (rsp_xbar_demux_003_src0_data),                                \n\t\t.sink3_startofpacket (rsp_xbar_demux_003_src0_startofpacket),                       \n\t\t.sink3_endofpacket   (rsp_xbar_demux_003_src0_endofpacket),                         \n\t\t.sink4_ready         (rsp_xbar_demux_004_src0_ready),                               \n\t\t.sink4_valid         (rsp_xbar_demux_004_src0_valid),                               \n\t\t.sink4_channel       (rsp_xbar_demux_004_src0_channel),                             \n\t\t.sink4_data          (rsp_xbar_demux_004_src0_data),                                \n\t\t.sink4_startofpacket (rsp_xbar_demux_004_src0_startofpacket),                       \n\t\t.sink4_endofpacket   (rsp_xbar_demux_004_src0_endofpacket),                         \n\t\t.sink5_ready         (rsp_xbar_demux_005_src0_ready),                               \n\t\t.sink5_valid         (rsp_xbar_demux_005_src0_valid),                               \n\t\t.sink5_channel       (rsp_xbar_demux_005_src0_channel),                             \n\t\t.sink5_data          (rsp_xbar_demux_005_src0_data),                                \n\t\t.sink5_startofpacket (rsp_xbar_demux_005_src0_startofpacket),                       \n\t\t.sink5_endofpacket   (rsp_xbar_demux_005_src0_endofpacket)                          \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) limiter_pipeline (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (limiter_cmd_src_ready),                                       \n\t\t.in_valid          (limiter_cmd_src_valid),                                       \n\t\t.in_startofpacket  (limiter_cmd_src_startofpacket),                               \n\t\t.in_endofpacket    (limiter_cmd_src_endofpacket),                                 \n\t\t.in_data           (limiter_cmd_src_data),                                        \n\t\t.in_channel        (limiter_cmd_src_channel),                                     \n\t\t.out_ready         (limiter_pipeline_source0_ready),                              \n\t\t.out_valid         (limiter_pipeline_source0_valid),                              \n\t\t.out_startofpacket (limiter_pipeline_source0_startofpacket),                      \n\t\t.out_endofpacket   (limiter_pipeline_source0_endofpacket),                        \n\t\t.out_data          (limiter_pipeline_source0_data),                               \n\t\t.out_channel       (limiter_pipeline_source0_channel),                            \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) limiter_pipeline_001 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (rsp_xbar_mux_src_ready),                                      \n\t\t.in_valid          (rsp_xbar_mux_src_valid),                                      \n\t\t.in_startofpacket  (rsp_xbar_mux_src_startofpacket),                              \n\t\t.in_endofpacket    (rsp_xbar_mux_src_endofpacket),                                \n\t\t.in_data           (rsp_xbar_mux_src_data),                                       \n\t\t.in_channel        (rsp_xbar_mux_src_channel),                                    \n\t\t.out_ready         (limiter_pipeline_001_source0_ready),                          \n\t\t.out_valid         (limiter_pipeline_001_source0_valid),                          \n\t\t.out_startofpacket (limiter_pipeline_001_source0_startofpacket),                  \n\t\t.out_endofpacket   (limiter_pipeline_001_source0_endofpacket),                    \n\t\t.out_data          (limiter_pipeline_001_source0_data),                           \n\t\t.out_channel       (limiter_pipeline_001_source0_channel),                        \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_src_ready),                                      \n\t\t.in_valid          (cmd_xbar_mux_src_valid),                                      \n\t\t.in_startofpacket  (cmd_xbar_mux_src_startofpacket),                              \n\t\t.in_endofpacket    (cmd_xbar_mux_src_endofpacket),                                \n\t\t.in_data           (cmd_xbar_mux_src_data),                                       \n\t\t.in_channel        (cmd_xbar_mux_src_channel),                                    \n\t\t.out_ready         (agent_pipeline_source0_ready),                                \n\t\t.out_valid         (agent_pipeline_source0_valid),                                \n\t\t.out_startofpacket (agent_pipeline_source0_startofpacket),                        \n\t\t.out_endofpacket   (agent_pipeline_source0_endofpacket),                          \n\t\t.out_data          (agent_pipeline_source0_data),                                 \n\t\t.out_channel       (agent_pipeline_source0_channel),                              \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_001 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                 \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),         \n\t\t.in_ready          (timer_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (timer_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (timer_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (timer_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (timer_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_001_source0_ready),                                    \n\t\t.out_valid         (agent_pipeline_001_source0_valid),                                    \n\t\t.out_startofpacket (agent_pipeline_001_source0_startofpacket),                            \n\t\t.out_endofpacket   (agent_pipeline_001_source0_endofpacket),                              \n\t\t.out_data          (agent_pipeline_001_source0_data),                                     \n\t\t.in_empty          (1'b0),                                                                \n\t\t.out_empty         (),                                                                    \n\t\t.out_error         (),                                                                    \n\t\t.in_error          (1'b0),                                                                \n\t\t.out_channel       (),                                                                    \n\t\t.in_channel        (1'b0)                                                                 \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_002 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_001_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_001_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_001_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_001_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_001_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_001_src_channel),                                \n\t\t.out_ready         (agent_pipeline_002_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_002_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_002_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_002_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_002_source0_data),                             \n\t\t.out_channel       (agent_pipeline_002_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_003 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                            \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),                    \n\t\t.in_ready          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (sysid_control_slave_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_003_source0_ready),                                               \n\t\t.out_valid         (agent_pipeline_003_source0_valid),                                               \n\t\t.out_startofpacket (agent_pipeline_003_source0_startofpacket),                                       \n\t\t.out_endofpacket   (agent_pipeline_003_source0_endofpacket),                                         \n\t\t.out_data          (agent_pipeline_003_source0_data),                                                \n\t\t.in_empty          (1'b0),                                                                           \n\t\t.out_empty         (),                                                                               \n\t\t.out_error         (),                                                                               \n\t\t.in_error          (1'b0),                                                                           \n\t\t.out_channel       (),                                                                               \n\t\t.in_channel        (1'b0)                                                                            \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_004 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_002_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_002_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_002_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_002_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_002_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_002_src_channel),                                \n\t\t.out_ready         (agent_pipeline_004_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_004_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_004_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_004_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_004_source0_data),                             \n\t\t.out_channel       (agent_pipeline_004_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_005 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                   \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),           \n\t\t.in_ready          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (i2c_scl_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_005_source0_ready),                                      \n\t\t.out_valid         (agent_pipeline_005_source0_valid),                                      \n\t\t.out_startofpacket (agent_pipeline_005_source0_startofpacket),                              \n\t\t.out_endofpacket   (agent_pipeline_005_source0_endofpacket),                                \n\t\t.out_data          (agent_pipeline_005_source0_data),                                       \n\t\t.in_empty          (1'b0),                                                                  \n\t\t.out_empty         (),                                                                      \n\t\t.out_error         (),                                                                      \n\t\t.in_error          (1'b0),                                                                  \n\t\t.out_channel       (),                                                                      \n\t\t.in_channel        (1'b0)                                                                   \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_006 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_003_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_003_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_003_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_003_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_003_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_003_src_channel),                                \n\t\t.out_ready         (agent_pipeline_006_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_006_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_006_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_006_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_006_source0_data),                             \n\t\t.out_channel       (agent_pipeline_006_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_007 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                   \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),           \n\t\t.in_ready          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (i2c_sda_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_007_source0_ready),                                      \n\t\t.out_valid         (agent_pipeline_007_source0_valid),                                      \n\t\t.out_startofpacket (agent_pipeline_007_source0_startofpacket),                              \n\t\t.out_endofpacket   (agent_pipeline_007_source0_endofpacket),                                \n\t\t.out_data          (agent_pipeline_007_source0_data),                                       \n\t\t.in_empty          (1'b0),                                                                  \n\t\t.out_empty         (),                                                                      \n\t\t.out_error         (),                                                                      \n\t\t.in_error          (1'b0),                                                                  \n\t\t.out_channel       (),                                                                      \n\t\t.in_channel        (1'b0)                                                                   \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_008 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_004_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_004_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_004_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_004_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_004_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_004_src_channel),                                \n\t\t.out_ready         (agent_pipeline_008_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_008_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_008_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_008_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_008_source0_data),                             \n\t\t.out_channel       (agent_pipeline_008_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_009 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                     \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),             \n\t\t.in_ready          (td_status_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (td_status_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (td_status_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (td_status_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (td_status_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_009_source0_ready),                                        \n\t\t.out_valid         (agent_pipeline_009_source0_valid),                                        \n\t\t.out_startofpacket (agent_pipeline_009_source0_startofpacket),                                \n\t\t.out_endofpacket   (agent_pipeline_009_source0_endofpacket),                                  \n\t\t.out_data          (agent_pipeline_009_source0_data),                                         \n\t\t.in_empty          (1'b0),                                                                    \n\t\t.out_empty         (),                                                                        \n\t\t.out_error         (),                                                                        \n\t\t.in_error          (1'b0),                                                                    \n\t\t.out_channel       (),                                                                        \n\t\t.in_channel        (1'b0)                                                                     \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (6),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_010 (\n\t\t.clk               (pll_sys_outclk2_clk),                                         \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset), \n\t\t.in_ready          (cmd_xbar_mux_005_src_ready),                                  \n\t\t.in_valid          (cmd_xbar_mux_005_src_valid),                                  \n\t\t.in_startofpacket  (cmd_xbar_mux_005_src_startofpacket),                          \n\t\t.in_endofpacket    (cmd_xbar_mux_005_src_endofpacket),                            \n\t\t.in_data           (cmd_xbar_mux_005_src_data),                                   \n\t\t.in_channel        (cmd_xbar_mux_005_src_channel),                                \n\t\t.out_ready         (agent_pipeline_010_source0_ready),                            \n\t\t.out_valid         (agent_pipeline_010_source0_valid),                            \n\t\t.out_startofpacket (agent_pipeline_010_source0_startofpacket),                    \n\t\t.out_endofpacket   (agent_pipeline_010_source0_endofpacket),                      \n\t\t.out_data          (agent_pipeline_010_source0_data),                             \n\t\t.out_channel       (agent_pipeline_010_source0_channel),                          \n\t\t.in_empty          (1'b0),                                                        \n\t\t.out_empty         (),                                                            \n\t\t.out_error         (),                                                            \n\t\t.in_error          (1'b0)                                                         \n\t);\n\n\taltera_avalon_st_pipeline_stage #(\n\t\t.SYMBOLS_PER_BEAT (1),\n\t\t.BITS_PER_SYMBOL  (83),\n\t\t.USE_PACKETS      (1),\n\t\t.USE_EMPTY        (0),\n\t\t.EMPTY_WIDTH      (0),\n\t\t.CHANNEL_WIDTH    (0),\n\t\t.PACKET_WIDTH     (2),\n\t\t.ERROR_WIDTH      (0),\n\t\t.PIPELINE_READY   (1)\n\t) agent_pipeline_011 (\n\t\t.clk               (pll_sys_outclk2_clk),                                                      \n\t\t.reset             (clock_crossing_io_slow_m0_reset_reset_bridge_in_reset_reset),              \n\t\t.in_ready          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_ready),         \n\t\t.in_valid          (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_valid),         \n\t\t.in_startofpacket  (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_startofpacket), \n\t\t.in_endofpacket    (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_endofpacket),   \n\t\t.in_data           (td_reset_n_s1_translator_avalon_universal_slave_0_agent_rp_data),          \n\t\t.out_ready         (agent_pipeline_011_source0_ready),                                         \n\t\t.out_valid         (agent_pipeline_011_source0_valid),                                         \n\t\t.out_startofpacket (agent_pipeline_011_source0_startofpacket),                                 \n\t\t.out_endofpacket   (agent_pipeline_011_source0_endofpacket),                                   \n\t\t.out_data          (agent_pipeline_011_source0_data),                                          \n\t\t.in_empty          (1'b0),                                                                     \n\t\t.out_empty         (),                                                                         \n\t\t.out_error         (),                                                                         \n\t\t.in_error          (1'b0),                                                                     \n\t\t.out_channel       (),                                                                         \n\t\t.in_channel        (1'b0)                                                                      \n\t);\n\nendmodule\n</code>"
                },
                {
                    "type": "text",
                    "text": "Based on the provided original Verilog code, its comments and above answers, generate a detailed specification for the module. Include the following information in a single, concise paragraph:\n1. The name of the module.\n2. A simple explanation of the module's functionality.\n3. The input and output ports, along with a brief explanation of each.\n4. The internal signals used within the module, with a brief explanation of their purpose.\n5. An overview of the different blocks or sections in the code and their functions.\nEnsure that the specification is clear and accurately reflects the details from the code and comments.\nYour answer should be structured and well-organized, providing a comprehensive and detailed overview of the module's design and operation.\nPlease provide your answer in the following format:\nModule name: [module name]. Module specification: [module specification]."
                },
                {
                    "type": "text",
                    "text": "Module name: DE1_SoC_QSYS_mm_interconnect_2. Module specification: This module implements a memory-mapped interconnect fabric for a System-on-Chip (SoC) design, facilitating communication between various components. It has input ports for clock and reset signals, address and control signals from the clock crossing IO slow master, and read data from slave components. Output ports include control signals for the master and various slave components. Internal signals handle bus transactions, addressing, and data routing between master and slave interfaces. The module consists of several key components: address routers, command and response demultiplexers, arbiters, and pipeline stages. These components work together to manage address decoding, data routing, and arbitration between multiple master and slave interfaces. The interconnect supports data transfers between different clock domains and handles bus protocols for efficient system integration. The module uses a variety of internal signals to manage communication between different blocks"
                }
            ]
        }
    ]
}