 HDL Direct 15.20-s005 24-Aug-2005 
Copyright (C) 1996 Cadence Design Systems, Inc.

Processing cell view:   JANKO(SCH_1)

Generating for languages: Verilog 
Processing page 1
Total number of pages: 1


Generating Output File lib.cell:view janko_lib.janko:sch_1

Design Entry HDL Direct: Created Netlist.

