# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "+define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 --trace --assert -LDFLAGS -ldl --savable -sv -cc -exe ./vsrc/block_ram.v ./vsrc/confreg.v ./vsrc/uart.v ./vsrc/axi_crossbar.v ./vsrc/ram.v ./vsrc/Mult_Div.v ./vsrc/SocLite.v ./vsrc/mycpu/cloclz_cnt.v ./vsrc/mycpu/DCache.v ./vsrc/mycpu/MEM_stage.v ./vsrc/mycpu/alu.v ./vsrc/mycpu/xpm_memory_spram.sv ./vsrc/mycpu/FIFO.v ./vsrc/mycpu/ICache.v ./vsrc/mycpu/tools.v ./vsrc/mycpu/WB_stage.v ./vsrc/mycpu/regfile.v ./vsrc/mycpu/AXI_arbiter.v ./vsrc/mycpu/V2RConvert.v ./vsrc/mycpu/BPU.v ./vsrc/mycpu/AXICache_defines.vh ./vsrc/mycpu/PLRU.v ./vsrc/mycpu/IF_stage.v ./vsrc/mycpu/global_defines.vh ./vsrc/mycpu/PREIF_stage.v ./vsrc/mycpu/mycpu_top.v ./vsrc/mycpu/ITLB_stage.v ./vsrc/mycpu/ID_stage.v ./vsrc/mycpu/CP0_Reg.v ./vsrc/mycpu/EXE_stage.v ./vsrc/mycpu/XPMRAMS.v ./vsrc/mycpu/trap.v ./vsrc/mycpu/tlb.v ./vsrc/mycpu/DTLB_stage.v ./vsrc/mycpu/AXI_Interface.v ./vsrc/mycpu/M1_stage.v ./csrc/main.cpp ./csrc/common.cpp ./csrc/ram.cpp ./csrc/emu.cpp ./csrc/uart.cpp ./csrc/difftest.cpp --bbox-unsup --top-module SocLite -o SocLite -Mdir ./build -Ivsrc/mycpu"
T     11874   528743  1659171692   832653411  1659171692   832653411 "./build/VSocLite.cpp"
T      6863   528742  1659171692   832653411  1659171692   832653411 "./build/VSocLite.h"
T      2365   528772  1659171692   956658254  1659171692   956658254 "./build/VSocLite.mk"
T     11848   528746  1659171692   836653567  1659171692   836653567 "./build/VSocLite_AXI4Buffer.h"
T    133999   528762  1659171692   912656535  1659171692   912656535 "./build/VSocLite_AXI4Buffer__DepSet_h14add379__0.cpp"
T     27221   528761  1659171692   908656379  1659171692   908656379 "./build/VSocLite_AXI4Buffer__DepSet_h14add379__0__Slow.cpp"
T     40302   528760  1659171692   908656379  1659171692   908656379 "./build/VSocLite_AXI4Buffer__DepSet_hd3603ecd__0__Slow.cpp"
T     20359   528759  1659171692   908656379  1659171692   908656379 "./build/VSocLite_AXI4Buffer__Slow.cpp"
T     12014   528741  1659171692   832653411  1659171692   832653411 "./build/VSocLite__ConstPool_0.cpp"
T       681   528740  1659171692   832653411  1659171692   832653411 "./build/VSocLite__Dpi.cpp"
T       839   528739  1659171692   832653411  1659171692   832653411 "./build/VSocLite__Dpi.h"
T     22058   528723  1659171692   832653411  1659171692   832653411 "./build/VSocLite__Syms.cpp"
T      5101   528738  1659171692   832653411  1659171692   832653411 "./build/VSocLite__Syms.h"
T    665103   528770  1659171692   956658254  1659171692   956658254 "./build/VSocLite__Trace__0.cpp"
T   1492395   528769  1659171692   944657785  1659171692   944657785 "./build/VSocLite__Trace__0__Slow.cpp"
T    283299   528744  1659171692   836653567  1659171692   836653567 "./build/VSocLite___024root.h"
T    346891   528755  1659171692   908656379  1659171692   908656379 "./build/VSocLite___024root__DepSet_h8972824b__0.cpp"
T    574713   528752  1659171692   876655130  1659171692   876655130 "./build/VSocLite___024root__DepSet_h8972824b__0__Slow.cpp"
T   1485719   528753  1659171692   900656067  1659171692   900656067 "./build/VSocLite___024root__DepSet_hcb5097fa__0.cpp"
T    910144   528750  1659171692   864654660  1659171692   864654660 "./build/VSocLite___024root__DepSet_hcb5097fa__0__Slow.cpp"
T     72569   528754  1659171692   900656067  1659171692   900656067 "./build/VSocLite___024root__DepSet_hcb5097fa__1.cpp"
T    143741   528751  1659171692   864654660  1659171692   864654660 "./build/VSocLite___024root__DepSet_hcb5097fa__1__Slow.cpp"
T    499412   528749  1659171692   848654035  1659171692   848654035 "./build/VSocLite___024root__Slow.cpp"
T       781   528745  1659171692   836653567  1659171692   836653567 "./build/VSocLite___024unit.h"
T       519   528757  1659171692   908656379  1659171692   908656379 "./build/VSocLite___024unit__DepSet_h7a88367e__0__Slow.cpp"
T      2283   528758  1659171692   908656379  1659171692   908656379 "./build/VSocLite___024unit__DepSet_hd82a5baf__0.cpp"
T      1082   528756  1659171692   908656379  1659171692   908656379 "./build/VSocLite___024unit__Slow.cpp"
T      2419   528773  1659171692   956658254  1659171692   956658254 "./build/VSocLite__ver.d"
T         0        0  1659171692   956658254  1659171692   956658254 "./build/VSocLite__verFiles.dat"
T      2654   528771  1659171692   956658254  1659171692   956658254 "./build/VSocLite_classes.mk"
T      1576   528747  1659171692   836653567  1659171692   836653567 "./build/VSocLite_simple_port_lutram__S100_D15.h"
T      2827   528764  1659171692   912656535  1659171692   912656535 "./build/VSocLite_simple_port_lutram__S100_D15__DepSet_h5f9bc37f__0__Slow.cpp"
T      9341   528765  1659171692   912656535  1659171692   912656535 "./build/VSocLite_simple_port_lutram__S100_D15__DepSet_hfd39d4ae__0.cpp"
T      2467   528763  1659171692   912656535  1659171692   912656535 "./build/VSocLite_simple_port_lutram__S100_D15__Slow.cpp"
T      1651   528748  1659171692   836653567  1659171692   836653567 "./build/VSocLite_simple_port_ram__S100.h"
T      3137   528767  1659171692   912656535  1659171692   912656535 "./build/VSocLite_simple_port_ram__S100__DepSet_h1736f025__0__Slow.cpp"
T     49634   528768  1659171692   912656535  1659171692   912656535 "./build/VSocLite_simple_port_ram__S100__DepSet_h459d01d4__0.cpp"
T      2554   528766  1659171692   912656535  1659171692   912656535 "./build/VSocLite_simple_port_ram__S100__Slow.cpp"
S  10592800   679603  1659016790   265786881  1659016790   265786881 "/usr/local/bin/verilator_bin"
S      6468   528695  1659080104   321241907  1659080104   321241907 "vsrc/Mult_Div.v"
S    293722   528697  1659080104   669253780  1659080104   669253780 "vsrc/SocLite.v"
S     13402   528692  1659080103   821224849  1659080103   821224849 "vsrc/axi_crossbar.v"
S      2857   528693  1659080103   985230444  1659080103   985230444 "vsrc/block_ram.v"
S     27491   528694  1659080104   153236176  1659080104   153236176 "vsrc/confreg.v"
S      2521  1442605  1659080112   761529846  1659080112   761529846 "vsrc/mycpu/AXICache_defines.vh"
S     85364  1442607  1659080112   997537898  1659080112   997537898 "vsrc/mycpu/AXI_Interface.v"
S     19945  1442606  1659080112   917535169  1659080112   917535169 "vsrc/mycpu/AXI_arbiter.v"
S      4792  1442608  1659080113    85540900  1659080113    85540900 "vsrc/mycpu/BPU.v"
S     22421  1442610  1659084325   174757083  1659084325   174757083 "vsrc/mycpu/CP0_Reg.v"
S     26846  1442611  1659080113   373550726  1659080113   373550726 "vsrc/mycpu/DCache.v"
S      8138  1442612  1659080113   417552228  1659080113   417552228 "vsrc/mycpu/DTLB_stage.v"
S     16163  1442613  1659080113   569557412  1659080113   569557412 "vsrc/mycpu/EXE_stage.v"
S      1349  1442614  1659080113   585557958  1659080113   585557958 "vsrc/mycpu/FIFO.v"
S      8161  1442615  1659080113   765564100  1659080113   765564100 "vsrc/mycpu/ICache.v"
S     36231  1442617  1659080113   937569969  1659080113   937569969 "vsrc/mycpu/ID_stage.v"
S      4793  1442618  1659080113   997572014  1659080113   997572014 "vsrc/mycpu/IF_stage.v"
S      4926  1442619  1659080114   121576243  1659080114   121576243 "vsrc/mycpu/ITLB_stage.v"
S     15851  1442620  1659080114   189578565  1659080114   189578565 "vsrc/mycpu/M1_stage.v"
S      6927  1442621  1659080114   297582249  1659080114   297582249 "vsrc/mycpu/MEM_stage.v"
S      1994  1442623  1659080114   465587980  1659080114   465587980 "vsrc/mycpu/PLRU.v"
S      8450  1442624  1659080114   569591529  1659080114   569591529 "vsrc/mycpu/PREIF_stage.v"
S       680  1442630  1659080115   161611723  1659080115   161611723 "vsrc/mycpu/V2RConvert.v"
S      4189  1442631  1659080115   169611997  1659080115   169611997 "vsrc/mycpu/WB_stage.v"
S     16283  1442632  1659080115   365618686  1659080115   365618686 "vsrc/mycpu/XPMRAMS.v"
S     13954  1442604  1659080112   749529437  1659080112   749529437 "vsrc/mycpu/alu.v"
S      2353  1442609  1659080113   181544175  1659080113   181544175 "vsrc/mycpu/cloclz_cnt.v"
S      4667  1442616  1659080174   703643035  1659080174   703643035 "vsrc/mycpu/global_defines.vh"
S     29053  1442622  1659080114   377584979  1659080114   377584979 "vsrc/mycpu/mycpu_top.v"
S       881  1442626  1659080114   757597945  1659080114   757597945 "vsrc/mycpu/regfile.v"
S     10530  1442627  1659080114   805599580  1659080114   805599580 "vsrc/mycpu/tlb.v"
S       444  1442628  1659080114   957604764  1659080114   957604764 "vsrc/mycpu/tools.v"
S      1431  1442629  1659080114   997606130  1659080114   997606130 "vsrc/mycpu/trap.v"
S    486068  1442633  1659080115   413620322  1659080115   413620322 "vsrc/mycpu/xpm_memory_spram.sv"
S       614   528696  1659080104   485247502  1659080104   485247502 "vsrc/ram.v"
S       295   528698  1659080104   841259648  1659080104   841259648 "vsrc/uart.v"
