#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Aug  1 11:38:25 2022
# Process ID: 12476
# Current directory: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14088 C:\Users\Cyrill\Documents\S6\BA-GULFstream\Pynq Setup\pynq_setup_gulf_pll\pynq_setup_gulf_pll.xpr
# Log file: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/vivado.log
# Journal file: C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 861.586 ; gain = 173.766
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/PLL.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'gulf_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/data_rom_ip.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err1.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/simRunTot_err2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/run3.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTot.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/runTotv2.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/bert_gulf.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj gulf_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/ip/data_rom_2/sim/data_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj gulf_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/ip/ila_0_4/sim/ila_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/PLL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PLL
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/data_fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_fsm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sources_1/new/gulf_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gulf_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a5eed777ef1849dfb535d6d3b97eea85 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot gulf_top_behav xil_defaultlib.gulf_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package unimacro.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture plle2_adv_v of entity unisim.PLLE2_ADV [\PLLE2_ADV(clkfbout_mult=10,clki...]
Compiling architecture plle2_base_v of entity unisim.PLLE2_BASE [\PLLE2_BASE(clkfbout_mult=10,clk...]
Compiling architecture behavior of entity xil_defaultlib.PLL [pll_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_rom
Compiling architecture behavioral of entity xil_defaultlib.data_fsm [data_fsm_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(1,9)(1,7)(1,4)\]
Compiling architecture ibufds_v of entity unisim.IBUFDS [\IBUFDS(1,9)(1,5)(1,1)(1,4)(1,7)...]
Compiling architecture ibufgds_v of entity unisim.IBUFGDS [\IBUFGDS(1,9)(1,1)(1,7)\]
Compiling architecture ila_0_arch of entity xil_defaultlib.ila_0 [ila_0_default]
Compiling architecture behavioral of entity xil_defaultlib.gulf_top
Built simulation snapshot gulf_top_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq" line 1)
INFO: [Common 17-206] Exiting Webtalk at Mon Aug  1 11:50:56 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1101.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gulf_top_behav -key {Behavioral:sim_1:Functional:gulf_top} -tclbatch {gulf_top.tcl} -view {{C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}
WARNING: Simulation object /gulf_tb/clk_i was not found in the design.
WARNING: Simulation object /gulf_tb/rst_i was not found in the design.
WARNING: Simulation object /gulf_tb/en_s was not found in the design.
WARNING: Simulation object /gulf_tb/rom/statemachine/state_s was not found in the design.
WARNING: Simulation object /gulf_tb/rom/statemachine/adr_o was not found in the design.
WARNING: Simulation object /gulf_tb/rom/data_out was not found in the design.
source gulf_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module gulf_top.datarom.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gulf_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1128.445 ; gain = 40.789
save_wave_config {C:/Users/Cyrill/Documents/S6/BA-GULFstream/Pynq Setup/pynq_setup_gulf_pll/pynq_setup_gulf_pll.srcs/sim_1/imports/pynq_setup_gulf/gulf_tb_behav.wcfg}
add_force {/gulf_top/clk_s} -radix hex {1 0ns} {0 3900ps} -repeat_every 7800ps
run 100 us
Warning: Warning : input CLKIN1 period and attribute CLKIN1_PERIOD are not same.
Time: 1288600 ps  Iteration: 3  Process: /gulf_top/pll_1/PLLE2_BASE_inst/PLLE2_ADV_inst/pchk_p  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
add_force {/gulf_top/clk_s} -radix bin {1 0ns} {0 3900ps} -repeat_every 7800ps
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1128.445 ; gain = 0.000
add_force {/gulf_top/en_i} -radix hex {0 0ns}
add_force {/gulf_top/clk_s} -radix hex {1 0ns} {0 3900ps} -repeat_every 7800ps
run 100 us
run 10 us
add_force {/gulf_top/clk_s} -radix bin {1 0ns}
run 10 us
Warning:  Warning : input CLKIN1 of PLLE2_ADV is stopped. Reset is required for PLLE2_ADV when input clock returns.
Time: 655910250 ps  Iteration: 1  Process: /gulf_top/pll_1/PLLE2_BASE_inst/PLLE2_ADV_inst/clkin_lost_out_p  File: C:\Xilinx\Vivado\2018.2\data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  1 11:56:10 2022...
