
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/opencores/communication_controller/ethmac10g_rx.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ethmac10g_rx.v' to AST representation.
Generating RTLIL representation for module `\counter'.
Generating RTLIL representation for module `\CRC32_D64'.
Generating RTLIL representation for module `\CRC32_D8'.
Generating RTLIL representation for module `\rxClkgen'.
Generating RTLIL representation for module `\rxCRC'.
Generating RTLIL representation for module `\rxDAchecker'.
Generating RTLIL representation for module `\rxDataPath'.
Generating RTLIL representation for module `\rxLenTypChecker'.
Generating RTLIL representation for module `\rxLinkFaultState'.
Generating RTLIL representation for module `\rxNumCounter'.
Generating RTLIL representation for module `\rxReceiveEngine'.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ethmac10g_rx.v:2091: Warning: Identifier `\fcTxPauseValid' is implicitly declared.
Generating RTLIL representation for module `\rxRSIO'.
Generating RTLIL representation for module `\rxRSLayer'.
Generating RTLIL representation for module `\rxStateMachine'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/ethmac10g_rx.v:2532.4-2573.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\rxStatModule'.
Generating RTLIL representation for module `\SwitchAsyncFIFO'.
Generating RTLIL representation for module `\FifoControl_ASYN'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/opencores/communication_controller/ethmac10g_rx.v:3065.1-3066.37 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\DualPortRAM_ASYN'.
/home/zhigang/raw_data/raw_designs/opencores/communication_controller/ethmac10g_rx.v:3197: ERROR: Incompatible re-declaration of wire \MemWAddr.
