# Generated by CMake, DO NOT EDIT
# Custom rules for X86CommonTableGen
.SUFFIXES: 
all: \
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenRegisterInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDisassemblerTables.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenInstrInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter1.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmMatcher.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDAGISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenFastISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenCallingConv.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenSubtargetInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenRegisterInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDisassemblerTables.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenInstrInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter1.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmMatcher.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDAGISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenFastISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenCallingConv.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenSubtargetInfo.inc.tmp


/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenRegisterInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenRegisterInfo.inc.tmp
	echo "Updating X86GenRegisterInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenRegisterInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenRegisterInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDisassemblerTables.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDisassemblerTables.inc.tmp
	echo "Updating X86GenDisassemblerTables.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDisassemblerTables.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDisassemblerTables.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenInstrInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenInstrInfo.inc.tmp
	echo "Updating X86GenInstrInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenInstrInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenInstrInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter.inc.tmp
	echo "Updating X86GenAsmWriter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter1.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter1.inc.tmp
	echo "Updating X86GenAsmWriter1.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter1.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter1.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmMatcher.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmMatcher.inc.tmp
	echo "Updating X86GenAsmMatcher.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmMatcher.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmMatcher.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDAGISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDAGISel.inc.tmp
	echo "Updating X86GenDAGISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDAGISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDAGISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenFastISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenFastISel.inc.tmp
	echo "Updating X86GenFastISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenFastISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenFastISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenCallingConv.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenCallingConv.inc.tmp
	echo "Updating X86GenCallingConv.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenCallingConv.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenCallingConv.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenSubtargetInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenSubtargetInfo.inc.tmp
	echo "Updating X86GenSubtargetInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenSubtargetInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenSubtargetInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenRegisterInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenRegisterInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-register-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenRegisterInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDisassemblerTables.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenDisassemblerTables.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-disassembler -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDisassemblerTables.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenInstrInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenInstrInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-instr-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenInstrInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenAsmWriter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-asm-writer -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter1.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenAsmWriter1.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-asm-writer -asmwriternum=1 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmWriter1.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmMatcher.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenAsmMatcher.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-asm-matcher -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenAsmMatcher.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDAGISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenDAGISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-dag-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenDAGISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenFastISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenFastISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-fast-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenFastISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenCallingConv.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenCallingConv.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-callingconv -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenCallingConv.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenSubtargetInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86CallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Instr3DNow.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrArithmetic.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrAVX512.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCMovSetCC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrCompiler.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrControl.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrExtension.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFMA.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFPStack.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrFragmentsSIMD.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrMPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSGX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrShiftRotate.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSSE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrSystem.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrTSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrVMX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86InstrXOP.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86RegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedHaswell.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86SchedSandyBridge.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86Schedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleAtom.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleBtVer2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86ScheduleSLM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td
	echo "Building X86GenSubtargetInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-subtarget -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86 -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/X86/X86.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/X86/X86GenSubtargetInfo.inc.tmp
