{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677636498907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677636498907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 17:08:18 2023 " "Processing started: Tue Feb 28 17:08:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677636498907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636498907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636498907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677636499287 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677636499287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/documents/github/ee443/lab 0/lab0_dcd3x8/dcd3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/documents/github/ee443/lab 0/lab0_dcd3x8/dcd3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-DCD3x8_BEHAVIORAL " "Found design unit 1: DCD3x8-DCD3x8_BEHAVIORAL" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Found entity 1: DCD3x8" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/documents/github/ee443/lab 0/lab0_reg8/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/documents/github/ee443/lab 0/lab0_reg8/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-REG16_BEHAVIORAL " "Found design unit 1: REG16-REG16_BEHAVIORAL" {  } { { "../Lab 0/Lab0_REG8/REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_REG8/REG16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "../Lab 0/Lab0_REG8/REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_REG8/REG16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/documents/github/ee443/lab 0/lab0_reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/documents/github/ee443/lab 0/lab0_reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-REG8_BEHAVIORAL " "Found design unit 1: REG8-REG8_BEHAVIORAL" {  } { { "../Lab 0/Lab0_REG8/REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_REG8/REG8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "../Lab 0/Lab0_REG8/REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_REG8/REG8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x4-MUX4x4_BEHAVIORAL " "Found design unit 1: MUX4x4-MUX4x4_BEHAVIORAL" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x4 " "Found entity 1: MUX4x4" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8x16-MUX8x16_BEHAVIORAL " "Found design unit 1: MUX8x16-MUX8x16_BEHAVIORAL" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/MUX8x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8x16 " "Found entity 1: MUX8x16" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/MUX8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8x16-REG8x16_BEHAVIORAL " "Found design unit 1: REG8x16-REG8x16_BEHAVIORAL" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8x16 " "Found entity 1: REG8x16" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636507423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REG8x16 " "Elaborating entity \"REG8x16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R1\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R1\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R2\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R2\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R3\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R3\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R4\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R4\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R5\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R5\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R6\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R6\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R7\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R7\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 "|REG8x16"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "R8\[15..8\] REG8x16.vhd(38) " "Using initial value X (don't care) for net \"R8\[15..8\]\" at REG8x16.vhd(38)" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 "|REG8x16"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DIN\[15..8\] REG8x16.vhd(12) " "Output port \"DIN\[15..8\]\" at REG8x16.vhd(12) has no driver" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1677636507455 "|REG8x16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG8 REG8:REGI1 " "Elaborating entity \"REG8\" for hierarchy \"REG8:REGI1\"" {  } { { "REG8x16.vhd" "REGI1" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677636507470 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WE REG8.vhd(25) " "VHDL Process Statement warning at REG8.vhd(25): signal \"WE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Lab 0/Lab0_REG8/REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_REG8/REG8.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677636507470 "|REG8x16|REG8:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD3x8 DCD3x8:DECO " "Elaborating entity \"DCD3x8\" for hierarchy \"DCD3x8:DECO\"" {  } { { "REG8x16.vhd" "DECO" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[0\]\" at DCD3x8.vhd(19)" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 "|REG8x16|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[1\]\" at DCD3x8.vhd(19)" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 "|REG8x16|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[2\]\" at DCD3x8.vhd(19)" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 "|REG8x16|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[3\]\" at DCD3x8.vhd(19)" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 "|REG8x16|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[4\]\" at DCD3x8.vhd(19)" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 "|REG8x16|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[5\]\" at DCD3x8.vhd(19)" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 "|REG8x16|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[6\]\" at DCD3x8.vhd(19)" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 "|REG8x16|DCD3x8:DECO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] DCD3x8.vhd(19) " "Inferred latch for \"Q\[7\]\" at DCD3x8.vhd(19)" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 "|REG8x16|DCD3x8:DECO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8x16 MUX8x16:MUX1 " "Elaborating entity \"MUX8x16\" for hierarchy \"MUX8x16:MUX1\"" {  } { { "REG8x16.vhd" "MUX1" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677636507486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4x4 MUX8x16:MUX1\|MUX4x4:G1 " "Elaborating entity \"MUX4x4\" for hierarchy \"MUX8x16:MUX1\|MUX4x4:G1\"" {  } { { "MUX8x16.vhd" "G1" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/MUX8x16.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677636507548 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x4 Mux4x4.vhd(23) " "VHDL Process Statement warning at Mux4x4.vhd(23): signal \"x4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677636507580 "|MUX8x16|MUX4x4:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x3 Mux4x4.vhd(24) " "VHDL Process Statement warning at Mux4x4.vhd(24): signal \"x3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677636507580 "|MUX8x16|MUX4x4:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x2 Mux4x4.vhd(25) " "VHDL Process Statement warning at Mux4x4.vhd(25): signal \"x2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677636507580 "|MUX8x16|MUX4x4:G1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x1 Mux4x4.vhd(26) " "VHDL Process Statement warning at Mux4x4.vhd(26): signal \"x1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677636507580 "|MUX8x16|MUX4x4:G1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Y Mux4x4.vhd(20) " "VHDL Process Statement warning at Mux4x4.vhd(20): inferring latch(es) for signal or variable \"Y\", which holds its previous value in one or more paths through the process" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677636507580 "|MUX8x16|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[0\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507580 "|MUX8x16|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[1\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507580 "|MUX8x16|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[2\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507580 "|MUX8x16|MUX4x4:G1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] Mux4x4.vhd(20) " "Inferred latch for \"Y\[3\]\" at Mux4x4.vhd(20)" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636507580 "|MUX8x16|MUX4x4:G1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G1\|Y\[0\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G1\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G5\|Y\[0\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G5\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G1\|Y\[1\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G1\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G5\|Y\[1\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G5\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G1\|Y\[2\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G1\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G5\|Y\[2\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G5\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G1\|Y\[3\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G1\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G5\|Y\[3\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G5\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G1\|Y\[0\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G1\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G5\|Y\[0\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G5\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G1\|Y\[1\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G1\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G5\|Y\[1\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G5\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G1\|Y\[2\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G1\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G5\|Y\[2\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G5\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G1\|Y\[3\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G1\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G5\|Y\[3\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G5\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507861 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G9\|Y\[0\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G9\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G9\|Y\[1\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G9\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G9\|Y\[2\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G9\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX1\|MUX4x4:G9\|Y\[3\] " "LATCH primitive \"MUX8x16:MUX1\|MUX4x4:G9\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G9\|Y\[0\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G9\|Y\[0\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G9\|Y\[1\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G9\|Y\[1\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G9\|Y\[2\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G9\|Y\[2\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507876 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX8x16:MUX2\|MUX4x4:G9\|Y\[3\] " "LATCH primitive \"MUX8x16:MUX2\|MUX4x4:G9\|Y\[3\]\" is permanently enabled" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1677636507876 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[4\] GND " "Pin \"DIN\[4\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[5\] GND " "Pin \"DIN\[5\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[6\] GND " "Pin \"DIN\[6\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[7\] GND " "Pin \"DIN\[7\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[8\] GND " "Pin \"DIN\[8\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[9\] GND " "Pin \"DIN\[9\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[10\] GND " "Pin \"DIN\[10\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[11\] GND " "Pin \"DIN\[11\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[12\] GND " "Pin \"DIN\[12\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[13\] GND " "Pin \"DIN\[13\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[14\] GND " "Pin \"DIN\[14\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIN\[15\] GND " "Pin \"DIN\[15\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DIN[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[4\] GND " "Pin \"DOUT1\[4\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[5\] GND " "Pin \"DOUT1\[5\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[6\] GND " "Pin \"DOUT1\[6\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[7\] GND " "Pin \"DOUT1\[7\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[8\] GND " "Pin \"DOUT1\[8\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[9\] GND " "Pin \"DOUT1\[9\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[10\] GND " "Pin \"DOUT1\[10\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[11\] GND " "Pin \"DOUT1\[11\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[12\] GND " "Pin \"DOUT1\[12\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[13\] GND " "Pin \"DOUT1\[13\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[14\] GND " "Pin \"DOUT1\[14\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT1\[15\] GND " "Pin \"DOUT1\[15\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[4\] GND " "Pin \"DOUT2\[4\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[5\] GND " "Pin \"DOUT2\[5\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[6\] GND " "Pin \"DOUT2\[6\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[7\] GND " "Pin \"DOUT2\[7\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[8\] GND " "Pin \"DOUT2\[8\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[9\] GND " "Pin \"DOUT2\[9\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[10\] GND " "Pin \"DOUT2\[10\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[11\] GND " "Pin \"DOUT2\[11\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[12\] GND " "Pin \"DOUT2\[12\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[13\] GND " "Pin \"DOUT2\[13\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[14\] GND " "Pin \"DOUT2\[14\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DOUT2\[15\] GND " "Pin \"DOUT2\[15\]\" is stuck at GND" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677636508064 "|REG8x16|DOUT2[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677636508064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677636508126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677636508548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677636508548 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R1\[0\] " "No output dependent on input pin \"ADD_R1\[0\]\"" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677636508673 "|REG8x16|ADD_R1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R2\[0\] " "No output dependent on input pin \"ADD_R2\[0\]\"" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677636508673 "|REG8x16|ADD_R2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R1\[1\] " "No output dependent on input pin \"ADD_R1\[1\]\"" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677636508673 "|REG8x16|ADD_R1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADD_R2\[1\] " "No output dependent on input pin \"ADD_R2\[1\]\"" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1677636508673 "|REG8x16|ADD_R2[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1677636508673 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677636508673 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677636508673 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677636508673 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677636508673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677636508689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 28 17:08:28 2023 " "Processing ended: Tue Feb 28 17:08:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677636508689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677636508689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677636508689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636508689 ""}
