<stg><name>SgdLR_Pipeline_UPDATE</name>


<trans_list>

<trans id="76" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %store_ln45 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc.i20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.i20:0 %i_1 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i20:1 %icmp_ln45 = icmp_eq  i11 %i_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.i20:2 %add_ln45 = add i11 %i_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i20:3 %br_ln45 = br i1 %icmp_ln45, void %for.inc.i20.split, void %_Z15updateParameterPfS_f.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="11">
<![CDATA[
for.inc.i20.split:0 %zext_ln45 = zext i11 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i20.split:4 %gradient_addr = getelementptr i32 %gradient, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="gradient_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i20.split:5 %gradient_load = load i10 %gradient_addr

]]></Node>
<StgValue><ssdm name="gradient_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i20.split:7 %theta_addr = getelementptr i32 %theta, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="theta_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i20.split:13 %store_ln45 = store i11 %add_ln45, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln45"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i20.split:5 %gradient_load = load i10 %gradient_addr

]]></Node>
<StgValue><ssdm name="gradient_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i20.split:6 %mul_i1 = fmul i32 %gradient_load, i32 -60000

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="30" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i20.split:6 %mul_i1 = fmul i32 %gradient_load, i32 -60000

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="31" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i20.split:6 %mul_i1 = fmul i32 %gradient_load, i32 -60000

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i20.split:8 %theta_load = load i10 %theta_addr

]]></Node>
<StgValue><ssdm name="theta_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="33" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i20.split:6 %mul_i1 = fmul i32 %gradient_load, i32 -60000

]]></Node>
<StgValue><ssdm name="mul_i1"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="10">
<![CDATA[
for.inc.i20.split:8 %theta_load = load i10 %theta_addr

]]></Node>
<StgValue><ssdm name="theta_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="35" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i20.split:9 %bitcast_ln46 = bitcast i32 %theta_load

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i20.split:10 %add_i = fadd i32 %bitcast_ln46, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="37" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i20.split:10 %add_i = fadd i32 %bitcast_ln46, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="38" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i20.split:10 %add_i = fadd i32 %bitcast_ln46, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="39" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i20.split:10 %add_i = fadd i32 %bitcast_ln46, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="40" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i20.split:10 %add_i = fadd i32 %bitcast_ln46, i32 %mul_i1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="47" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
_Z15updateParameterPfS_f.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="41" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i20.split:1 %specpipeline_ln45 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln45"/></StgValue>
</operation>

<operation id="42" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i20.split:2 %speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln45"/></StgValue>
</operation>

<operation id="43" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i20.split:3 %specloopname_ln45 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln45"/></StgValue>
</operation>

<operation id="44" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc.i20.split:11 %bitcast_ln46_1 = bitcast i32 %add_i

]]></Node>
<StgValue><ssdm name="bitcast_ln46_1"/></StgValue>
</operation>

<operation id="45" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
for.inc.i20.split:12 %store_ln46 = store i32 %bitcast_ln46_1, i10 %theta_addr

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="46" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i20.split:14 %br_ln45 = br void %for.inc.i20

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="gradient" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="gradient"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="theta" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="theta"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="80" from="StgValue_79" to="i" fromId="79" toId="15">
</dataflow>
<dataflow id="82" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="83" from="theta" to="specinterface_ln0" fromId="78" toId="16">
</dataflow>
<dataflow id="85" from="empty" to="specinterface_ln0" fromId="84" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="16">
</dataflow>
<dataflow id="93" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="98" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="100" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="101" from="empty_0" to="specinterface_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="89" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln45" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="i" to="store_ln45" fromId="15" toId="17">
</dataflow>
<dataflow id="108" from="i" to="i_1" fromId="15" toId="19">
</dataflow>
<dataflow id="109" from="i_1" to="icmp_ln45" fromId="19" toId="20">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln45" fromId="110" toId="20">
</dataflow>
<dataflow id="112" from="i_1" to="add_ln45" fromId="19" toId="21">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln45" fromId="113" toId="21">
</dataflow>
<dataflow id="115" from="icmp_ln45" to="br_ln45" fromId="20" toId="22">
</dataflow>
<dataflow id="116" from="i_1" to="zext_ln45" fromId="19" toId="23">
</dataflow>
<dataflow id="117" from="gradient" to="gradient_addr" fromId="77" toId="24">
</dataflow>
<dataflow id="119" from="StgValue_118" to="gradient_addr" fromId="118" toId="24">
</dataflow>
<dataflow id="120" from="zext_ln45" to="gradient_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="121" from="gradient_addr" to="gradient_load" fromId="24" toId="25">
</dataflow>
<dataflow id="122" from="theta" to="theta_addr" fromId="78" toId="26">
</dataflow>
<dataflow id="123" from="StgValue_118" to="theta_addr" fromId="118" toId="26">
</dataflow>
<dataflow id="124" from="zext_ln45" to="theta_addr" fromId="23" toId="26">
</dataflow>
<dataflow id="125" from="add_ln45" to="store_ln45" fromId="21" toId="27">
</dataflow>
<dataflow id="126" from="i" to="store_ln45" fromId="15" toId="27">
</dataflow>
<dataflow id="127" from="gradient_addr" to="gradient_load" fromId="24" toId="28">
</dataflow>
<dataflow id="128" from="gradient_load" to="mul_i1" fromId="28" toId="29">
</dataflow>
<dataflow id="130" from="StgValue_129" to="mul_i1" fromId="129" toId="29">
</dataflow>
<dataflow id="131" from="gradient_load" to="mul_i1" fromId="28" toId="30">
</dataflow>
<dataflow id="132" from="StgValue_129" to="mul_i1" fromId="129" toId="30">
</dataflow>
<dataflow id="133" from="gradient_load" to="mul_i1" fromId="28" toId="31">
</dataflow>
<dataflow id="134" from="StgValue_129" to="mul_i1" fromId="129" toId="31">
</dataflow>
<dataflow id="135" from="theta_addr" to="theta_load" fromId="26" toId="32">
</dataflow>
<dataflow id="136" from="gradient_load" to="mul_i1" fromId="28" toId="33">
</dataflow>
<dataflow id="137" from="StgValue_129" to="mul_i1" fromId="129" toId="33">
</dataflow>
<dataflow id="138" from="theta_addr" to="theta_load" fromId="26" toId="34">
</dataflow>
<dataflow id="139" from="theta_load" to="bitcast_ln46" fromId="34" toId="35">
</dataflow>
<dataflow id="140" from="bitcast_ln46" to="add_i" fromId="35" toId="36">
</dataflow>
<dataflow id="141" from="mul_i1" to="add_i" fromId="33" toId="36">
</dataflow>
<dataflow id="142" from="bitcast_ln46" to="add_i" fromId="35" toId="37">
</dataflow>
<dataflow id="143" from="mul_i1" to="add_i" fromId="33" toId="37">
</dataflow>
<dataflow id="144" from="bitcast_ln46" to="add_i" fromId="35" toId="38">
</dataflow>
<dataflow id="145" from="mul_i1" to="add_i" fromId="33" toId="38">
</dataflow>
<dataflow id="146" from="bitcast_ln46" to="add_i" fromId="35" toId="39">
</dataflow>
<dataflow id="147" from="mul_i1" to="add_i" fromId="33" toId="39">
</dataflow>
<dataflow id="148" from="bitcast_ln46" to="add_i" fromId="35" toId="40">
</dataflow>
<dataflow id="149" from="mul_i1" to="add_i" fromId="33" toId="40">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecPipeline" to="specpipeline_ln45" fromId="150" toId="41">
</dataflow>
<dataflow id="152" from="StgValue_91" to="specpipeline_ln45" fromId="91" toId="41">
</dataflow>
<dataflow id="153" from="StgValue_86" to="specpipeline_ln45" fromId="86" toId="41">
</dataflow>
<dataflow id="154" from="StgValue_86" to="specpipeline_ln45" fromId="86" toId="41">
</dataflow>
<dataflow id="155" from="StgValue_86" to="specpipeline_ln45" fromId="86" toId="41">
</dataflow>
<dataflow id="156" from="empty_0" to="specpipeline_ln45" fromId="89" toId="41">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln45" fromId="157" toId="42">
</dataflow>
<dataflow id="160" from="StgValue_159" to="speclooptripcount_ln45" fromId="159" toId="42">
</dataflow>
<dataflow id="161" from="StgValue_159" to="speclooptripcount_ln45" fromId="159" toId="42">
</dataflow>
<dataflow id="162" from="StgValue_159" to="speclooptripcount_ln45" fromId="159" toId="42">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln45" fromId="163" toId="43">
</dataflow>
<dataflow id="166" from="empty_4" to="specloopname_ln45" fromId="165" toId="43">
</dataflow>
<dataflow id="167" from="add_i" to="bitcast_ln46_1" fromId="40" toId="44">
</dataflow>
<dataflow id="168" from="bitcast_ln46_1" to="store_ln46" fromId="44" toId="45">
</dataflow>
<dataflow id="169" from="theta_addr" to="store_ln46" fromId="26" toId="45">
</dataflow>
<dataflow id="170" from="icmp_ln45" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="171" from="icmp_ln45" to="StgValue_12" fromId="20" toId="12">
</dataflow>
</dataflows>


</stg>
