// Seed: 4048952640
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12;
endmodule
module module_1 #(
    parameter id_11 = 32'd97,
    parameter id_13 = 32'd53,
    parameter id_4  = 32'd86
) (
    input supply1 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    output tri0 _id_4
    , id_6
);
  wire id_7, id_8, id_9, id_10, _id_11, id_12, _id_13, id_14, id_15;
  wire id_16;
  logic [id_13  -  id_11 : id_4] id_17;
  ;
  assign id_1 = id_7;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_15,
      id_12,
      id_16,
      id_10
  );
endmodule
