<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4555" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4555{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4555{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4555{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4555{left:190px;bottom:998px;letter-spacing:-0.16px;}
#t5_4555{left:425px;bottom:998px;letter-spacing:-0.11px;}
#t6_4555{left:425px;bottom:981px;letter-spacing:-0.11px;}
#t7_4555{left:425px;bottom:964px;letter-spacing:-0.11px;}
#t8_4555{left:425px;bottom:947px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_4555{left:690px;bottom:998px;letter-spacing:-0.11px;}
#ta_4555{left:690px;bottom:981px;letter-spacing:-0.13px;}
#tb_4555{left:190px;bottom:923px;letter-spacing:-0.21px;}
#tc_4555{left:425px;bottom:923px;letter-spacing:-0.12px;}
#td_4555{left:425px;bottom:906px;letter-spacing:-0.11px;}
#te_4555{left:690px;bottom:923px;letter-spacing:-0.11px;}
#tf_4555{left:190px;bottom:881px;letter-spacing:-0.19px;}
#tg_4555{left:425px;bottom:881px;letter-spacing:-0.12px;}
#th_4555{left:425px;bottom:865px;letter-spacing:-0.11px;}
#ti_4555{left:690px;bottom:881px;letter-spacing:-0.11px;}
#tj_4555{left:190px;bottom:840px;letter-spacing:-0.21px;}
#tk_4555{left:425px;bottom:840px;letter-spacing:-0.11px;}
#tl_4555{left:425px;bottom:823px;letter-spacing:-0.13px;}
#tm_4555{left:690px;bottom:840px;letter-spacing:-0.11px;}
#tn_4555{left:79px;bottom:799px;letter-spacing:-0.16px;}
#to_4555{left:141px;bottom:799px;letter-spacing:-0.18px;}
#tp_4555{left:190px;bottom:799px;letter-spacing:-0.13px;}
#tq_4555{left:425px;bottom:799px;letter-spacing:-0.12px;}
#tr_4555{left:425px;bottom:778px;letter-spacing:-0.11px;}
#ts_4555{left:425px;bottom:761px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tt_4555{left:425px;bottom:744px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#tu_4555{left:425px;bottom:727px;letter-spacing:-0.11px;}
#tv_4555{left:425px;bottom:710px;letter-spacing:-0.11px;}
#tw_4555{left:690px;bottom:799px;letter-spacing:-0.11px;}
#tx_4555{left:190px;bottom:686px;}
#ty_4555{left:425px;bottom:686px;letter-spacing:-0.15px;}
#tz_4555{left:690px;bottom:686px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_4555{left:690px;bottom:669px;}
#t11_4555{left:190px;bottom:645px;}
#t12_4555{left:425px;bottom:645px;letter-spacing:-0.15px;}
#t13_4555{left:690px;bottom:645px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_4555{left:690px;bottom:628px;}
#t15_4555{left:190px;bottom:603px;}
#t16_4555{left:425px;bottom:603px;letter-spacing:-0.15px;}
#t17_4555{left:690px;bottom:603px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_4555{left:690px;bottom:587px;}
#t19_4555{left:190px;bottom:562px;}
#t1a_4555{left:425px;bottom:562px;letter-spacing:-0.15px;}
#t1b_4555{left:690px;bottom:562px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_4555{left:690px;bottom:545px;}
#t1d_4555{left:190px;bottom:521px;letter-spacing:-0.14px;}
#t1e_4555{left:425px;bottom:521px;letter-spacing:-0.14px;}
#t1f_4555{left:190px;bottom:496px;letter-spacing:-0.21px;}
#t1g_4555{left:425px;bottom:496px;letter-spacing:-0.14px;}
#t1h_4555{left:690px;bottom:496px;letter-spacing:-0.11px;}
#t1i_4555{left:190px;bottom:472px;letter-spacing:-0.21px;}
#t1j_4555{left:425px;bottom:472px;letter-spacing:-0.14px;}
#t1k_4555{left:690px;bottom:472px;letter-spacing:-0.11px;}
#t1l_4555{left:190px;bottom:448px;letter-spacing:-0.21px;}
#t1m_4555{left:425px;bottom:448px;letter-spacing:-0.14px;}
#t1n_4555{left:690px;bottom:448px;letter-spacing:-0.11px;}
#t1o_4555{left:190px;bottom:423px;letter-spacing:-0.14px;}
#t1p_4555{left:425px;bottom:423px;letter-spacing:-0.14px;}
#t1q_4555{left:190px;bottom:399px;letter-spacing:-0.21px;}
#t1r_4555{left:425px;bottom:399px;letter-spacing:-0.11px;}
#t1s_4555{left:425px;bottom:382px;letter-spacing:-0.1px;word-spacing:-0.18px;}
#t1t_4555{left:425px;bottom:365px;letter-spacing:-0.11px;}
#t1u_4555{left:190px;bottom:341px;letter-spacing:-0.14px;}
#t1v_4555{left:425px;bottom:341px;letter-spacing:-0.14px;}
#t1w_4555{left:79px;bottom:316px;letter-spacing:-0.17px;}
#t1x_4555{left:141px;bottom:316px;letter-spacing:-0.18px;}
#t1y_4555{left:190px;bottom:316px;letter-spacing:-0.14px;}
#t1z_4555{left:425px;bottom:316px;letter-spacing:-0.12px;}
#t20_4555{left:425px;bottom:299px;letter-spacing:-0.12px;}
#t21_4555{left:690px;bottom:316px;letter-spacing:-0.11px;}
#t22_4555{left:690px;bottom:299px;letter-spacing:-0.12px;}
#t23_4555{left:690px;bottom:283px;letter-spacing:-0.13px;}
#t24_4555{left:190px;bottom:258px;}
#t25_4555{left:425px;bottom:258px;letter-spacing:-0.12px;}
#t26_4555{left:690px;bottom:258px;letter-spacing:-0.11px;}
#t27_4555{left:690px;bottom:241px;}
#t28_4555{left:190px;bottom:217px;}
#t29_4555{left:425px;bottom:217px;letter-spacing:-0.12px;}
#t2a_4555{left:690px;bottom:217px;letter-spacing:-0.11px;}
#t2b_4555{left:690px;bottom:200px;}
#t2c_4555{left:190px;bottom:176px;}
#t2d_4555{left:425px;bottom:176px;letter-spacing:-0.12px;}
#t2e_4555{left:690px;bottom:176px;letter-spacing:-0.11px;}
#t2f_4555{left:690px;bottom:159px;}
#t2g_4555{left:190px;bottom:134px;}
#t2h_4555{left:425px;bottom:134px;letter-spacing:-0.11px;}
#t2i_4555{left:690px;bottom:134px;letter-spacing:-0.11px;}
#t2j_4555{left:690px;bottom:118px;}
#t2k_4555{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2l_4555{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2m_4555{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2n_4555{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2o_4555{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2p_4555{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2q_4555{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2r_4555{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2s_4555{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2t_4555{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4555{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4555{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4555{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4555{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4555{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4555" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4555Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4555" style="-webkit-user-select: none;"><object width="935" height="1210" data="4555/4555.svg" type="image/svg+xml" id="pdf4555" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4555" class="t s1_4555">Vol. 4 </span><span id="t2_4555" class="t s1_4555">2-33 </span>
<span id="t3_4555" class="t s2_4555">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4555" class="t s3_4555">60 </span><span id="t5_4555" class="t s3_4555">ASCI: Data in the performance counters in </span>
<span id="t6_4555" class="t s3_4555">the core PMU may include contributions </span>
<span id="t7_4555" class="t s3_4555">from the direct or indirect operation Intel </span>
<span id="t8_4555" class="t s3_4555">SGX to protect an enclave. </span>
<span id="t9_4555" class="t s3_4555">If CPUID.(EAX=07H, </span>
<span id="ta_4555" class="t s3_4555">ECX=0):EBX[2] = 1 </span>
<span id="tb_4555" class="t s3_4555">61 </span><span id="tc_4555" class="t s3_4555">Ovf_Uncore: Uncore counter overflow </span>
<span id="td_4555" class="t s3_4555">status. </span>
<span id="te_4555" class="t s3_4555">If CPUID.0AH: EAX[7:0] &gt; 2 </span>
<span id="tf_4555" class="t s3_4555">62 </span><span id="tg_4555" class="t s3_4555">OvfBuf: DS SAVE area Buffer overflow </span>
<span id="th_4555" class="t s3_4555">status. </span>
<span id="ti_4555" class="t s3_4555">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="tj_4555" class="t s3_4555">63 </span><span id="tk_4555" class="t s3_4555">CondChgd: Status bits of this register have </span>
<span id="tl_4555" class="t s3_4555">changed. </span>
<span id="tm_4555" class="t s3_4555">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="tn_4555" class="t s3_4555">38FH </span><span id="to_4555" class="t s3_4555">911 </span><span id="tp_4555" class="t s3_4555">IA32_PERF_GLOBAL_CTRL </span><span id="tq_4555" class="t s3_4555">Global Performance Counter Control (R/W) </span>
<span id="tr_4555" class="t s3_4555">Counter increments while the result of </span>
<span id="ts_4555" class="t s3_4555">ANDing the respective enable bit in this </span>
<span id="tt_4555" class="t s3_4555">MSR with the corresponding OS or USR bits </span>
<span id="tu_4555" class="t s3_4555">in the general-purpose or fixed counter </span>
<span id="tv_4555" class="t s3_4555">control MSR is true. </span>
<span id="tw_4555" class="t s3_4555">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="tx_4555" class="t s3_4555">0 </span><span id="ty_4555" class="t s3_4555">EN_PMC0 </span><span id="tz_4555" class="t s3_4555">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t10_4555" class="t s3_4555">0 </span>
<span id="t11_4555" class="t s3_4555">1 </span><span id="t12_4555" class="t s3_4555">EN_PMC1 </span><span id="t13_4555" class="t s3_4555">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t14_4555" class="t s3_4555">1 </span>
<span id="t15_4555" class="t s3_4555">2 </span><span id="t16_4555" class="t s3_4555">EN_PMC2 </span><span id="t17_4555" class="t s3_4555">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t18_4555" class="t s3_4555">2 </span>
<span id="t19_4555" class="t s3_4555">n </span><span id="t1a_4555" class="t s3_4555">EN_PMCn </span><span id="t1b_4555" class="t s3_4555">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t1c_4555" class="t s3_4555">n </span>
<span id="t1d_4555" class="t s3_4555">31:n+1 </span><span id="t1e_4555" class="t s3_4555">Reserved </span>
<span id="t1f_4555" class="t s3_4555">32 </span><span id="t1g_4555" class="t s3_4555">EN_FIXED_CTR0 </span><span id="t1h_4555" class="t s3_4555">If CPUID.0AH: EDX[4:0] &gt; 0 </span>
<span id="t1i_4555" class="t s3_4555">33 </span><span id="t1j_4555" class="t s3_4555">EN_FIXED_CTR1 </span><span id="t1k_4555" class="t s3_4555">If CPUID.0AH: EDX[4:0] &gt; 1 </span>
<span id="t1l_4555" class="t s3_4555">34 </span><span id="t1m_4555" class="t s3_4555">EN_FIXED_CTR2 </span><span id="t1n_4555" class="t s3_4555">If CPUID.0AH: EDX[4:0] &gt; 2 </span>
<span id="t1o_4555" class="t s3_4555">47:35 </span><span id="t1p_4555" class="t s3_4555">Reserved </span>
<span id="t1q_4555" class="t s3_4555">48 </span><span id="t1r_4555" class="t s3_4555">EN_PERF_METRICS: If this bit is set and </span>
<span id="t1s_4555" class="t s3_4555">fixed counter 3 is effectively enabled, built- </span>
<span id="t1t_4555" class="t s3_4555">in performance metrics are enabled. </span>
<span id="t1u_4555" class="t s3_4555">63:49 </span><span id="t1v_4555" class="t s3_4555">Reserved </span>
<span id="t1w_4555" class="t s3_4555">390H </span><span id="t1x_4555" class="t s3_4555">912 </span><span id="t1y_4555" class="t s3_4555">IA32_PERF_GLOBAL_OVF_CTRL </span><span id="t1z_4555" class="t s3_4555">Global Performance Counter Overflow </span>
<span id="t20_4555" class="t s3_4555">Control (R/W) </span>
<span id="t21_4555" class="t s3_4555">If CPUID.0AH: EAX[7:0] &gt; 0 </span>
<span id="t22_4555" class="t s3_4555">&amp;&amp; CPUID.0AH: EAX[7:0] </span>
<span id="t23_4555" class="t s3_4555">&lt;= 3 </span>
<span id="t24_4555" class="t s3_4555">0 </span><span id="t25_4555" class="t s3_4555">Set 1 to Clear Ovf_PMC0 bit. </span><span id="t26_4555" class="t s3_4555">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t27_4555" class="t s3_4555">0 </span>
<span id="t28_4555" class="t s3_4555">1 </span><span id="t29_4555" class="t s3_4555">Set 1 to Clear Ovf_PMC1 bit. </span><span id="t2a_4555" class="t s3_4555">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2b_4555" class="t s3_4555">1 </span>
<span id="t2c_4555" class="t s3_4555">2 </span><span id="t2d_4555" class="t s3_4555">Set 1 to Clear Ovf_PMC2 bit. </span><span id="t2e_4555" class="t s3_4555">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2f_4555" class="t s3_4555">2 </span>
<span id="t2g_4555" class="t s3_4555">n </span><span id="t2h_4555" class="t s3_4555">Set 1 to Clear Ovf_PMCn bit. </span><span id="t2i_4555" class="t s3_4555">If CPUID.0AH: EAX[15:8] &gt; </span>
<span id="t2j_4555" class="t s3_4555">n </span>
<span id="t2k_4555" class="t s4_4555">Table 2-2. </span><span id="t2l_4555" class="t s4_4555">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2m_4555" class="t s5_4555">Register </span>
<span id="t2n_4555" class="t s5_4555">Address </span>
<span id="t2o_4555" class="t s5_4555">Architectural MSR Name / Bit Fields </span>
<span id="t2p_4555" class="t s5_4555">(Former MSR Name) </span><span id="t2q_4555" class="t s5_4555">MSR/Bit Description </span><span id="t2r_4555" class="t s5_4555">Comment </span>
<span id="t2s_4555" class="t s5_4555">Hex </span><span id="t2t_4555" class="t s5_4555">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
