{
  "creator": "Next Generation Place and Route (Version nextpnr-0.9-6-g22041ed5)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "0011000101000001010110010010011001010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\FPGADev\\LushayLearning\\2-UART\\top.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:5.1-33.10"
      },
      "ports": {
        "uart_tx_pin": {
          "direction": "output",
          "bits": [ 7605 ]
        },
        "uart_rx_pin": {
          "direction": "input",
          "bits": [ 7604 ]
        },
        "led_pins": {
          "direction": "output",
          "bits": [ 8362, 8360, 8358, 8356, 8354, 8352 ]
        },
        "clk_pin": {
          "direction": "input",
          "bits": [ 7602 ]
        }
      },
      "cells": {
        "lb1.led_pins_DFF_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y23/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8490 ],
            "I3": [ 7622 ]
          }
        },
        "lb1.tx_loopback_sent_already_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y22/LUT3"
          },
          "port_directions": {
            "F": "output"
          },
          "connections": {
            "F": [ 8488 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y16/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8486 ],
            "I3": [ 7653 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y16/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8484 ],
            "I3": [ 7658 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y16/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8482 ],
            "I3": [ 7726 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y17/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8480 ],
            "I3": [ 7847 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y17/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8478 ],
            "I3": [ 7862 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y16/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8476 ],
            "I3": [ 7919 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y17/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8474 ],
            "I3": [ 7928 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y20/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8472 ],
            "I3": [ 7974 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y21/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8470 ],
            "I3": [ 7978 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y17/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8468 ],
            "I3": [ 7988 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y20/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8466 ],
            "I3": [ 7997 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y19/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8464 ],
            "I3": [ 8008 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y17/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8462 ],
            "I3": [ 8017 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y21/LUT0"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8460 ],
            "I3": [ 8026 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X2Y19/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8458 ],
            "I3": [ 7696 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y15/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8456 ],
            "I3": [ 7702 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y14/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8454 ],
            "I3": [ 7708 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X4Y21/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8452 ],
            "I3": [ 8241 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y22/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8450 ],
            "I3": [ 7975 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_1_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y22/LUT1"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8448 ],
            "I3": [ 7981 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_2_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y22/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8446 ],
            "I3": [ 7989 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_3_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y20/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8444 ],
            "I3": [ 8000 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_4_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y21/LUT3"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8442 ],
            "I3": [ 8009 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_5_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X6Y20/LUT5"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8440 ],
            "I3": [ 8018 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_6_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y21/LUT2"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8438 ],
            "I3": [ 8027 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_7_passthrough_lut$": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "00000000000000001111111100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X5Y20/LUT4"
          },
          "port_directions": {
            "F": "output",
            "I3": "input"
          },
          "connections": {
            "F": [ 8436 ],
            "I3": [ 8036 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU4"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7671 ],
            "CIN": [ 8404 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "COUT": [ 8403 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_7_D_LUT3_F_I2_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "COUT": [ 8401 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "COUT": [ 8400 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7745 ],
            "CIN": [ 8398 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "COUT": [ 8397 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7736 ],
            "CIN": [ 8395 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "COUT": [ 8394 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU4"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8098 ],
            "CIN": [ 8392 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "COUT": [ 8391 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "COUT": [ 8390 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8077 ],
            "CIN": [ 8388 ],
            "COUT": [  ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 8380 ],
            "COUT": [ 8387 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 8380 ]
          }
        },
        "uart_tx_pin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBA",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:8.12-8.23",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 8381 ],
            "BOTTOM_IO_PORT_A": [ 8381 ],
            "O": [ 7605 ],
            "I": [ 8244 ]
          }
        },
        "led_pins_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8362 ],
            "I": [ 7642 ]
          }
        },
        "led_pins_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y15/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8360 ],
            "I": [ 7636 ]
          }
        },
        "led_pins_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y20/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8358 ],
            "I": [ 7630 ]
          }
        },
        "led_pins_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "VCC",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y21/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8356 ],
            "I": [ 8380 ]
          }
        },
        "led_pins_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8354 ],
            "I": [ 7627 ]
          }
        },
        "led_pins_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8352 ],
            "I": [ 7623 ]
          }
        },
        "lb1.uart_tx_trigger_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8077 ],
            "I2": [ 8095 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8125 ]
          }
        },
        "lb1.uart_tx_trigger_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8183 ]
          }
        },
        "lb1.uart_tx_trigger_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8095 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8053 ]
          }
        },
        "lb1.uart_tx_trigger_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8095 ],
            "D": [ 7649 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8272 ],
            "D": [ 8436 ],
            "CLK": [ 7609 ],
            "CE": [ 7649 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8269 ],
            "D": [ 8438 ],
            "CLK": [ 7609 ],
            "CE": [ 7649 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8277 ],
            "D": [ 8440 ],
            "CLK": [ 7609 ],
            "CE": [ 7649 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8280 ],
            "D": [ 8442 ],
            "CLK": [ 7609 ],
            "CE": [ 7649 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8293 ],
            "D": [ 8444 ],
            "CLK": [ 7609 ],
            "CE": [ 7649 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8310 ],
            "D": [ 8446 ],
            "CLK": [ 7609 ],
            "CE": [ 7649 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8300 ],
            "D": [ 8448 ],
            "CLK": [ 7609 ],
            "CE": [ 7649 ]
          }
        },
        "lb1.uart_tx_data_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8317 ],
            "D": [ 8450 ],
            "CLK": [ 7609 ],
            "CE": [ 7649 ]
          }
        },
        "lb1.uart1.uart_rx_i_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7702 ],
            "I1": [ 7696 ],
            "I0": [ 7622 ],
            "F": [ 7655 ]
          }
        },
        "lb1.uart1.uart_rx_i_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:7.11-7.22",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7622 ],
            "I": [ 7604 ]
          }
        },
        "lb1.uart1.tx_complete_o_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7650 ],
            "I1": [ 8333 ],
            "I0": [ 7969 ],
            "F": [ 7649 ]
          }
        },
        "lb1.uart1.tx_complete_o_DFFSE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8077 ],
            "I1": [ 8053 ],
            "I0": [ 8183 ],
            "F": [ 8332 ]
          }
        },
        "lb1.uart1.tx_complete_o_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8381 ],
            "Q": [ 8333 ],
            "D": [ 8183 ],
            "CLK": [ 7609 ],
            "CE": [ 8332 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8321 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8098 ],
            "I2": [ 8095 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8327 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8095 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8326 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8077 ],
            "O": [ 8320 ],
            "I1": [ 8327 ],
            "I0": [ 8326 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8087 ],
            "F": [ 8323 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8087 ],
            "D": [ 8323 ],
            "CLK": [ 7609 ],
            "CE": [ 8320 ]
          }
        },
        "lb1.uart1.txState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8080 ],
            "D": [ 8321 ],
            "CLK": [ 7609 ],
            "CE": [ 8320 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8317 ],
            "F": [ 8314 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8313 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8052 ],
            "O": [ 8304 ],
            "I1": [ 8314 ],
            "I0": [ 8313 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8310 ],
            "F": [ 8307 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8306 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8052 ],
            "O": [ 8303 ],
            "I1": [ 8307 ],
            "I0": [ 8306 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/MUX1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8057 ],
            "O": [ 8284 ],
            "I1": [ 8304 ],
            "I0": [ 8303 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8300 ],
            "F": [ 8297 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8296 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/MUX4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8052 ],
            "O": [ 8287 ],
            "I1": [ 8297 ],
            "I0": [ 8296 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8293 ],
            "F": [ 8290 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8289 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8052 ],
            "O": [ 8286 ],
            "I1": [ 8290 ],
            "I0": [ 8289 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/MUX5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8057 ],
            "O": [ 8283 ],
            "I1": [ 8287 ],
            "I0": [ 8286 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/MUX3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8063 ],
            "O": [ 8253 ],
            "I1": [ 8284 ],
            "I0": [ 8283 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8057 ],
            "I1": [ 8052 ],
            "I0": [ 8280 ],
            "F": [ 8275 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8057 ],
            "I1": [ 8052 ],
            "I0": [ 8277 ],
            "F": [ 8274 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8063 ],
            "O": [ 8264 ],
            "I1": [ 8275 ],
            "I0": [ 8274 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8063 ],
            "I2": [ 8272 ],
            "I1": [ 8269 ],
            "I0": [ 8057 ],
            "F": [ 8263 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 8262 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8264 ],
            "O": [ 8249 ],
            "I1": [ 8263 ],
            "I0": [ 8262 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8080 ],
            "F": [ 8258 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8080 ],
            "F": [ 8257 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8253 ],
            "O": [ 8248 ],
            "I1": [ 8258 ],
            "I0": [ 8257 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8080 ],
            "F": [ 8252 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8077 ],
            "I2": [ 8098 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8251 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8253 ],
            "O": [ 8247 ],
            "I1": [ 8252 ],
            "I0": [ 8251 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/MUX1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8249 ],
            "O": [ 8241 ],
            "I1": [ 8248 ],
            "I0": [ 8247 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101000110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8077 ],
            "I2": [ 8095 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8240 ]
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 8381 ],
            "Q": [ 8244 ],
            "D": [ 8452 ],
            "CLK": [ 7609 ],
            "CE": [ 8240 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8236 ],
            "I3": [ 8380 ],
            "I1": [ 8102 ],
            "I0": [  ],
            "COUT": [ 8238 ],
            "CIN": [ 8187 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8236 ],
            "I0": [ 8183 ],
            "F": [ 8126 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8233 ],
            "I3": [ 8380 ],
            "I1": [ 8158 ],
            "I0": [  ],
            "COUT": [ 8229 ],
            "CIN": [ 8136 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8233 ],
            "I2": [ 8077 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8231 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8158 ],
            "D": [ 8231 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8227 ],
            "I3": [ 8380 ],
            "I1": [ 8162 ],
            "I0": [  ],
            "COUT": [ 8223 ],
            "CIN": [ 8229 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8227 ],
            "I2": [ 8077 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8225 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8162 ],
            "D": [ 8225 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8221 ],
            "I3": [ 8380 ],
            "I1": [ 8166 ],
            "I0": [  ],
            "COUT": [ 8217 ],
            "CIN": [ 8223 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8221 ],
            "I0": [ 8183 ],
            "F": [ 8219 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8166 ],
            "D": [ 8219 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8215 ],
            "I3": [ 8380 ],
            "I1": [ 8169 ],
            "I0": [  ],
            "COUT": [ 8211 ],
            "CIN": [ 8217 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8215 ],
            "I0": [ 8183 ],
            "F": [ 8213 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8169 ],
            "D": [ 8213 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8209 ],
            "I3": [ 8380 ],
            "I1": [ 8122 ],
            "I0": [  ],
            "COUT": [ 8205 ],
            "CIN": [ 8211 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8209 ],
            "I0": [ 8183 ],
            "F": [ 8207 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8122 ],
            "D": [ 8207 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8203 ],
            "I3": [ 8380 ],
            "I1": [ 8118 ],
            "I0": [  ],
            "COUT": [ 8199 ],
            "CIN": [ 8205 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8203 ],
            "I0": [ 8183 ],
            "F": [ 8201 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8118 ],
            "D": [ 8201 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8197 ],
            "I3": [ 8380 ],
            "I1": [ 8114 ],
            "I0": [  ],
            "COUT": [ 8193 ],
            "CIN": [ 8199 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8197 ],
            "I0": [ 8183 ],
            "F": [ 8195 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8114 ],
            "D": [ 8195 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y20/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8191 ],
            "I3": [ 8380 ],
            "I1": [ 8110 ],
            "I0": [  ],
            "COUT": [ 8186 ],
            "CIN": [ 8193 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8191 ],
            "I0": [ 8183 ],
            "F": [ 8189 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y22/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8110 ],
            "D": [ 8189 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8184 ],
            "I3": [ 8380 ],
            "I1": [ 8106 ],
            "I0": [  ],
            "COUT": [ 8187 ],
            "CIN": [ 8186 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8184 ],
            "I0": [ 8183 ],
            "F": [ 8128 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100011111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8077 ],
            "I2": [ 8142 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8172 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8142 ],
            "D": [ 8172 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8170 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8169 ],
            "COUT": [ 8121 ],
            "CIN": [ 8165 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8167 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8166 ],
            "COUT": [ 8165 ],
            "CIN": [ 8161 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8163 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8162 ],
            "COUT": [ 8161 ],
            "CIN": [ 8157 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8159 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8158 ],
            "COUT": [ 8157 ],
            "CIN": [ 8154 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8155 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8131 ],
            "COUT": [ 8154 ],
            "CIN": [ 8150 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8152 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8142 ],
            "COUT": [ 8149 ],
            "CIN": [ 8387 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8147 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8139 ],
            "COUT": [ 8150 ],
            "CIN": [ 8149 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8077 ],
            "I2": [ 8147 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8145 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8139 ],
            "D": [ 8145 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8143 ],
            "I3": [ 8380 ],
            "I1": [ 8142 ],
            "I0": [  ],
            "COUT": [ 8138 ],
            "CIN": [ 8390 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8140 ],
            "I3": [ 8380 ],
            "I1": [ 8139 ],
            "I0": [  ],
            "COUT": [ 8135 ],
            "CIN": [ 8138 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8133 ],
            "I3": [ 8380 ],
            "I1": [ 8131 ],
            "I0": [  ],
            "COUT": [ 8136 ],
            "CIN": [ 8135 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8133 ],
            "I2": [ 8077 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8130 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y22/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8131 ],
            "D": [ 8130 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8106 ],
            "D": [ 8128 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y22/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8102 ],
            "D": [ 8126 ],
            "CLK": [ 7609 ],
            "CE": [ 8125 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8123 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8122 ],
            "COUT": [ 8117 ],
            "CIN": [ 8121 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8119 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8118 ],
            "COUT": [ 8113 ],
            "CIN": [ 8117 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8115 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8114 ],
            "COUT": [ 8109 ],
            "CIN": [ 8113 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y21/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8111 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8110 ],
            "COUT": [ 8105 ],
            "CIN": [ 8109 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8107 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8106 ],
            "COUT": [ 8101 ],
            "CIN": [ 8105 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y21/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8103 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8102 ],
            "COUT": [ 8388 ],
            "CIN": [ 8101 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8051 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8052 ],
            "COUT": [ 8392 ],
            "CIN": [ 8060 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8098 ],
            "I2": [ 8095 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8070 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8095 ],
            "I1": [ 8087 ],
            "I0": [ 8080 ],
            "F": [ 8069 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8077 ],
            "O": [ 8050 ],
            "I1": [ 8070 ],
            "I0": [ 8069 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8063 ],
            "F": [ 8066 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8053 ],
            "Q": [ 8063 ],
            "D": [ 8066 ],
            "CLK": [ 7609 ],
            "CE": [ 8050 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8064 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8063 ],
            "COUT": [ 8059 ],
            "CIN": [ 8391 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8055 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 8057 ],
            "COUT": [ 8060 ],
            "CIN": [ 8059 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8053 ],
            "Q": [ 8057 ],
            "D": [ 8055 ],
            "CLK": [ 7609 ],
            "CE": [ 8050 ]
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:114.1-160.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8053 ],
            "Q": [ 8052 ],
            "D": [ 8051 ],
            "CLK": [ 7609 ],
            "CE": [ 8050 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7645 ],
            "D": [ 8454 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7639 ],
            "D": [ 8456 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7633 ],
            "D": [ 8458 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7975 ],
            "F": [ 8043 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7658 ],
            "I2": [ 7663 ],
            "I1": [ 7622 ],
            "I0": [ 7975 ],
            "F": [ 8042 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/MUX4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7679 ],
            "O": [ 7974 ],
            "I1": [ 8043 ],
            "I0": [ 8042 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_7_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000000000011110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.13-77.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 8004 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [  ],
            "COUT": [ 8040 ],
            "CIN": [ 7678 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8004 ],
            "I1": [ 7622 ],
            "I0": [ 8036 ],
            "F": [ 8035 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 8036 ],
            "D": [ 8035 ],
            "CLK": [ 7609 ],
            "CE": [ 7667 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_6_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7658 ],
            "I2": [ 7663 ],
            "I1": [ 7622 ],
            "I0": [ 8027 ],
            "F": [ 8031 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_6_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8027 ],
            "F": [ 8030 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_6_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/MUX4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7679 ],
            "O": [ 8026 ],
            "I1": [ 8031 ],
            "I0": [ 8030 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 8027 ],
            "D": [ 8460 ],
            "CLK": [ 7609 ],
            "CE": [ 7667 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_5_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7658 ],
            "I2": [ 7663 ],
            "I1": [ 7622 ],
            "I0": [ 8018 ],
            "F": [ 8022 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_5_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8018 ],
            "F": [ 8021 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_5_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7679 ],
            "O": [ 8017 ],
            "I1": [ 8022 ],
            "I0": [ 8021 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 8018 ],
            "D": [ 8462 ],
            "CLK": [ 7609 ],
            "CE": [ 7667 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_4_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7663 ],
            "I2": [ 7659 ],
            "I1": [ 7622 ],
            "I0": [ 8009 ],
            "F": [ 8013 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_4_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8009 ],
            "F": [ 8012 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_4_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7679 ],
            "O": [ 8008 ],
            "I1": [ 8013 ],
            "I0": [ 8012 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 8009 ],
            "D": [ 8464 ],
            "CLK": [ 7609 ],
            "CE": [ 7667 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_3_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101010101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7658 ],
            "I2": [ 7663 ],
            "I1": [ 7622 ],
            "I0": [ 8000 ],
            "F": [ 8003 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_3_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 8000 ],
            "F": [ 8002 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_3_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8004 ],
            "O": [ 7997 ],
            "I1": [ 8003 ],
            "I0": [ 8002 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 8000 ],
            "D": [ 8466 ],
            "CLK": [ 7609 ],
            "CE": [ 7667 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_2_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7989 ],
            "F": [ 7993 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_2_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7658 ],
            "I2": [ 7663 ],
            "I1": [ 7622 ],
            "I0": [ 7989 ],
            "F": [ 7992 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7679 ],
            "O": [ 7988 ],
            "I1": [ 7993 ],
            "I0": [ 7992 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 7989 ],
            "D": [ 8468 ],
            "CLK": [ 7609 ],
            "CE": [ 7667 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_1_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7981 ],
            "F": [ 7984 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_1_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7658 ],
            "I2": [ 7663 ],
            "I1": [ 7622 ],
            "I0": [ 7981 ],
            "F": [ 7983 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_1_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7679 ],
            "O": [ 7978 ],
            "I1": [ 7984 ],
            "I0": [ 7983 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 7981 ],
            "D": [ 8470 ],
            "CLK": [ 7609 ],
            "CE": [ 7667 ]
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 7975 ],
            "D": [ 8472 ],
            "CLK": [ 7609 ],
            "CE": [ 7667 ]
          }
        },
        "lb1.uart1.rx_byte_ready_o_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7969 ],
            "F": [ 7626 ]
          }
        },
        "lb1.uart1.rx_byte_ready_o_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7968 ]
          }
        },
        "lb1.uart1.rx_byte_ready_o_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7969 ],
            "D": [ 7687 ],
            "CLK": [ 7609 ],
            "CE": [ 7968 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7702 ],
            "I1": [ 7696 ],
            "I0": [ 7622 ],
            "F": [ 7964 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7702 ],
            "I1": [ 7696 ],
            "I0": [ 7622 ],
            "F": [ 7963 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7745 ],
            "O": [ 7956 ],
            "I1": [ 7964 ],
            "I0": [ 7963 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000111001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7702 ],
            "I1": [ 7696 ],
            "I0": [ 7622 ],
            "F": [ 7959 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000001001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7702 ],
            "I1": [ 7696 ],
            "I0": [ 7622 ],
            "F": [ 7958 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7745 ],
            "O": [ 7955 ],
            "I1": [ 7959 ],
            "I0": [ 7958 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/MUX1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 7947 ],
            "I1": [ 7956 ],
            "I0": [ 7955 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7952 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7708 ],
            "D": [ 7952 ],
            "CLK": [ 7609 ],
            "CE": [ 7947 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001010001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7671 ],
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7949 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7702 ],
            "D": [ 7949 ],
            "CLK": [ 7609 ],
            "CE": [ 7947 ]
          }
        },
        "lb1.uart1.rxState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7696 ],
            "D": [ 7668 ],
            "CLK": [ 7609 ],
            "CE": [ 7947 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7943 ],
            "I3": [ 8380 ],
            "I1": [ 7721 ],
            "I0": [  ],
            "COUT": [ 7945 ],
            "CIN": [ 7886 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7943 ],
            "I0": [ 7687 ],
            "F": [ 7720 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7745 ],
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7939 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7745 ],
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7938 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/MUX4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 7931 ],
            "I1": [ 7939 ],
            "I0": [ 7938 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7934 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7933 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 7930 ],
            "I1": [ 7934 ],
            "I0": [ 7933 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/MUX5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7762 ],
            "O": [ 7928 ],
            "I1": [ 7931 ],
            "I0": [ 7930 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7761 ],
            "D": [ 8474 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7923 ],
            "I3": [ 8380 ],
            "I1": [ 7798 ],
            "I0": [  ],
            "COUT": [ 7917 ],
            "CIN": [ 7760 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7745 ],
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7922 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7921 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7923 ],
            "O": [ 7919 ],
            "I1": [ 7922 ],
            "I0": [ 7921 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7798 ],
            "D": [ 8476 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7915 ],
            "I3": [ 8380 ],
            "I1": [ 7794 ],
            "I0": [  ],
            "COUT": [ 7911 ],
            "CIN": [ 7917 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7915 ],
            "I0": [ 7687 ],
            "F": [ 7913 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7794 ],
            "D": [ 7913 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7909 ],
            "I3": [ 8380 ],
            "I1": [ 7790 ],
            "I0": [  ],
            "COUT": [ 7905 ],
            "CIN": [ 7911 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7909 ],
            "I0": [ 7687 ],
            "F": [ 7907 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7790 ],
            "D": [ 7907 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7903 ],
            "I3": [ 8380 ],
            "I1": [ 7786 ],
            "I0": [  ],
            "COUT": [ 7899 ],
            "CIN": [ 7905 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7903 ],
            "I0": [ 7687 ],
            "F": [ 7901 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7786 ],
            "D": [ 7901 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7897 ],
            "I3": [ 8380 ],
            "I1": [ 7782 ],
            "I0": [  ],
            "COUT": [ 7893 ],
            "CIN": [ 7899 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7897 ],
            "I0": [ 7687 ],
            "F": [ 7895 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7782 ],
            "D": [ 7895 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7891 ],
            "I3": [ 8380 ],
            "I1": [ 7778 ],
            "I0": [  ],
            "COUT": [ 7883 ],
            "CIN": [ 7893 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7891 ],
            "I0": [ 7687 ],
            "F": [ 7889 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7778 ],
            "D": [ 7889 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7687 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7877 ],
            "I3": [ 8380 ],
            "I1": [ 7724 ],
            "I0": [  ],
            "COUT": [ 7886 ],
            "CIN": [ 7884 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7881 ],
            "I3": [ 8380 ],
            "I1": [ 7774 ],
            "I0": [  ],
            "COUT": [ 7884 ],
            "CIN": [ 7883 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7881 ],
            "I0": [ 7687 ],
            "F": [ 7879 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7774 ],
            "D": [ 7879 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7877 ],
            "I0": [ 7687 ],
            "F": [ 7723 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7757 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7873 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7757 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7872 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7745 ],
            "O": [ 7865 ],
            "I1": [ 7873 ],
            "I0": [ 7872 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7708 ],
            "I1": [ 7757 ],
            "I0": [ 7696 ],
            "F": [ 7868 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111110111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7757 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7867 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7745 ],
            "O": [ 7864 ],
            "I1": [ 7868 ],
            "I0": [ 7867 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/MUX1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 7862 ],
            "I1": [ 7865 ],
            "I0": [ 7864 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7757 ],
            "D": [ 8478 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7755 ],
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7858 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7755 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7857 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7745 ],
            "O": [ 7850 ],
            "I1": [ 7858 ],
            "I0": [ 7857 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT3",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 7755 ],
            "I1": [ 7708 ],
            "I0": [ 7696 ],
            "F": [ 7853 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/LUT2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7755 ],
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7852 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/MUX2",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7745 ],
            "O": [ 7849 ],
            "I1": [ 7853 ],
            "I0": [ 7852 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/MUX1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 7847 ],
            "I1": [ 7850 ],
            "I0": [ 7849 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7754 ],
            "D": [ 8480 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7845 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7757 ],
            "COUT": [ 7842 ],
            "CIN": [ 8394 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7843 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7754 ],
            "COUT": [ 7839 ],
            "CIN": [ 7842 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7840 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7727 ],
            "COUT": [ 7836 ],
            "CIN": [ 7839 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7837 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7761 ],
            "COUT": [ 7833 ],
            "CIN": [ 7836 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7834 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7798 ],
            "COUT": [ 7830 ],
            "CIN": [ 7833 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7831 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7794 ],
            "COUT": [ 7827 ],
            "CIN": [ 7830 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7828 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7790 ],
            "COUT": [ 7824 ],
            "CIN": [ 7827 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7825 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7786 ],
            "COUT": [ 7821 ],
            "CIN": [ 7824 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7822 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7782 ],
            "COUT": [ 7818 ],
            "CIN": [ 7821 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7819 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7778 ],
            "COUT": [ 7815 ],
            "CIN": [ 7818 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7816 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7774 ],
            "COUT": [ 7812 ],
            "CIN": [ 7815 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7813 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7724 ],
            "COUT": [ 7764 ],
            "CIN": [ 7812 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7810 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7757 ],
            "COUT": [ 7807 ],
            "CIN": [ 8397 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7808 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7754 ],
            "COUT": [ 7804 ],
            "CIN": [ 7807 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7805 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7727 ],
            "COUT": [ 7801 ],
            "CIN": [ 7804 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7802 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7761 ],
            "COUT": [ 7797 ],
            "CIN": [ 7801 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7799 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7798 ],
            "COUT": [ 7793 ],
            "CIN": [ 7797 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7795 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7794 ],
            "COUT": [ 7789 ],
            "CIN": [ 7793 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7791 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7790 ],
            "COUT": [ 7785 ],
            "CIN": [ 7789 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7787 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7786 ],
            "COUT": [ 7781 ],
            "CIN": [ 7785 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7783 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7782 ],
            "COUT": [ 7777 ],
            "CIN": [ 7781 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7779 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7778 ],
            "COUT": [ 7773 ],
            "CIN": [ 7777 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7775 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7774 ],
            "COUT": [ 7770 ],
            "CIN": [ 7773 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7771 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7724 ],
            "COUT": [ 7767 ],
            "CIN": [ 7770 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7768 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7721 ],
            "COUT": [ 8398 ],
            "CIN": [ 7767 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001010000001011010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7765 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7721 ],
            "COUT": [ 8395 ],
            "CIN": [ 7764 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/ALU4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7762 ],
            "I3": [ 8380 ],
            "I1": [ 7761 ],
            "I0": [  ],
            "COUT": [ 7760 ],
            "CIN": [ 7751 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000011000011001111",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7758 ],
            "I3": [ 8380 ],
            "I1": [ 7757 ],
            "I0": [  ],
            "COUT": [ 7753 ],
            "CIN": [ 8400 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7755 ],
            "I3": [ 8380 ],
            "I1": [ 7754 ],
            "I0": [  ],
            "COUT": [ 7750 ],
            "CIN": [ 7753 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000111100",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7731 ],
            "I3": [ 8380 ],
            "I1": [ 7727 ],
            "I0": [  ],
            "COUT": [ 7751 ],
            "CIN": [ 7750 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7745 ],
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7742 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000001010100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7745 ],
            "I2": [ 7708 ],
            "I1": [ 7702 ],
            "I0": [ 7696 ],
            "F": [ 7741 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/MUX4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 7730 ],
            "I1": [ 7742 ],
            "I0": [ 7741 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7734 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 7733 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/MUX6",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7736 ],
            "O": [ 7729 ],
            "I1": [ 7734 ],
            "I0": [ 7733 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/MUX5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7731 ],
            "O": [ 7726 ],
            "I1": [ 7730 ],
            "I0": [ 7729 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7727 ],
            "D": [ 8482 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7724 ],
            "D": [ 7723 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 7721 ],
            "D": [ 7720 ],
            "CLK": [ 7609 ],
            "CE": [ 7716 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7702 ],
            "I1": [ 7696 ],
            "I0": [ 7622 ],
            "F": [ 7715 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7702 ],
            "I1": [ 7696 ],
            "I0": [ 7622 ],
            "F": [ 7714 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/MUX0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 7671 ],
            "O": [ 7716 ],
            "I1": [ 7715 ],
            "I0": [ 7714 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT7",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 7708 ],
            "I2": [ 7702 ],
            "I1": [ 7696 ],
            "I0": [ 7622 ],
            "F": [ 7667 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7687 ],
            "I0": [ 7671 ],
            "F": [ 7668 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.13-77.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7684 ],
            "I3": [ 8381 ],
            "I1": [ 7663 ],
            "I0": [  ],
            "COUT": [ 7681 ],
            "CIN": [ 8401 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.13-77.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7682 ],
            "I3": [ 8381 ],
            "I1": [ 7659 ],
            "I0": [  ],
            "COUT": [ 7677 ],
            "CIN": [ 7681 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000001100000000110011",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.13-77.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7679 ],
            "I3": [ 8381 ],
            "I1": [ 7654 ],
            "I0": [  ],
            "COUT": [ 7678 ],
            "CIN": [ 7677 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:78.16-78.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7675 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7663 ],
            "COUT": [ 7673 ],
            "CIN": [ 8403 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU2",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:78.16-78.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7658 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7659 ],
            "COUT": [ 7670 ],
            "CIN": [ 7673 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "RAW_ALU_LUT": "00000000000000000101000010101010",
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:78.16-78.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 8380 ],
            "SUM": [ 7653 ],
            "I3": [ 8381 ],
            "I1": [  ],
            "I0": [ 7654 ],
            "COUT": [ 8404 ],
            "CIN": [ 7670 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y17/LUT5",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 7668 ],
            "I0": [ 7667 ],
            "F": [ 7652 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7663 ],
            "F": [ 7661 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 7663 ],
            "D": [ 7661 ],
            "CLK": [ 7609 ],
            "CE": [ 7652 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 7659 ],
            "D": [ 8484 ],
            "CLK": [ 7609 ],
            "CE": [ 7652 ]
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y16/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:46.1-96.4|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7655 ],
            "Q": [ 7654 ],
            "D": [ 8486 ],
            "CLK": [ 7609 ],
            "CE": [ 7652 ]
          }
        },
        "lb1.tx_loopback_sent_already_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:30.5-40.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 7626 ],
            "Q": [ 7650 ],
            "D": [ 8488 ],
            "CLK": [ 7609 ],
            "CE": [ 7649 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 8381 ]
          }
        },
        "lb1.led_pins_DFF_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT0",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7645 ],
            "F": [ 7641 ]
          }
        },
        "lb1.led_pins_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7642 ],
            "D": [ 7641 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.led_pins_DFF_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7639 ],
            "F": [ 7635 ]
          }
        },
        "lb1.led_pins_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7636 ],
            "D": [ 7635 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.led_pins_DFF_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT4",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 7633 ],
            "F": [ 7629 ]
          }
        },
        "lb1.led_pins_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/DFF4",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7630 ],
            "D": [ 7629 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.led_pins_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y23/DFF0",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7627 ],
            "D": [ 7626 ],
            "CLK": [ 7609 ]
          }
        },
        "lb1.led_pins_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y23/DFF3",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:43.5-47.8|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 7623 ],
            "D": [ 8490 ],
            "CLK": [ 7609 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 8380 ]
          }
        },
        "lb1.clk_pin_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:6.11-6.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7609 ],
            "I": [ 7602 ]
          }
        }
      },
      "netnames": {
        "lb1.uart_rx_pin$gate_net$": {
          "hide_name": 0,
          "bits": [ 8492 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "lb1.led_pins_DFF_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8490 ] ,
          "attributes": {
            "ROUTING": "X1Y23/F3;;1;X1Y23/XD3;X1Y23/XD3/F3;1"
          }
        },
        "lb1.tx_loopback_sent_already_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8488 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F3;;1;X4Y22/XD3;X4Y22/XD3/F3;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8486 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F1;;1;X5Y16/XD1;X5Y16/XD1/F1;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8484 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F5;;1;X5Y16/XD5;X5Y16/XD5/F5;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10$conn$D": {
          "hide_name": 0,
          "bits": [ 8482 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F0;;1;X4Y16/XD0;X4Y16/XD0/F0;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11$conn$D": {
          "hide_name": 0,
          "bits": [ 8480 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F2;;1;X1Y17/XD2;X1Y17/XD2/F2;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12$conn$D": {
          "hide_name": 0,
          "bits": [ 8478 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F1;;1;X1Y17/XD1;X1Y17/XD1/F1;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8$conn$D": {
          "hide_name": 0,
          "bits": [ 8476 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F1;;1;X4Y16/XD1;X4Y16/XD1/F1;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9$conn$D": {
          "hide_name": 0,
          "bits": [ 8474 ] ,
          "attributes": {
            "ROUTING": "X1Y17/F3;;1;X1Y17/XD3;X1Y17/XD3/F3;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8472 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F3;;1;X6Y20/XD3;X6Y20/XD3/F3;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8470 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F0;;1;X6Y21/XD0;X6Y21/XD0/F0;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 8468 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F5;;1;X6Y17/XD5;X6Y17/XD5/F5;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 8466 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F1;;1;X5Y20/XD1;X5Y20/XD1/F1;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 8464 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F5;;1;X6Y19/XD5;X6Y19/XD5/F5;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 8462 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F2;;1;X6Y17/XD2;X6Y17/XD2/F2;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 8460 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F0;;1;X5Y21/XD0;X5Y21/XD0/F0;1"
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8458 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F5;;1;X2Y19/XD5;X2Y19/XD5/F5;1"
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8456 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F3;;1;X5Y15/XD3;X5Y15/XD3/F3;1"
          }
        },
        "lb1.uart1.rx_state_debug_DFF_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 8454 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F1;;1;X1Y14/XD1;X1Y14/XD1/F1;1"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8452 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F4;;1;X4Y21/XD4;X4Y21/XD4/F4;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q$conn$D": {
          "hide_name": 0,
          "bits": [ 8450 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F3;;1;X6Y22/XD3;X6Y22/XD3/F3;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_1$conn$D": {
          "hide_name": 0,
          "bits": [ 8448 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F1;;1;X6Y22/XD1;X6Y22/XD1/F1;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_2$conn$D": {
          "hide_name": 0,
          "bits": [ 8446 ] ,
          "attributes": {
            "ROUTING": "X6Y22/F2;;1;X6Y22/XD2;X6Y22/XD2/F2;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_3$conn$D": {
          "hide_name": 0,
          "bits": [ 8444 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F5;;1;X5Y20/XD5;X5Y20/XD5/F5;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_4$conn$D": {
          "hide_name": 0,
          "bits": [ 8442 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F3;;1;X5Y21/XD3;X5Y21/XD3/F3;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_5$conn$D": {
          "hide_name": 0,
          "bits": [ 8440 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F5;;1;X6Y20/XD5;X6Y20/XD5/F5;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_6$conn$D": {
          "hide_name": 0,
          "bits": [ 8438 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F2;;1;X5Y21/XD2;X5Y21/XD2/F2;1"
          }
        },
        "lb1.uart_tx_data_DFFE_Q_7$conn$D": {
          "hide_name": 0,
          "bits": [ 8436 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F4;;1;X5Y20/XD4;X5Y20/XD4/F4;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8404 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT3;;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8403 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT0;;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8401 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT0;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8400 ] ,
          "attributes": {
            "ROUTING": "X2Y14/COUT0;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8398 ] ,
          "attributes": {
            "ROUTING": "X3Y16/COUT1;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8397 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT0;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8395 ] ,
          "attributes": {
            "ROUTING": "X3Y15/COUT1;;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8394 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT0;;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8392 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT3;;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8391 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT0;;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8390 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT0;;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 8388 ] ,
          "attributes": {
            "ROUTING": "X3Y21/COUT1;;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 8387 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT0;;1"
          }
        },
        "uart_tx_pin": {
          "hide_name": 0,
          "bits": [ 7605 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:8.12-8.23"
          }
        },
        "led_pins[0]": {
          "hide_name": 0,
          "bits": [ 8362 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[1]": {
          "hide_name": 0,
          "bits": [ 8360 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[2]": {
          "hide_name": 0,
          "bits": [ 8358 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[3]": {
          "hide_name": 0,
          "bits": [ 8356 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[4]": {
          "hide_name": 0,
          "bits": [ 8354 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "led_pins[5]": {
          "hide_name": 0,
          "bits": [ 8352 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:9.18-9.26"
          }
        },
        "uart_rx_pin": {
          "hide_name": 0,
          "bits": [ 7604 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:7.11-7.22"
          }
        },
        "lb1.uart_tx_ready": {
          "hide_name": 0,
          "bits": [ 8333 ] ,
          "attributes": {
            "ROUTING": "X4Y22/Q0;;1;X4Y22/EW10;X4Y22/EW10/Q0;1;X3Y22/B2;X3Y22/B2/W111;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:12.10-12.23",
            "hdlname": "lb1 uart_tx_ready"
          }
        },
        "lb1.uart1.tx_complete_o_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8332 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F1;;1;X4Y22/X06;X4Y22/X06/F1;1;X4Y22/CE0;X4Y22/CE0/X06;1"
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8327 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8326 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8323 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F4;;1;X3Y22/XD4;X3Y22/XD4/F4;1"
          }
        },
        "lb1.uart1.txState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8321 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F4;;1;X3Y20/XD4;X3Y20/XD4/F4;1"
          }
        },
        "lb1.uart1.txState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8320 ] ,
          "attributes": {
            "ROUTING": "X3Y20/E130;X3Y20/E130/OF6;1;X3Y20/W810;X3Y20/W810/E130;1;X4Y20/W210;X4Y20/W210/E818;1;X3Y20/CE2;X3Y20/CE2/W211;1;X3Y20/OF6;;1;X3Y20/S260;X3Y20/S260/OF6;1;X3Y22/X05;X3Y22/X05/S262;1;X3Y22/CE2;X3Y22/CE2/X05;1"
          }
        },
        "lb1.uart_tx_data[7]": {
          "hide_name": 0,
          "bits": [ 8317 ] ,
          "attributes": {
            "ROUTING": "X6Y22/Q3;;1;X6Y22/W230;X6Y22/W230/Q3;1;X5Y22/X02;X5Y22/X02/W231;1;X5Y22/A1;X5Y22/A1/X02;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8314 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8313 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_tx_data[5]": {
          "hide_name": 0,
          "bits": [ 8310 ] ,
          "attributes": {
            "ROUTING": "X6Y22/Q2;;1;X6Y22/EW10;X6Y22/EW10/Q2;1;X5Y22/N210;X5Y22/N210/W111;1;X5Y22/A3;X5Y22/A3/N210;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8307 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8306 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8304 ] ,
          "attributes": {
            "ROUTING": "X5Y22/OF0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8303 ] ,
          "attributes": {
            "ROUTING": "X5Y22/OF2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart_tx_data[6]": {
          "hide_name": 0,
          "bits": [ 8300 ] ,
          "attributes": {
            "ROUTING": "X6Y22/Q1;;1;X6Y22/W130;X6Y22/W130/Q1;1;X5Y22/A5;X5Y22/A5/W131;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8297 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8296 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_tx_data[4]": {
          "hide_name": 0,
          "bits": [ 8293 ] ,
          "attributes": {
            "ROUTING": "X5Y20/Q5;;1;X5Y20/S130;X5Y20/S130/Q5;1;X5Y21/S230;X5Y21/S230/S131;1;X5Y22/A7;X5Y22/A7/S231;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8290 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8289 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8287 ] ,
          "attributes": {
            "ROUTING": "X5Y22/OF4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8286 ] ,
          "attributes": {
            "ROUTING": "X5Y22/OF6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 8284 ] ,
          "attributes": {
            "ROUTING": "X5Y22/OF1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 8283 ] ,
          "attributes": {
            "ROUTING": "X5Y22/OF5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "lb1.uart_tx_data[3]": {
          "hide_name": 0,
          "bits": [ 8280 ] ,
          "attributes": {
            "ROUTING": "X5Y21/Q3;;1;X5Y21/E130;X5Y21/E130/Q3;1;X5Y21/A7;X5Y21/A7/E130;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart_tx_data[2]": {
          "hide_name": 0,
          "bits": [ 8277 ] ,
          "attributes": {
            "ROUTING": "X6Y20/Q5;;1;X6Y20/W130;X6Y20/W130/Q5;1;X5Y20/S230;X5Y20/S230/W131;1;X5Y21/A6;X5Y21/A6/S231;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "hdlname": "lb1 uart_tx_data"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8275 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8274 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_tx_data[0]": {
          "hide_name": 0,
          "bits": [ 8272 ] ,
          "attributes": {
            "ROUTING": "X5Y20/Q4;;1;X5Y20/W100;X5Y20/W100/Q4;1;X4Y20/S200;X4Y20/S200/W101;1;X4Y21/C7;X4Y21/C7/S201;1",
            "hdlname": "lb1 uart_tx_data",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_tx_data[1]": {
          "hide_name": 0,
          "bits": [ 8269 ] ,
          "attributes": {
            "ROUTING": "X5Y21/Q2;;1;X5Y21/EW10;X5Y21/EW10/Q2;1;X4Y21/B7;X4Y21/B7/W111;1",
            "hdlname": "lb1 uart_tx_data",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:10.15-10.27",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8264 ] ,
          "attributes": {
            "ROUTING": "X5Y21/OF6;;1;X5Y21/W260;X5Y21/W260/OF6;1;X4Y21/SEL6;X4Y21/SEL6/W261;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8263 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8262 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8258 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8257 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 8253 ] ,
          "attributes": {
            "ROUTING": "X4Y21/SEL0;X4Y21/SEL0/X08;1;X4Y22/OF30;;1;X5Y22/EW10;X5Y22/EW10/OF3;1;X4Y22/N210;X4Y22/N210/W111;1;X4Y21/X08;X4Y21/X08/N211;1;X4Y21/SEL2;X4Y21/SEL2/X08;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8252 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8251 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 8249 ] ,
          "attributes": {
            "ROUTING": "X4Y21/OF6;;1;X4Y21/E130;X4Y21/E130/OF6;1;X4Y21/W810;X4Y21/W810/E130;1;X3Y21/E210;X3Y21/E210/E818;1;X4Y21/X02;X4Y21/X02/E211;1;X4Y21/SEL1;X4Y21/SEL1/X02;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 8248 ] ,
          "attributes": {
            "ROUTING": "X4Y21/OF0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 8247 ] ,
          "attributes": {
            "ROUTING": "X4Y21/OF2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart_tx_pin": {
          "hide_name": 0,
          "bits": [ 8244 ] ,
          "attributes": {
            "ROUTING": "X4Y21/Q4;;1;X4Y21/S820;X4Y21/S820/Q4;1;X4Y28/W240;X4Y28/W240/N828;1;X2Y28/W250;X2Y28/W250/W242;1;X1Y28/A0;X1Y28/A0/W251;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:4.12-4.23",
            "hdlname": "lb1 uart_tx_pin"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 8241 ] ,
          "attributes": {
            "ROUTING": "X4Y21/OF1;;1;X4Y21/E100;X4Y21/E100/OF1;1;X4Y21/W800;X4Y21/W800/E100;1;X3Y21/E100;X3Y21/E100/E808;1;X4Y21/D4;X4Y21/D4/E101;1"
          }
        },
        "lb1.uart1.txPinRegister_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8240 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F2;;1;X4Y22/N220;X4Y22/N220/F2;1;X4Y21/X07;X4Y21/X07/N221;1;X4Y21/CE2;X4Y21/CE2/X07;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8238 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8236 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F1;;1;X3Y20/S210;X3Y20/S210/F1;1;X3Y22/B0;X3Y22/B0/S212;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8233 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F4;;1;X1Y20/S240;X1Y20/S240/F4;1;X1Y22/X03;X1Y22/X03/S242;1;X1Y22/D2;X1Y22/D2/X03;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 8231 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F2;;1;X1Y22/XD2;X1Y22/XD2/F2;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_9_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8229 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8227 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F5;;1;X1Y20/S250;X1Y20/S250/F5;1;X1Y22/X06;X1Y22/X06/S252;1;X1Y22/D3;X1Y22/D3/X06;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 8225 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F3;;1;X1Y22/XD3;X1Y22/XD3/F3;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_8_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8223 ] ,
          "attributes": {
            "ROUTING": "X2Y20/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8221 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F0;;1;X2Y20/E130;X2Y20/E130/F0;1;X3Y20/S270;X3Y20/S270/E131;1;X3Y21/B4;X3Y21/B4/S271;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8219 ] ,
          "attributes": {
            "ROUTING": "X3Y21/F4;;1;X3Y21/XD4;X3Y21/XD4/F4;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_7_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8217 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8215 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F1;;1;X2Y20/S210;X2Y20/S210/F1;1;X2Y22/B0;X2Y22/B0/S212;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8213 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F0;;1;X2Y22/XD0;X2Y22/XD0/F0;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_6_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8211 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8209 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F2;;1;X2Y20/S220;X2Y20/S220/F2;1;X2Y22/X03;X2Y22/X03/S222;1;X2Y22/B5;X2Y22/B5/X03;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8207 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F5;;1;X2Y22/XD5;X2Y22/XD5/F5;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_5_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8205 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8203 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F3;;1;X2Y20/SN10;X2Y20/SN10/F3;1;X2Y21/S210;X2Y21/S210/S111;1;X2Y22/B1;X2Y22/B1/S211;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8201 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F1;;1;X2Y22/XD1;X2Y22/XD1/F1;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_4_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8199 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8197 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F4;;1;X2Y20/S240;X2Y20/S240/F4;1;X2Y22/X01;X2Y22/X01/S242;1;X2Y22/B4;X2Y22/B4/X01;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8195 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F4;;1;X2Y22/XD4;X2Y22/XD4/F4;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_3_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8193 ] ,
          "attributes": {
            "ROUTING": "X2Y20/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8191 ] ,
          "attributes": {
            "ROUTING": "X2Y20/F5;;1;X2Y20/S130;X2Y20/S130/F5;1;X2Y21/S230;X2Y21/S230/S131;1;X2Y22/B2;X2Y22/B2/S231;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8189 ] ,
          "attributes": {
            "ROUTING": "X2Y22/F2;;1;X2Y22/XD2;X2Y22/XD2/F2;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8187 ] ,
          "attributes": {
            "ROUTING": "X3Y20/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_2_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8186 ] ,
          "attributes": {
            "ROUTING": "X3Y20/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8184 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F0;;1;X3Y20/X01;X3Y20/X01/F0;1;X3Y20/B3;X3Y20/B3/X01;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_tx_trigger_LUT3_I2_F[0]": {
          "hide_name": 0,
          "bits": [ 8183 ] ,
          "attributes": {
            "ROUTING": "X2Y22/A5;X2Y22/A5/X05;1;X4Y22/X01;X4Y22/X01/F0;1;X4Y22/A1;X4Y22/A1/X01;1;X2Y22/A0;X2Y22/A0/W271;1;X3Y20/A3;X3Y20/A3/N272;1;X3Y22/N270;X3Y22/N270/W131;1;X3Y22/A0;X3Y22/A0/W131;1;X2Y22/A2;X2Y22/A2/X05;1;X4Y22/W130;X4Y22/W130/F0;1;X3Y22/W270;X3Y22/W270/W131;1;X2Y22/A1;X2Y22/A1/W271;1;X4Y22/XD0;X4Y22/XD0/F0;1;X4Y22/SN10;X4Y22/SN10/F0;1;X4Y21/W250;X4Y21/W250/N111;1;X3Y21/A4;X3Y21/A4/W251;1;X4Y22/F0;;1;X4Y22/W200;X4Y22/W200/F0;1;X2Y22/X05;X2Y22/X05/W202;1;X2Y22/A4;X2Y22/A4/X05;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 8172 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F0;;1;X1Y22/XD0;X1Y22/XD0/F0;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8170 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[6]": {
          "hide_name": 0,
          "bits": [ 8169 ] ,
          "attributes": {
            "ROUTING": "X2Y22/N200;X2Y22/N200/Q0;1;X2Y20/X07;X2Y20/X07/N202;1;X2Y20/B1;X2Y20/B1/X07;1;X2Y22/Q0;;1;X2Y22/SN10;X2Y22/SN10/Q0;1;X2Y21/A1;X2Y21/A1/N111;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8167 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[5]": {
          "hide_name": 0,
          "bits": [ 8166 ] ,
          "attributes": {
            "ROUTING": "X3Y21/EW10;X3Y21/EW10/Q4;1;X2Y21/N210;X2Y21/N210/W111;1;X2Y20/B0;X2Y20/B0/N211;1;X3Y21/Q4;;1;X3Y21/W130;X3Y21/W130/Q4;1;X2Y21/A0;X2Y21/A0/W131;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8165 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8163 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[4]": {
          "hide_name": 0,
          "bits": [ 8162 ] ,
          "attributes": {
            "ROUTING": "X1Y20/X08;X1Y20/X08/N232;1;X1Y20/B5;X1Y20/B5/X08;1;X1Y22/Q3;;1;X1Y22/N230;X1Y22/N230/Q3;1;X1Y21/A5;X1Y21/A5/N231;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8161 ] ,
          "attributes": {
            "ROUTING": "X2Y21/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8159 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[3]": {
          "hide_name": 0,
          "bits": [ 8158 ] ,
          "attributes": {
            "ROUTING": "X1Y22/SN20;X1Y22/SN20/Q2;1;X1Y21/A4;X1Y21/A4/N121;1;X1Y22/Q2;;1;X1Y22/N220;X1Y22/N220/Q2;1;X1Y20/X03;X1Y20/X03/N222;1;X1Y20/B4;X1Y20/B4/X03;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8157 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM": {
          "hide_name": 0,
          "bits": [ 8155 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 8154 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8152 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8150 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8149 ] ,
          "attributes": {
            "ROUTING": "X1Y21/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 8147 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F2;;1;X1Y21/S100;X1Y21/S100/F2;1;X1Y22/C1;X1Y22/C1/S101;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 8145 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F1;;1;X1Y22/XD1;X1Y22/XD1/F1;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8143 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[0]": {
          "hide_name": 0,
          "bits": [ 8142 ] ,
          "attributes": {
            "ROUTING": "X1Y22/X01;X1Y22/X01/Q0;1;X1Y22/C0;X1Y22/C0/X01;1;X1Y22/SN10;X1Y22/SN10/Q0;1;X1Y21/A1;X1Y21/A1/N111;1;X1Y22/Q0;;1;X1Y22/N200;X1Y22/N200/Q0;1;X1Y20/X05;X1Y20/X05/N202;1;X1Y20/B1;X1Y20/B1/X05;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8140 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[1]": {
          "hide_name": 0,
          "bits": [ 8139 ] ,
          "attributes": {
            "ROUTING": "X1Y22/N100;X1Y22/N100/Q1;1;X1Y21/E200;X1Y21/E200/N101;1;X1Y21/A2;X1Y21/A2/E200;1;X1Y22/Q1;;1;X1Y22/N210;X1Y22/N210/Q1;1;X1Y20/B2;X1Y20/B2/N212;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8138 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8136 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8135 ] ,
          "attributes": {
            "ROUTING": "X1Y20/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:133.30-133.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 8133 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F3;;1;X1Y20/S230;X1Y20/S230/F3;1;X1Y22/X04;X1Y22/X04/S232;1;X1Y22/D4;X1Y22/D4/X04;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txCounter[2]": {
          "hide_name": 0,
          "bits": [ 8131 ] ,
          "attributes": {
            "ROUTING": "X1Y21/X05;X1Y21/X05/N241;1;X1Y21/A3;X1Y21/A3/X05;1;X1Y22/Q4;;1;X1Y22/N240;X1Y22/N240/Q4;1;X1Y20/X01;X1Y20/X01/N242;1;X1Y20/B3;X1Y20/B3/X01;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8130 ] ,
          "attributes": {
            "ROUTING": "X1Y22/F4;;1;X1Y22/XD4;X1Y22/XD4/F4;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8128 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F3;;1;X3Y20/XD3;X3Y20/XD3/F3;1"
          }
        },
        "lb1.uart1.txCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8126 ] ,
          "attributes": {
            "ROUTING": "X3Y22/F0;;1;X3Y22/XD0;X3Y22/XD0/F0;1"
          }
        },
        "lb1.uart_tx_trigger_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 8125 ] ,
          "attributes": {
            "ROUTING": "X2Y22/E260;X2Y22/E260/F6;1;X3Y22/X07;X3Y22/X07/E261;1;X3Y22/CE0;X3Y22/CE0/X07;1;X2Y22/CE2;X2Y22/CE2/X07;1;X1Y22/CE2;X1Y22/CE2/X07;1;X1Y22/CE0;X1Y22/CE0/X07;1;X2Y22/CE0;X2Y22/CE0/X07;1;X2Y22/CE1;X2Y22/CE1/X07;1;X2Y22/X07;X2Y22/X07/F6;1;X2Y22/W260;X2Y22/W260/F6;1;X1Y22/X07;X1Y22/X07/W261;1;X1Y22/CE1;X1Y22/CE1/X07;1;X3Y21/CE2;X3Y21/CE2/N211;1;X2Y22/F6;;1;X2Y22/EW10;X2Y22/EW10/F6;1;X3Y22/N210;X3Y22/N210/E111;1;X3Y20/CE1;X3Y20/CE1/N212;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8123 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[7]": {
          "hide_name": 0,
          "bits": [ 8122 ] ,
          "attributes": {
            "ROUTING": "X2Y22/N130;X2Y22/N130/Q5;1;X2Y21/N230;X2Y21/N230/N131;1;X2Y20/B2;X2Y20/B2/N231;1;X2Y22/Q5;;1;X2Y22/N250;X2Y22/N250/Q5;1;X2Y21/A2;X2Y21/A2/N251;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8121 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8119 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[8]": {
          "hide_name": 0,
          "bits": [ 8118 ] ,
          "attributes": {
            "ROUTING": "X2Y22/N210;X2Y22/N210/Q1;1;X2Y20/B3;X2Y20/B3/N212;1;X2Y22/Q1;;1;X2Y22/N100;X2Y22/N100/Q1;1;X2Y21/E200;X2Y21/E200/N101;1;X2Y21/A3;X2Y21/A3/E200;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8117 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8115 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[9]": {
          "hide_name": 0,
          "bits": [ 8114 ] ,
          "attributes": {
            "ROUTING": "X2Y22/N240;X2Y22/N240/Q4;1;X2Y20/X01;X2Y20/X01/N242;1;X2Y20/B4;X2Y20/B4/X01;1;X2Y22/Q4;;1;X2Y22/SN20;X2Y22/SN20/Q4;1;X2Y21/A4;X2Y21/A4/N121;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8113 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8111 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[10]": {
          "hide_name": 0,
          "bits": [ 8110 ] ,
          "attributes": {
            "ROUTING": "X2Y20/X03;X2Y20/X03/N222;1;X2Y20/B5;X2Y20/B5/X03;1;X2Y22/Q2;;1;X2Y22/N220;X2Y22/N220/Q2;1;X2Y21/X07;X2Y21/X07/N221;1;X2Y21/A5;X2Y21/A5/X07;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8109 ] ,
          "attributes": {
            "ROUTING": "X2Y21/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8107 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[11]": {
          "hide_name": 0,
          "bits": [ 8106 ] ,
          "attributes": {
            "ROUTING": "X3Y20/S100;X3Y20/S100/Q3;1;X3Y20/B0;X3Y20/B0/S100;1;X3Y20/Q3;;1;X3Y20/S130;X3Y20/S130/Q3;1;X3Y21/A0;X3Y21/A0/S131;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8105 ] ,
          "attributes": {
            "ROUTING": "X3Y21/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8103 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txCounter[12]": {
          "hide_name": 0,
          "bits": [ 8102 ] ,
          "attributes": {
            "ROUTING": "X3Y21/N210;X3Y21/N210/N111;1;X3Y20/B1;X3Y20/B1/N211;1;X3Y22/Q0;;1;X3Y22/SN10;X3Y22/SN10/Q0;1;X3Y21/A1;X3Y21/A1/N111;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:101.12-101.21",
            "hdlname": "lb1 uart1 txCounter"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8101 ] ,
          "attributes": {
            "ROUTING": "X3Y21/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:129.16-129.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 8098 ] ,
          "attributes": {
            "ROUTING": "X4Y20/S240;X4Y20/S240/F4;1;X4Y21/C2;X4Y21/C2/S241;1;X4Y20/EW20;X4Y20/EW20/F4;1;X3Y20/D7;X3Y20/D7/W121;1;X4Y20/F4;;1;X4Y20/X07;X4Y20/X07/F4;1;X4Y20/D7;X4Y20/D7/X07;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_tx_trigger": {
          "hide_name": 0,
          "bits": [ 8095 ] ,
          "attributes": {
            "ROUTING": "X4Y20/C6;X4Y20/C6/N202;1;X4Y20/C7;X4Y20/C7/N202;1;X3Y22/E100;X3Y22/E100/Q2;1;X3Y22/EW20;X3Y22/EW20/Q2;1;X4Y22/C2;X4Y22/C2/E121;1;X3Y22/W100;X3Y22/W100/Q2;1;X2Y22/C6;X2Y22/C6/W101;1;X3Y22/N220;X3Y22/N220/Q2;1;X3Y20/C7;X3Y20/C7/N222;1;X3Y22/Q2;;1;X4Y22/C4;X4Y22/C4/E121;1;X4Y22/N200;X4Y22/N200/E101;1;X3Y20/C6;X3Y20/C6/N222;1",
            "hdlname": "lb1 uart_tx_trigger",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:13.9-13.24",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 8087 ] ,
          "attributes": {
            "ROUTING": "X3Y22/S100;X3Y22/S100/Q4;1;X3Y22/W210;X3Y22/W210/S100;1;X3Y22/A4;X3Y22/A4/W210;1;X3Y20/B4;X3Y20/B4/N240;1;X4Y22/N230;X4Y22/N230/E131;1;X4Y21/B2;X4Y21/B2/N231;1;X3Y20/N240;X3Y20/N240/N242;1;X4Y22/B0;X4Y22/B0/E131;1;X3Y20/B6;X3Y20/B6/X05;1;X4Y20/B6;X4Y20/B6/N252;1;X4Y22/B4;X4Y22/B4/E131;1;X3Y22/E130;X3Y22/E130/Q4;1;X4Y22/B2;X4Y22/B2/E131;1;X4Y20/B7;X4Y20/B7/N252;1;X1Y22/B3;X1Y22/B3/W231;1;X1Y22/B0;X1Y22/B0/W231;1;X3Y22/W130;X3Y22/W130/Q4;1;X1Y22/B2;X1Y22/B2/W231;1;X4Y22/N250;X4Y22/N250/E111;1;X1Y22/B4;X1Y22/B4/W231;1;X2Y22/W230;X2Y22/W230/W131;1;X3Y22/N240;X3Y22/N240/Q4;1;X3Y20/X05;X3Y20/X05/N242;1;X3Y20/B7;X3Y20/B7/X05;1;X3Y22/Q4;;1;X3Y22/EW10;X3Y22/EW10/Q4;1;X2Y22/B6;X2Y22/B6/W111;1;X1Y22/B1;X1Y22/B1/W231;1",
            "hdlname": "lb1 uart1 txState",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:100.11-100.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D_ALU_SUM_COUT[0]": {
          "hide_name": 0,
          "bits": [ 8080 ] ,
          "attributes": {
            "ROUTING": "X4Y21/A3;X4Y21/A3/S251;1;X4Y20/S210;X4Y20/S210/E111;1;X4Y22/A4;X4Y22/A4/S212;1;X3Y20/W130;X3Y20/W130/Q4;1;X2Y20/S230;X2Y20/S230/W131;1;X2Y22/A6;X2Y22/A6/S232;1;X4Y21/A1;X4Y21/A1/S251;1;X3Y20/A4;X3Y20/A4/E100;1;X4Y21/A0;X4Y21/A0/S251;1;X4Y21/A2;X4Y21/A2/S251;1;X4Y20/A6;X4Y20/A6/E111;1;X3Y20/A6;X3Y20/A6/X03;1;X3Y20/X03;X3Y20/X03/Q4;1;X3Y20/A7;X3Y20/A7/X03;1;X4Y20/A7;X4Y20/A7/E111;1;X4Y20/S250;X4Y20/S250/E111;1;X4Y22/A2;X4Y22/A2/S252;1;X4Y22/A0;X4Y22/A0/S252;1;X3Y20/E100;X3Y20/E100/Q4;1;X1Y22/A2;X1Y22/A2/W251;1;X1Y22/A0;X1Y22/A0/W251;1;X2Y22/W250;X2Y22/W250/S252;1;X3Y20/EW10;X3Y20/EW10/Q4;1;X3Y20/Q4;;1;X1Y22/A4;X1Y22/A4/W251;1;X2Y20/S250;X2Y20/S250/W111;1;X1Y22/A1;X1Y22/A1/W251;1;X1Y22/A3;X1Y22/A3/W251;1",
            "hdlname": "lb1 uart1 txState",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:100.11-100.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_tx_trigger_LUT3_I2_F[2]": {
          "hide_name": 0,
          "bits": [ 8077 ] ,
          "attributes": {
            "ROUTING": "X3Y21/E220;X3Y21/E220/F2;1;X4Y21/D2;X4Y21/D2/E221;1;X3Y22/E260;X3Y22/E260/S121;1;X4Y22/C1;X4Y22/C1/E261;1;X3Y21/N220;X3Y21/N220/F2;1;X3Y20/X07;X3Y20/X07/N221;1;X3Y20/SEL6;X3Y20/SEL6/X07;1;X1Y22/C3;X1Y22/C3/W262;1;X1Y22/C2;X1Y22/C2/W262;1;X4Y20/SEL6;X4Y20/SEL6/E261;1;X3Y22/E200;X3Y22/E200/S101;1;X4Y22/D2;X4Y22/D2/E201;1;X2Y22/D6;X2Y22/D6/W201;1;X1Y22/D1;X1Y22/D1/W202;1;X3Y22/W200;X3Y22/W200/S101;1;X1Y22/D0;X1Y22/D0/W202;1;X3Y21/W220;X3Y21/W220/F2;1;X1Y21/S220;X1Y21/S220/W222;1;X1Y22/C4;X1Y22/C4/S221;1;X3Y22/W260;X3Y22/W260/S121;1;X3Y21/F2;;1;X3Y21/S100;X3Y21/S100/F2;1;X3Y21/SN20;X3Y21/SN20/F2;1;X3Y20/E260;X3Y20/E260/N121;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8070 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8069 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8066 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F0;;1;X4Y19/XD0;X4Y19/XD0/F0;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8064 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.txBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 8063 ] ,
          "attributes": {
            "ROUTING": "X4Y18/S820;X4Y18/S820/N121;1;X4Y22/E240;X4Y22/E240/S824;1;X5Y22/SEL3;X5Y22/SEL3/E241;1;X4Y19/S200;X4Y19/S200/Q0;1;X4Y21/E200;X4Y21/E200/S202;1;X5Y21/X05;X5Y21/X05/E201;1;X5Y21/SEL6;X5Y21/SEL6/X05;1;X4Y19/N100;X4Y19/N100/Q0;1;X4Y19/A0;X4Y19/A0/N100;1;X4Y19/SN20;X4Y19/SN20/Q0;1;X4Y20/S260;X4Y20/S260/S121;1;X4Y21/D7;X4Y21/D7/S261;1;X4Y19/Q0;;1;X4Y19/S130;X4Y19/S130/Q0;1;X4Y20/A1;X4Y20/A1/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "lb1 uart1 txBitNumber"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8060 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8059 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:139.20-139.36|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 8057 ] ,
          "attributes": {
            "ROUTING": "X4Y20/S100;X4Y20/S100/Q2;1;X4Y21/A7;X4Y21/A7/S101;1;X5Y22/SEL5;X5Y22/SEL5/X03;1;X5Y22/SEL1;X5Y22/SEL1/X03;1;X5Y22/X03;X5Y22/X03/S202;1;X5Y21/C6;X5Y21/C6/S201;1;X4Y20/E100;X4Y20/E100/Q2;1;X5Y20/S200;X5Y20/S200/E101;1;X5Y21/C7;X5Y21/C7/S201;1;X4Y20/Q2;;1;X4Y20/N130;X4Y20/N130/Q2;1;X4Y20/A2;X4Y20/A2/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "lb1 uart1 txBitNumber"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8055 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F2;;1;X4Y20/XD2;X4Y20/XD2/F2;1"
          }
        },
        "lb1.uart_tx_trigger_LUT3_I2_F[1]": {
          "hide_name": 0,
          "bits": [ 8053 ] ,
          "attributes": {
            "ROUTING": "X4Y22/N130;X4Y22/N130/F4;1;X4Y21/N270;X4Y21/N270/N131;1;X4Y19/LSR0;X4Y19/LSR0/N272;1;X4Y22/N240;X4Y22/N240/F4;1;X4Y20/X05;X4Y20/X05/N242;1;X4Y20/LSR1;X4Y20/LSR1/X05;1;X4Y22/F4;;1;X4Y22/S100;X4Y22/S100/F4;1;X4Y22/B1;X4Y22/B1/S100;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.txBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 8052 ] ,
          "attributes": {
            "ROUTING": "X5Y21/B6;X5Y21/B6/S251;1;X5Y22/SEL6;X5Y22/SEL6/X06;1;X5Y21/B7;X5Y21/B7/S251;1;X5Y22/SEL0;X5Y22/SEL0/X06;1;X5Y22/SEL4;X5Y22/SEL4/X06;1;X4Y20/EW10;X4Y20/EW10/Q3;1;X5Y20/S250;X5Y20/S250/E111;1;X5Y22/X06;X5Y22/X06/S252;1;X5Y22/SEL2;X5Y22/SEL2/X06;1;X4Y20/Q3;;1;X4Y20/X02;X4Y20/X02/Q3;1;X4Y20/A3;X4Y20/A3/X02;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:102.11-102.22",
            "hdlname": "lb1 uart1 txBitNumber"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8051 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F3;;1;X4Y20/XD3;X4Y20/XD3/F3;1"
          }
        },
        "lb1.uart1.txBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8050 ] ,
          "attributes": {
            "ROUTING": "X4Y20/E130;X4Y20/E130/OF6;1;X4Y20/W810;X4Y20/W810/E130;1;X3Y20/E210;X3Y20/E210/E818;1;X4Y20/CE1;X4Y20/CE1/E211;1;X4Y20/OF6;;1;X4Y20/N260;X4Y20/N260/OF6;1;X4Y19/X05;X4Y19/X05/N261;1;X4Y19/CE0;X4Y19/CE0/X05;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8043 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8042 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_7_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8040 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.13-77.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart_rx_data[0]": {
          "hide_name": 0,
          "bits": [ 8036 ] ,
          "attributes": {
            "ROUTING": "X6Y20/EW20;X6Y20/EW20/Q2;1;X5Y20/D4;X5Y20/D4/W121;1;X6Y20/Q2;;1;X6Y20/X05;X6Y20/X05/Q2;1;X6Y20/A2;X6Y20/A2/X05;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8035 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F2;;1;X6Y20/XD2;X6Y20/XD2/F2;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8031 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8030 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_rx_data[1]": {
          "hide_name": 0,
          "bits": [ 8027 ] ,
          "attributes": {
            "ROUTING": "X5Y21/W130;X5Y21/W130/Q0;1;X5Y21/D2;X5Y21/D2/W130;1;X5Y21/A4;X5Y21/A4/E100;1;X5Y21/Q0;;1;X5Y21/E100;X5Y21/E100/Q0;1;X5Y21/A5;X5Y21/A5/E100;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8026 ] ,
          "attributes": {
            "ROUTING": "X5Y21/OF4;;1;X5Y21/EW20;X5Y21/EW20/OF4;1;X4Y21/S220;X4Y21/S220/W121;1;X4Y22/E220;X4Y22/E220/S221;1;X5Y22/N220;X5Y22/N220/E221;1;X5Y21/D0;X5Y21/D0/N221;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_5_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8022 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_5_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8021 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_rx_data[2]": {
          "hide_name": 0,
          "bits": [ 8018 ] ,
          "attributes": {
            "ROUTING": "X6Y17/A0;X6Y17/A0/X01;1;X6Y17/X01;X6Y17/X01/Q2;1;X6Y17/A1;X6Y17/A1/X01;1;X6Y17/Q2;;1;X6Y17/SN20;X6Y17/SN20/Q2;1;X6Y18/S260;X6Y18/S260/S121;1;X6Y20/D5;X6Y20/D5/S262;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8017 ] ,
          "attributes": {
            "ROUTING": "X6Y17/OF0;;1;X6Y17/E100;X6Y17/E100/OF0;1;X7Y17/N200;X7Y17/N200/E101;1;X7Y16/W200;X7Y16/W200/N201;1;X6Y16/S200;X6Y16/S200/W201;1;X6Y17/D2;X6Y17/D2/S201;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_4_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8013 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_4_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8012 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_rx_data[3]": {
          "hide_name": 0,
          "bits": [ 8009 ] ,
          "attributes": {
            "ROUTING": "X6Y19/A1;X6Y19/A1/N100;1;X6Y19/N100;X6Y19/N100/Q5;1;X6Y19/A0;X6Y19/A0/N100;1;X6Y19/Q5;;1;X6Y19/W100;X6Y19/W100/Q5;1;X5Y19/S200;X5Y19/S200/W101;1;X5Y21/D3;X5Y21/D3/S202;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8008 ] ,
          "attributes": {
            "ROUTING": "X6Y19/OF0;;1;X6Y19/E100;X6Y19/E100/OF0;1;X7Y19/S240;X7Y19/S240/E101;1;X7Y20/W240;X7Y20/W240/S241;1;X6Y20/N240;X6Y20/N240/W241;1;X6Y19/D5;X6Y19/D5/N241;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_7_D_LUT3_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 8004 ] ,
          "attributes": {
            "ROUTING": "X5Y19/S240;X5Y19/S240/F4;1;X5Y20/X05;X5Y20/X05/S241;1;X5Y20/SEL6;X5Y20/SEL6/X05;1;X5Y19/F4;;1;X5Y19/E100;X5Y19/E100/F4;1;X6Y19/S240;X6Y19/S240/E101;1;X6Y20/C2;X6Y20/C2/S241;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_3_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 8003 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_3_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 8002 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_rx_data[4]": {
          "hide_name": 0,
          "bits": [ 8000 ] ,
          "attributes": {
            "ROUTING": "X5Y20/S100;X5Y20/S100/Q1;1;X5Y20/D5;X5Y20/D5/S100;1;X5Y20/A6;X5Y20/A6/E130;1;X5Y20/Q1;;1;X5Y20/E130;X5Y20/E130/Q1;1;X5Y20/A7;X5Y20/A7/E130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7997 ] ,
          "attributes": {
            "ROUTING": "X5Y20/OF6;;1;X5Y20/S260;X5Y20/S260/OF6;1;X5Y20/D1;X5Y20/D1/S260;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7993 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7992 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_rx_data[5]": {
          "hide_name": 0,
          "bits": [ 7989 ] ,
          "attributes": {
            "ROUTING": "X6Y17/A7;X6Y17/A7/E130;1;X6Y17/S130;X6Y17/S130/Q5;1;X6Y18/S270;X6Y18/S270/S131;1;X6Y20/S220;X6Y20/S220/S272;1;X6Y22/D2;X6Y22/D2/S222;1;X6Y17/Q5;;1;X6Y17/E130;X6Y17/E130/Q5;1;X6Y17/A6;X6Y17/A6/E130;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7988 ] ,
          "attributes": {
            "ROUTING": "X6Y17/OF6;;1;X6Y17/N260;X6Y17/N260/OF6;1;X6Y17/D5;X6Y17/D5/N260;1"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_1_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7984 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_1_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7983 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart_rx_data[6]": {
          "hide_name": 0,
          "bits": [ 7981 ] ,
          "attributes": {
            "ROUTING": "X6Y21/A3;X6Y21/A3/X05;1;X6Y21/X05;X6Y21/X05/Q0;1;X6Y21/A2;X6Y21/A2/X05;1;X6Y21/Q0;;1;X6Y21/SN20;X6Y21/SN20/Q0;1;X6Y22/D1;X6Y22/D1/S121;1",
            "hdlname": "lb1 uart_rx_data",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7978 ] ,
          "attributes": {
            "ROUTING": "X6Y21/OF2;;1;X6Y21/S100;X6Y21/S100/OF2;1;X6Y22/E200;X6Y22/E200/S101;1;X7Y22/N200;X7Y22/N200/E201;1;X7Y21/W200;X7Y21/W200/N201;1;X6Y21/D0;X6Y21/D0/W201;1"
          }
        },
        "lb1.uart_rx_data[7]": {
          "hide_name": 0,
          "bits": [ 7975 ] ,
          "attributes": {
            "ROUTING": "X6Y20/S230;X6Y20/S230/Q3;1;X6Y22/X06;X6Y22/X06/S232;1;X6Y22/D3;X6Y22/D3/X06;1;X6Y21/A5;X6Y21/A5/S101;1;X6Y20/Q3;;1;X6Y20/S100;X6Y20/S100/Q3;1;X6Y21/A4;X6Y21/A4/S101;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:9.16-9.28",
            "hdlname": "lb1 uart_rx_data"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7974 ] ,
          "attributes": {
            "ROUTING": "X6Y21/OF4;;1;X6Y21/N240;X6Y21/N240/OF4;1;X6Y20/X03;X6Y20/X03/N241;1;X6Y20/D3;X6Y20/D3/X03;1"
          }
        },
        "lb1.uart_rx_byte_ready": {
          "hide_name": 0,
          "bits": [ 7969 ] ,
          "attributes": {
            "ROUTING": "X4Y19/S810;X4Y19/S810/Q2;1;X4Y23/E210;X4Y23/E210/S814;1;X4Y23/A0;X4Y23/A0/E210;1;X4Y19/Q2;;1;X4Y19/W130;X4Y19/W130/Q2;1;X3Y19/S270;X3Y19/S270/W131;1;X3Y21/S270;X3Y21/S270/S272;1;X3Y22/A2;X3Y22/A2/S271;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:11.10-11.28",
            "hdlname": "lb1 uart_rx_byte_ready"
          }
        },
        "lb1.uart1.rx_byte_ready_o_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7968 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F5;;1;X4Y17/S250;X4Y17/S250/F5;1;X4Y19/X08;X4Y19/X08/S252;1;X4Y19/CE1;X4Y19/CE1/X08;1"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7964 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7963 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7959 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7958 ] ,
          "attributes": {
            "ROUTING": "X4Y17/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7956 ] ,
          "attributes": {
            "ROUTING": "X4Y17/OF0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7955 ] ,
          "attributes": {
            "ROUTING": "X4Y17/OF2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7952 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F2;;1;X5Y17/XD2;X5Y17/XD2/F2;1"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7949 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F2;;1;X5Y16/XD2;X5Y16/XD2/F2;1"
          }
        },
        "lb1.uart1.rxState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7947 ] ,
          "attributes": {
            "ROUTING": "X4Y17/W210;X4Y17/W210/OF1;1;X2Y17/W810;X2Y17/W810/W212;1;X5Y17/W210;X5Y17/W210/E818;1;X4Y17/CE2;X4Y17/CE2/W211;1;X4Y17/W100;X4Y17/W100/OF1;1;X4Y17/E230;X4Y17/E230/W100;1;X5Y17/X06;X5Y17/X06/E231;1;X5Y17/CE1;X5Y17/CE1/X06;1;X4Y17/OF1;;1;X4Y17/SN10;X4Y17/SN10/OF1;1;X4Y16/E210;X4Y16/E210/N111;1;X5Y16/CE1;X5Y16/CE1/E211;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7945 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7943 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F1;;1;X4Y14/SN10;X4Y14/SN10/F1;1;X4Y15/B0;X4Y15/B0/S111;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7939 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7938 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7934 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7933 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7931 ] ,
          "attributes": {
            "ROUTING": "X3Y16/OF4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7930 ] ,
          "attributes": {
            "ROUTING": "X3Y16/OF6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 7928 ] ,
          "attributes": {
            "ROUTING": "X3Y16/OF5;;1;X3Y16/S130;X3Y16/S130/OF5;1;X3Y17/W270;X3Y17/W270/S131;1;X1Y17/X08;X1Y17/X08/W272;1;X1Y17/D3;X1Y17/D3/X08;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7923 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F5;;1;X2Y14/SN20;X2Y14/SN20/F5;1;X2Y15/E260;X2Y15/E260/S121;1;X4Y15/SEL2;X4Y15/SEL2/E262;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7922 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7921 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 7919 ] ,
          "attributes": {
            "ROUTING": "X4Y15/OF2;;1;X4Y15/S220;X4Y15/S220/OF2;1;X4Y16/D1;X4Y16/D1/S221;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7917 ] ,
          "attributes": {
            "ROUTING": "X3Y14/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7915 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F0;;1;X3Y14/EW20;X3Y14/EW20/F0;1;X2Y14/S260;X2Y14/S260/W121;1;X2Y16/S270;X2Y16/S270/S262;1;X2Y17/B4;X2Y17/B4/S271;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 7913 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F4;;1;X2Y17/XD4;X2Y17/XD4/F4;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_7_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7911 ] ,
          "attributes": {
            "ROUTING": "X3Y14/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7909 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F1;;1;X3Y14/SN20;X3Y14/SN20/F1;1;X3Y15/B4;X3Y15/B4/S121;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 7907 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F4;;1;X3Y15/XD4;X3Y15/XD4/F4;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_6_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7905 ] ,
          "attributes": {
            "ROUTING": "X3Y14/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7903 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F2;;1;X3Y14/EW10;X3Y14/EW10/F2;1;X2Y14/S250;X2Y14/S250/W111;1;X2Y16/S250;X2Y16/S250/S252;1;X2Y17/B5;X2Y17/B5/S251;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 7901 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F5;;1;X2Y17/XD5;X2Y17/XD5/F5;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_5_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7899 ] ,
          "attributes": {
            "ROUTING": "X3Y14/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7897 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F3;;1;X3Y14/S130;X3Y14/S130/F3;1;X3Y15/S270;X3Y15/S270/S131;1;X3Y17/B4;X3Y17/B4/S272;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7895 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F4;;1;X3Y17/XD4;X3Y17/XD4/F4;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_4_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7893 ] ,
          "attributes": {
            "ROUTING": "X3Y14/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7891 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F4;;1;X3Y14/SN10;X3Y14/SN10/F4;1;X3Y15/E210;X3Y15/E210/S111;1;X4Y15/B1;X4Y15/B1/E211;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7889 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F1;;1;X4Y15/XD1;X4Y15/XD1/F1;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7886 ] ,
          "attributes": {
            "ROUTING": "X4Y14/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7884 ] ,
          "attributes": {
            "ROUTING": "X4Y14/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_3_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7883 ] ,
          "attributes": {
            "ROUTING": "X3Y14/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 7881 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F5;;1;X3Y14/S250;X3Y14/S250/F5;1;X3Y15/B5;X3Y15/B5/S251;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7879 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F5;;1;X3Y15/XD5;X3Y15/XD5/F5;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 7877 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F0;;1;X4Y14/S200;X4Y14/S200/F0;1;X4Y16/X03;X4Y16/X03/S202;1;X4Y16/B2;X4Y16/B2/X03;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7873 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7872 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7868 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7867 ] ,
          "attributes": {
            "ROUTING": "X3Y17/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7865 ] ,
          "attributes": {
            "ROUTING": "X3Y17/OF0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7864 ] ,
          "attributes": {
            "ROUTING": "X3Y17/OF2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 7862 ] ,
          "attributes": {
            "ROUTING": "X3Y17/OF1;;1;X3Y17/W100;X3Y17/W100/OF1;1;X2Y17/W200;X2Y17/W200/W101;1;X1Y17/D1;X1Y17/D1/W201;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7858 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7857 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7853 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F3;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7852 ] ,
          "attributes": {
            "ROUTING": "X2Y17/F2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7850 ] ,
          "attributes": {
            "ROUTING": "X2Y17/OF0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7849 ] ,
          "attributes": {
            "ROUTING": "X2Y17/OF2;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 7847 ] ,
          "attributes": {
            "ROUTING": "X2Y17/OF1;;1;X2Y17/W210;X2Y17/W210/OF1;1;X1Y17/X06;X1Y17/X06/W211;1;X1Y17/D2;X1Y17/D2/X06;1"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7845 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7843 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7842 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7840 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7839 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7837 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7836 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7834 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7833 ] ,
          "attributes": {
            "ROUTING": "X1Y15/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7831 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7830 ] ,
          "attributes": {
            "ROUTING": "X2Y15/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7828 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7827 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7825 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7824 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7822 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7821 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7819 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7818 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7816 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7815 ] ,
          "attributes": {
            "ROUTING": "X2Y15/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7813 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7812 ] ,
          "attributes": {
            "ROUTING": "X3Y15/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7810 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7808 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7807 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7805 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7804 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7802 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7801 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7799 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[4]": {
          "hide_name": 0,
          "bits": [ 7798 ] ,
          "attributes": {
            "ROUTING": "X4Y16/W130;X4Y16/W130/Q1;1;X3Y16/W270;X3Y16/W270/W131;1;X1Y16/A5;X1Y16/A5/W272;1;X4Y16/N210;X4Y16/N210/Q1;1;X4Y14/W210;X4Y14/W210/N212;1;X2Y14/B5;X2Y14/B5/W212;1;X2Y15/W250;X2Y15/W250/W242;1;X1Y15/A5;X1Y15/A5/W251;1;X4Y15/W240;X4Y15/W240/N101;1;X4Y16/Q1;;1;X4Y16/N100;X4Y16/N100/Q1;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7797 ] ,
          "attributes": {
            "ROUTING": "X1Y16/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7795 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[5]": {
          "hide_name": 0,
          "bits": [ 7794 ] ,
          "attributes": {
            "ROUTING": "X2Y16/N210;X2Y16/N210/N111;1;X2Y14/E210;X2Y14/E210/N212;1;X3Y14/B0;X3Y14/B0/E211;1;X2Y17/SN10;X2Y17/SN10/Q4;1;X2Y16/A0;X2Y16/A0/N111;1;X2Y17/Q4;;1;X2Y17/N240;X2Y17/N240/Q4;1;X2Y15/X01;X2Y15/X01/N242;1;X2Y15/A0;X2Y15/A0/X01;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7793 ] ,
          "attributes": {
            "ROUTING": "X2Y16/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7791 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[6]": {
          "hide_name": 0,
          "bits": [ 7790 ] ,
          "attributes": {
            "ROUTING": "X2Y15/S270;X2Y15/S270/W131;1;X2Y16/A1;X2Y16/A1/S271;1;X3Y15/N130;X3Y15/N130/Q4;1;X3Y14/B1;X3Y14/B1/N131;1;X3Y15/W130;X3Y15/W130/Q4;1;X2Y15/A1;X2Y15/A1/W131;1;X3Y15/Q4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7789 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7787 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[7]": {
          "hide_name": 0,
          "bits": [ 7786 ] ,
          "attributes": {
            "ROUTING": "X2Y17/N130;X2Y17/N130/Q5;1;X2Y16/N230;X2Y16/N230/N131;1;X2Y14/E230;X2Y14/E230/N232;1;X3Y14/B2;X3Y14/B2/E231;1;X2Y16/A2;X2Y16/A2/N251;1;X2Y17/Q5;;1;X2Y17/N250;X2Y17/N250/Q5;1;X2Y15/A2;X2Y15/A2/N252;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7785 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7783 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[8]": {
          "hide_name": 0,
          "bits": [ 7782 ] ,
          "attributes": {
            "ROUTING": "X3Y17/SN10;X3Y17/SN10/Q4;1;X3Y16/N210;X3Y16/N210/N111;1;X3Y14/B3;X3Y14/B3/N212;1;X2Y16/A3;X2Y16/A3/N271;1;X3Y17/Q4;;1;X3Y17/W130;X3Y17/W130/Q4;1;X2Y17/N270;X2Y17/N270/W131;1;X2Y15/A3;X2Y15/A3/N272;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7781 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7779 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[9]": {
          "hide_name": 0,
          "bits": [ 7778 ] ,
          "attributes": {
            "ROUTING": "X4Y15/EW10;X4Y15/EW10/Q1;1;X3Y15/N250;X3Y15/N250/W111;1;X3Y14/B4;X3Y14/B4/N251;1;X4Y15/S130;X4Y15/S130/Q1;1;X4Y16/W270;X4Y16/W270/S131;1;X2Y16/A4;X2Y16/A4/W272;1;X4Y15/Q1;;1;X4Y15/W210;X4Y15/W210/Q1;1;X2Y15/X06;X2Y15/X06/W212;1;X2Y15/A4;X2Y15/A4/X06;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7777 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7775 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[10]": {
          "hide_name": 0,
          "bits": [ 7774 ] ,
          "attributes": {
            "ROUTING": "X3Y15/N100;X3Y15/N100/Q5;1;X3Y14/B5;X3Y14/B5/N101;1;X3Y15/W250;X3Y15/W250/Q5;1;X2Y15/A5;X2Y15/A5/W251;1;X3Y15/Q5;;1;X3Y15/EW10;X3Y15/EW10/Q5;1;X2Y15/S210;X2Y15/S210/W111;1;X2Y16/A5;X2Y16/A5/S211;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7773 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7771 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7770 ] ,
          "attributes": {
            "ROUTING": "X3Y16/CIN0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_SUM": {
          "hide_name": 0,
          "bits": [ 7768 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_1_CIN": {
          "hide_name": 0,
          "bits": [ 7767 ] ,
          "attributes": {
            "ROUTING": "X3Y16/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:70.16-70.41|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7765 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7764 ] ,
          "attributes": {
            "ROUTING": "X3Y15/COUT0;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:61.16-61.44|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT_ALU_CIN_SUM[5]": {
          "hide_name": 0,
          "bits": [ 7762 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F4;;1;X2Y14/EW20;X2Y14/EW20/F4;1;X3Y14/S260;X3Y14/S260/E121;1;X3Y16/SEL5;X3Y16/SEL5/S262;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter[3]": {
          "hide_name": 0,
          "bits": [ 7761 ] ,
          "attributes": {
            "ROUTING": "X1Y17/N130;X1Y17/N130/Q3;1;X1Y16/N230;X1Y16/N230/N131;1;X1Y14/E230;X1Y14/E230/N232;1;X2Y14/B4;X2Y14/B4/E231;1;X1Y16/A4;X1Y16/A4/N231;1;X1Y17/Q3;;1;X1Y17/N230;X1Y17/N230/Q3;1;X1Y15/A4;X1Y15/A4/N232;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_8_D_MUX2_LUT5_O_S0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7760 ] ,
          "attributes": {
            "ROUTING": "X2Y14/COUT4;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7758 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxCounter[0]": {
          "hide_name": 0,
          "bits": [ 7757 ] ,
          "attributes": {
            "ROUTING": "X3Y17/C1;X3Y17/C1/X02;1;X1Y16/N210;X1Y16/N210/N111;1;X1Y14/E210;X1Y14/E210/N212;1;X2Y14/B1;X2Y14/B1/E211;1;X3Y17/C0;X3Y17/C0/X02;1;X3Y17/B3;X3Y17/B3/E212;1;X1Y17/E210;X1Y17/E210/Q1;1;X3Y17/X02;X3Y17/X02/E212;1;X3Y17/C2;X3Y17/C2/X02;1;X1Y17/SN10;X1Y17/SN10/Q1;1;X1Y16/A1;X1Y16/A1/N111;1;X1Y17/Q1;;1;X1Y17/N210;X1Y17/N210/Q1;1;X1Y15/X02;X1Y15/X02/N212;1;X1Y15/A1;X1Y15/A1/X02;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7755 ] ,
          "attributes": {
            "ROUTING": "X2Y17/C0;X2Y17/C0/S242;1;X2Y15/S200;X2Y15/S200/S101;1;X2Y17/D2;X2Y17/D2/S202;1;X2Y14/S100;X2Y14/S100/F2;1;X2Y14/F2;;1;X2Y17/D1;X2Y17/D1/S202;1;X2Y15/S240;X2Y15/S240/S101;1;X2Y17/C3;X2Y17/C3/S242;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter[1]": {
          "hide_name": 0,
          "bits": [ 7754 ] ,
          "attributes": {
            "ROUTING": "X1Y17/E100;X1Y17/E100/Q2;1;X2Y17/N200;X2Y17/N200/E101;1;X2Y15/N210;X2Y15/N210/N202;1;X2Y14/B2;X2Y14/B2/N211;1;X1Y17/N100;X1Y17/N100/Q2;1;X1Y16/E200;X1Y16/E200/N101;1;X1Y16/A2;X1Y16/A2/E200;1;X1Y17/Q2;;1;X1Y17/N220;X1Y17/N220/Q2;1;X1Y15/X07;X1Y15/X07/N222;1;X1Y15/A2;X1Y15/A2/X07;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7753 ] ,
          "attributes": {
            "ROUTING": "X2Y14/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7751 ] ,
          "attributes": {
            "ROUTING": "X2Y14/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7750 ] ,
          "attributes": {
            "ROUTING": "X2Y14/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:65.30-65.43|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 7745 ] ,
          "attributes": {
            "ROUTING": "X3Y17/SEL2;X3Y17/SEL2/X07;1;X4Y16/D5;X4Y16/D5/E101;1;X2Y17/SEL0;X2Y17/SEL0/W261;1;X3Y17/W260;X3Y17/W260/S121;1;X2Y17/SEL2;X2Y17/SEL2/W261;1;X3Y16/E100;X3Y16/E100/F2;1;X4Y16/D4;X4Y16/D4/E101;1;X3Y15/E220;X3Y15/E220/N121;1;X4Y15/D3;X4Y15/D3/E221;1;X3Y16/D4;X3Y16/D4/F2;1;X3Y16/S220;X3Y16/S220/F2;1;X3Y17/X07;X3Y17/X07/S221;1;X3Y17/SEL0;X3Y17/SEL0/X07;1;X3Y16/D5;X3Y16/D5/F2;1;X4Y17/SEL2;X4Y17/SEL2/E261;1;X3Y16/F2;;1;X3Y16/SN20;X3Y16/SN20/F2;1;X3Y17/E260;X3Y17/E260/S121;1;X4Y17/SEL0;X4Y17/SEL0/E261;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7742 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F5;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7741 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 7736 ] ,
          "attributes": {
            "ROUTING": "X2Y15/S260;X2Y15/S260/W121;1;X2Y17/SEL1;X2Y17/SEL1/S262;1;X3Y16/SEL4;X3Y16/SEL4/X07;1;X3Y17/X03;X3Y17/X03/S222;1;X3Y17/SEL1;X3Y17/SEL1/X03;1;X4Y16/SEL4;X4Y16/SEL4/E261;1;X3Y15/S220;X3Y15/S220/F2;1;X3Y16/X07;X3Y16/X07/S221;1;X3Y16/SEL6;X3Y16/SEL6/X07;1;X3Y15/SN20;X3Y15/SN20/F2;1;X3Y16/E260;X3Y16/E260/S121;1;X4Y16/SEL6;X4Y16/SEL6/E261;1;X3Y15/F2;;1;X3Y15/EW20;X3Y15/EW20/F2;1;X4Y15/S260;X4Y15/S260/E121;1;X4Y17/SEL1;X4Y17/SEL1/S262;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 7734 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F7;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 7733 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 7731 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F3;;1;X2Y14/S230;X2Y14/S230/F3;1;X2Y16/E230;X2Y16/E230/S232;1;X4Y16/X02;X4Y16/X02/E232;1;X4Y16/SEL5;X4Y16/SEL5/X02;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 7730 ] ,
          "attributes": {
            "ROUTING": "X4Y16/OF4;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 7729 ] ,
          "attributes": {
            "ROUTING": "X4Y16/OF6;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "lb1.uart1.rxCounter[2]": {
          "hide_name": 0,
          "bits": [ 7727 ] ,
          "attributes": {
            "ROUTING": "X1Y16/N250;X1Y16/N250/W252;1;X1Y15/A3;X1Y15/A3/N251;1;X4Y16/EW10;X4Y16/EW10/Q0;1;X3Y16/W250;X3Y16/W250/W111;1;X1Y16/A3;X1Y16/A3/W252;1;X4Y16/Q0;;1;X2Y16/N200;X2Y16/N200/W202;1;X2Y14/X01;X2Y14/X01/N202;1;X4Y16/W200;X4Y16/W200/Q0;1;X2Y14/B3;X2Y14/B3/X01;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 7726 ] ,
          "attributes": {
            "ROUTING": "X4Y16/OF5;;1;X4Y16/EW20;X4Y16/EW20/OF5;1;X3Y16/W820;X3Y16/W820/W121;1;X4Y16/W100;X4Y16/W100/E828;1;X4Y16/D0;X4Y16/D0/W100;1"
          }
        },
        "lb1.uart1.rxCounter[11]": {
          "hide_name": 0,
          "bits": [ 7724 ] ,
          "attributes": {
            "ROUTING": "X4Y16/W220;X4Y16/W220/Q2;1;X3Y16/X01;X3Y16/X01/W221;1;X3Y16/A0;X3Y16/A0/X01;1;X4Y16/N220;X4Y16/N220/Q2;1;X4Y14/X05;X4Y14/X05/N222;1;X4Y14/B0;X4Y14/B0/X05;1;X4Y16/Q2;;1;X4Y16/SN10;X4Y16/SN10/Q2;1;X4Y15/W250;X4Y15/W250/N111;1;X3Y15/A0;X3Y15/A0/W251;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7723 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F2;;1;X4Y16/XD2;X4Y16/XD2/F2;1"
          }
        },
        "lb1.uart1.rxCounter[12]": {
          "hide_name": 0,
          "bits": [ 7721 ] ,
          "attributes": {
            "ROUTING": "X4Y15/N130;X4Y15/N130/Q0;1;X4Y14/B1;X4Y14/B1/N131;1;X4Y15/W130;X4Y15/W130/Q0;1;X3Y15/A1;X3Y15/A1/W131;1;X4Y15/Q0;;1;X4Y15/SN10;X4Y15/SN10/Q0;1;X4Y16/W250;X4Y16/W250/S111;1;X3Y16/A1;X3Y16/A1/W251;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:35.12-35.21",
            "hdlname": "lb1 uart1 rxCounter"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 7720 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F0;;1;X4Y15/XD0;X4Y15/XD0/F0;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 7716 ] ,
          "attributes": {
            "ROUTING": "X4Y17/N200;X4Y17/N200/W201;1;X4Y15/X07;X4Y15/X07/N202;1;X4Y15/CE0;X4Y15/CE0/X07;1;X5Y16/W210;X5Y16/W210/N111;1;X4Y16/CE1;X4Y16/CE1/W211;1;X3Y17/X05;X3Y17/X05/W202;1;X3Y17/CE2;X3Y17/CE2/X05;1;X4Y16/CE0;X4Y16/CE0/W211;1;X5Y17/SN10;X5Y17/SN10/OF0;1;X2Y17/CE2;X2Y17/CE2/W211;1;X3Y17/N200;X3Y17/N200/W202;1;X3Y15/X05;X3Y15/X05/N202;1;X3Y15/CE2;X3Y15/CE2/X05;1;X1Y17/CE0;X1Y17/CE0/W212;1;X5Y17/OF0;;1;X5Y17/W200;X5Y17/W200/OF0;1;X3Y17/W210;X3Y17/W210/W202;1;X1Y17/CE1;X1Y17/CE1/W212;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 7715 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F1;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 7714 ] ,
          "attributes": {
            "ROUTING": "X5Y17/F0;;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT[3]": {
          "hide_name": 0,
          "bits": [ 7708 ] ,
          "attributes": {
            "ROUTING": "X3Y17/D2;X3Y17/D2/W222;1;X3Y17/X01;X3Y17/X01/W222;1;X3Y17/C3;X3Y17/C3/X01;1;X3Y16/C4;X3Y16/C4/W262;1;X4Y17/N260;X4Y17/N260/W121;1;X4Y15/C3;X4Y15/C3/N262;1;X4Y16/C4;X4Y16/C4/W261;1;X2Y17/C1;X2Y17/C1/W262;1;X5Y17/N100;X5Y17/N100/Q2;1;X5Y16/W800;X5Y16/W800/N101;1;X1Y16/N200;X1Y16/N200/W804;1;X1Y14/D1;X1Y14/D1/N202;1;X3Y17/D1;X3Y17/D1/W222;1;X5Y17/X01;X5Y17/X01/Q2;1;X5Y17/C2;X5Y17/C2/X01;1;X4Y16/C5;X4Y16/C5/W261;1;X4Y17/S260;X4Y17/S260/W121;1;X4Y19/C2;X4Y19/C2/S262;1;X5Y16/W260;X5Y16/W260/N121;1;X3Y16/C5;X3Y16/C5/W262;1;X5Y17/EW20;X5Y17/EW20/Q2;1;X4Y17/W260;X4Y17/W260/W121;1;X2Y17/C2;X2Y17/C2/W262;1;X3Y17/W230;X3Y17/W230/W222;1;X2Y17/B3;X2Y17/B3/W231;1;X5Y17/S130;X5Y17/S130/Q2;1;X5Y17/D7;X5Y17/D7/S130;1;X5Y17/D0;X5Y17/D0/W100;1;X5Y17/D1;X5Y17/D1/W100;1;X5Y17/W100;X5Y17/W100/Q2;1;X4Y17/C5;X4Y17/C5/W101;1;X5Y17/SN20;X5Y17/SN20/Q2;1;X5Y16/C2;X5Y16/C2/N121;1;X5Y17/S220;X5Y17/S220/Q2;1;X5Y19/X07;X5Y19/X07/S222;1;X5Y19/D7;X5Y19/D7/X07;1;X4Y17/D2;X4Y17/D2/W221;1;X4Y17/D3;X4Y17/D3/W221;1;X4Y17/D0;X4Y17/D0/W221;1;X5Y17/Q2;;1;X5Y17/W220;X5Y17/W220/Q2;1;X4Y17/D1;X4Y17/D1/W221;1",
            "hdlname": "lb1 uart1 rxState",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:34.11-34.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT[2]": {
          "hide_name": 0,
          "bits": [ 7702 ] ,
          "attributes": {
            "ROUTING": "X3Y17/B2;X3Y17/B2/X04;1;X3Y17/B1;X3Y17/B1/X04;1;X4Y19/B2;X4Y19/B2/S231;1;X3Y16/B5;X3Y16/B5/W231;1;X5Y16/N220;X5Y16/N220/Q2;1;X5Y15/D3;X5Y15/D3/N221;1;X4Y16/W230;X4Y16/W230/W131;1;X3Y16/B4;X3Y16/B4/W231;1;X4Y16/B5;X4Y16/B5/X01;1;X2Y17/B0;X2Y17/B0/S211;1;X5Y17/W250;X5Y17/W250/S111;1;X5Y16/SN10;X5Y16/SN10/Q2;1;X5Y17/B2;X5Y17/B2/S111;1;X4Y16/N230;X4Y16/N230/W131;1;X4Y15/B3;X4Y15/B3/N231;1;X4Y18/S230;X4Y18/S230/S232;1;X5Y16/W220;X5Y16/W220/Q2;1;X4Y16/B4;X4Y16/B4/X01;1;X4Y16/X01;X4Y16/X01/W221;1;X4Y16/S230;X4Y16/S230/W131;1;X3Y17/X04;X3Y17/X04/W252;1;X3Y17/B0;X3Y17/B0/X04;1;X2Y17/B1;X2Y17/B1/S211;1;X5Y16/W810;X5Y16/W810/Q2;1;X2Y16/S210;X2Y16/S210/E818;1;X2Y17/B2;X2Y17/B2/S211;1;X5Y16/X01;X5Y16/X01/Q2;1;X5Y16/B2;X5Y16/B2/X01;1;X5Y16/S220;X5Y16/S220/Q2;1;X5Y17/C7;X5Y17/C7/S221;1;X5Y17/C0;X5Y17/C0/S101;1;X5Y17/C1;X5Y17/C1/S101;1;X5Y16/W130;X5Y16/W130/Q2;1;X4Y16/S270;X4Y16/S270/W131;1;X4Y17/B5;X4Y17/B5/S271;1;X5Y17/S200;X5Y17/S200/S101;1;X5Y19/C7;X5Y19/C7/S202;1;X4Y17/C2;X4Y17/C2/W241;1;X4Y17/C3;X4Y17/C3/W241;1;X4Y17/C0;X4Y17/C0/W241;1;X5Y16/Q2;;1;X5Y16/S100;X5Y16/S100/Q2;1;X5Y17/W240;X5Y17/W240/S101;1;X4Y17/C1;X4Y17/C1/W241;1",
            "hdlname": "lb1 uart1 rxState",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:34.11-34.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT[1]": {
          "hide_name": 0,
          "bits": [ 7696 ] ,
          "attributes": {
            "ROUTING": "X3Y17/A2;X3Y17/A2/W131;1;X2Y17/A3;X2Y17/A3/X07;1;X3Y17/A3;X3Y17/A3/W131;1;X3Y17/A0;X3Y17/A0/W131;1;X2Y17/X03;X2Y17/X03/W242;1;X2Y17/A1;X2Y17/A1/X03;1;X2Y17/X07;X2Y17/X07/W242;1;X2Y17/A2;X2Y17/A2/X07;1;X4Y17/N130;X4Y17/N130/Q4;1;X4Y16/E270;X4Y16/E270/N131;1;X5Y16/A2;X5Y16/A2/E271;1;X4Y15/X05;X4Y15/X05/N242;1;X4Y15/A3;X4Y15/A3/X05;1;X4Y17/SN20;X4Y17/SN20/Q4;1;X4Y16/A4;X4Y16/A4/N121;1;X3Y16/A5;X3Y16/A5/N211;1;X5Y17/B7;X5Y17/B7/E131;1;X5Y17/B1;X5Y17/B1/E131;1;X2Y19/D5;X2Y19/D5/S242;1;X3Y17/N210;X3Y17/N210/W111;1;X3Y16/A4;X3Y16/A4/N211;1;X3Y17/W250;X3Y17/W250/W111;1;X2Y17/A0;X2Y17/A0/W251;1;X4Y17/S240;X4Y17/S240/Q4;1;X4Y19/X07;X4Y19/X07/S242;1;X4Y19/A2;X4Y19/A2/X07;1;X5Y17/A2;X5Y17/A2/E111;1;X4Y17/W130;X4Y17/W130/Q4;1;X3Y17/A1;X3Y17/A1/W131;1;X4Y17/A5;X4Y17/A5/X07;1;X4Y17/B2;X4Y17/B2/X03;1;X4Y17/X03;X4Y17/X03/Q4;1;X4Y17/B3;X4Y17/B3/X03;1;X4Y17/B0;X4Y17/B0/X07;1;X4Y17/X07;X4Y17/X07/Q4;1;X4Y17/B1;X4Y17/B1/X07;1;X4Y17/E130;X4Y17/E130/Q4;1;X5Y17/B0;X5Y17/B0/E131;1;X4Y17/W240;X4Y17/W240/Q4;1;X2Y17/S240;X2Y17/S240/W242;1;X4Y16/A5;X4Y16/A5/N121;1;X4Y17/N240;X4Y17/N240/Q4;1;X4Y17/Q4;;1;X4Y17/EW10;X4Y17/EW10/Q4;1;X5Y17/S250;X5Y17/S250/E111;1;X5Y19/B7;X5Y19/B7/S252;1",
            "hdlname": "lb1 uart1 rxState",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:34.11-34.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxCounter_DFFE_Q_2_D_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 7687 ] ,
          "attributes": {
            "ROUTING": "X2Y17/A5;X2Y17/A5/X05;1;X4Y17/W220;X4Y17/W220/N222;1;X2Y17/X05;X2Y17/X05/W222;1;X2Y17/A4;X2Y17/A4/X05;1;X3Y15/A5;X3Y15/A5/N232;1;X4Y15/A1;X4Y15/A1/E210;1;X4Y19/N220;X4Y19/N220/F2;1;X4Y17/X01;X4Y17/X01/N222;1;X4Y17/B4;X4Y17/B4/X01;1;X4Y19/EW10;X4Y19/EW10/F2;1;X3Y19/N210;X3Y19/N210/W111;1;X3Y17/A4;X3Y17/A4/N212;1;X4Y19/XD2;X4Y19/XD2/F2;1;X4Y19/N810;X4Y19/N810/F2;1;X4Y15/E210;X4Y15/E210/N814;1;X4Y15/A0;X4Y15/A0/E210;1;X4Y19/N130;X4Y19/N130/F2;1;X4Y18/N270;X4Y18/N270/N131;1;X4Y16/A2;X4Y16/A2/N272;1;X4Y19/F2;;1;X4Y19/EW20;X4Y19/EW20/F2;1;X3Y19/N220;X3Y19/N220/W121;1;X3Y17/N230;X3Y17/N230/N222;1;X3Y15/A4;X3Y15/A4/N232;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7684 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7682 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7681 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.13-77.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 7679 ] ,
          "attributes": {
            "ROUTING": "X5Y19/E230;X5Y19/E230/F3;1;X6Y19/X06;X6Y19/X06/E231;1;X6Y19/SEL0;X6Y19/SEL0/X06;1;X6Y21/SEL4;X6Y21/SEL4/X06;1;X6Y17/SEL6;X6Y17/SEL6/X06;1;X5Y19/S230;X5Y19/S230/F3;1;X5Y21/X08;X5Y21/X08/S232;1;X5Y21/SEL4;X5Y21/SEL4/X08;1;X6Y19/S230;X6Y19/S230/E131;1;X6Y21/X06;X6Y21/X06/S232;1;X6Y21/SEL2;X6Y21/SEL2/X06;1;X5Y19/F3;;1;X5Y19/E130;X5Y19/E130/F3;1;X6Y19/N270;X6Y19/N270/E131;1;X6Y17/X06;X6Y17/X06/N272;1;X6Y17/SEL0;X6Y17/SEL0/X06;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 7678 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT3;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.13-77.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7677 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:77.13-77.48|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 7675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 7673 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT1;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:78.16-78.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT[4]": {
          "hide_name": 0,
          "bits": [ 7671 ] ,
          "attributes": {
            "ROUTING": "X6Y16/S130;X6Y16/S130/F4;1;X6Y17/W270;X6Y17/W270/S131;1;X4Y17/A4;X4Y17/A4/W272;1;X6Y16/EW20;X6Y16/EW20/F4;1;X5Y16/D2;X5Y16/D2/W121;1;X6Y16/SN20;X6Y16/SN20/F4;1;X6Y17/W260;X6Y17/W260/S121;1;X5Y17/SEL0;X5Y17/SEL0/W261;1;X6Y16/F4;;1;X6Y16/W240;X6Y16/W240/F4;1;X4Y16/S240;X4Y16/S240/W242;1;X4Y17/D5;X4Y17/D5/S241;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 7670 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT2;;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:78.16-78.32|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:938.25-938.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 7668 ] ,
          "attributes": {
            "ROUTING": "X4Y17/E240;X4Y17/E240/F4;1;X5Y17/X03;X5Y17/X03/E241;1;X5Y17/B5;X5Y17/B5/X03;1;X4Y17/F4;;1;X4Y17/XD4;X4Y17/XD4/F4;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_COUT_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 7667 ] ,
          "attributes": {
            "ROUTING": "X5Y18/N210;X5Y18/N210/N111;1;X5Y17/A5;X5Y17/A5/N211;1;X6Y17/CE1;X6Y17/CE1/N212;1;X5Y19/S270;X5Y19/S270/F7;1;X5Y20/X06;X5Y20/X06/S271;1;X5Y20/CE0;X5Y20/CE0/X06;1;X5Y19/SN10;X5Y19/SN10/F7;1;X5Y20/S210;X5Y20/S210/S111;1;X5Y21/CE0;X5Y21/CE0/S211;1;X6Y20/CE1;X6Y20/CE1/S211;1;X5Y19/EW10;X5Y19/EW10/F7;1;X6Y19/S210;X6Y19/S210/E111;1;X6Y21/CE0;X6Y21/CE0/S212;1;X6Y17/CE2;X6Y17/CE2/N212;1;X5Y19/F7;;1;X6Y19/N210;X6Y19/N210/E111;1;X5Y19/E270;X5Y19/E270/F7;1;X6Y19/CE2;X6Y19/CE2/E271;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rxBitNumber[0]": {
          "hide_name": 0,
          "bits": [ 7663 ] ,
          "attributes": {
            "ROUTING": "X6Y16/S250;X6Y16/S250/E111;1;X6Y18/S200;X6Y18/S200/S252;1;X6Y19/D1;X6Y19/D1/S201;1;X5Y19/S260;X5Y19/S260/S262;1;X5Y21/E260;X5Y21/E260/S262;1;X6Y21/C2;X6Y21/C2/E261;1;X5Y23/N200;X5Y23/N200/N101;1;X5Y21/C5;X5Y21/C5/N202;1;X5Y17/E260;X5Y17/E260/S121;1;X6Y17/C6;X6Y17/C6/E261;1;X5Y16/EW10;X5Y16/EW10/Q0;1;X6Y16/A1;X6Y16/A1/E111;1;X5Y19/B1;X5Y19/B1/X05;1;X5Y24/N100;X5Y24/N100/S808;1;X5Y16/S800;X5Y16/S800/Q0;1;X5Y20/E200;X5Y20/E200/S804;1;X6Y20/S200;X6Y20/S200/E201;1;X6Y21/C4;X6Y21/C4/S201;1;X5Y16/SN20;X5Y16/SN20/Q0;1;X6Y17/C1;X6Y17/C1/E261;1;X5Y16/S200;X5Y16/S200/Q0;1;X5Y18/S200;X5Y18/S200/S202;1;X5Y20/C7;X5Y20/C7/S202;1;X5Y16/N100;X5Y16/N100/Q0;1;X5Y16/A0;X5Y16/A0/N100;1;X5Y16/Q0;;1;X5Y17/S260;X5Y17/S260/S121;1;X5Y19/X05;X5Y19/X05/S262;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "lb1 uart1 rxBitNumber"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7661 ] ,
          "attributes": {
            "ROUTING": "X5Y16/F0;;1;X5Y16/XD0;X5Y16/XD0/F0;1"
          }
        },
        "lb1.uart1.rxBitNumber[1]": {
          "hide_name": 0,
          "bits": [ 7659 ] ,
          "attributes": {
            "ROUTING": "X5Y16/S130;X5Y16/S130/Q5;1;X5Y17/S230;X5Y17/S230/S131;1;X5Y19/B2;X5Y19/B2/S232;1;X6Y18/S240;X6Y18/S240/S242;1;X6Y19/C1;X6Y19/C1/S241;1;X5Y16/E100;X5Y16/E100/Q5;1;X6Y16/S240;X6Y16/S240/E101;1;X5Y16/Q5;;1;X5Y16/E250;X5Y16/E250/Q5;1;X6Y16/A2;X6Y16/A2/E251;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:36.11-36.22",
            "hdlname": "lb1 uart1 rxBitNumber"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 7658 ] ,
          "attributes": {
            "ROUTING": "X6Y18/S230;X6Y18/S230/S222;1;X6Y20/S260;X6Y20/S260/S232;1;X6Y21/D4;X6Y21/D4/S261;1;X5Y21/D5;X5Y21/D5/W201;1;X6Y17/D1;X6Y17/D1/S221;1;X6Y16/W220;X6Y16/W220/F2;1;X5Y16/D5;X5Y16/D5/W221;1;X6Y16/S810;X6Y16/S810/F2;1;X6Y20/W220;X6Y20/W220/S814;1;X5Y20/D7;X5Y20/D7/W221;1;X6Y16/S220;X6Y16/S220/F2;1;X6Y16/S100;X6Y16/S100/F2;1;X6Y17/D6;X6Y17/D6/S111;1;X6Y17/S800;X6Y17/S800/S101;1;X6Y21/W200;X6Y21/W200/S804;1;X6Y16/F2;;1;X6Y16/SN10;X6Y16/SN10/F2;1;X6Y17/S250;X6Y17/S250/S111;1;X6Y19/S200;X6Y19/S200/S252;1;X6Y21/D2;X6Y21/D2/S202;1",
            "src": "d:\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "lb1.uart1.rx_data_o_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 7655 ] ,
          "attributes": {
            "ROUTING": "X5Y17/S100;X5Y17/S100/F7;1;X5Y18/S240;X5Y18/S240/S101;1;X5Y20/X07;X5Y20/X07/S242;1;X5Y20/LSR0;X5Y20/LSR0/X07;1;X6Y17/LSR1;X6Y17/LSR1/E271;1;X5Y17/E130;X5Y17/E130/F7;1;X6Y17/S270;X6Y17/S270/E131;1;X6Y19/LSR2;X6Y19/LSR2/S272;1;X5Y21/LSR0;X5Y21/LSR0/X07;1;X5Y17/N270;X5Y17/N270/F7;1;X6Y17/LSR2;X6Y17/LSR2/E271;1;X5Y16/LSR2;X5Y16/LSR2/N271;1;X5Y21/E270;X5Y21/E270/S824;1;X6Y21/LSR0;X6Y21/LSR0/E271;1;X5Y17/S820;X5Y17/S820/F7;1;X5Y17/E270;X5Y17/E270/F7;1;X5Y17/S270;X5Y17/S270/F7;1;X5Y19/S220;X5Y19/S220/S272;1;X5Y21/X07;X5Y21/X07/S222;1;X5Y17/F7;;1;X6Y19/S270;X6Y19/S270/S272;1;X6Y20/LSR1;X6Y20/LSR1/S271;1;X5Y16/LSR0;X5Y16/LSR0/N271;1"
          }
        },
        "lb1.uart1.rxBitNumber[2]": {
          "hide_name": 0,
          "bits": [ 7654 ] ,
          "attributes": {
            "ROUTING": "X5Y16/E210;X5Y16/E210/Q1;1;X6Y16/X02;X6Y16/X02/E211;1;X6Y16/A3;X6Y16/A3/X02;1;X5Y16/Q1;;1;X5Y16/S210;X5Y16/S210/Q1;1;X5Y18/S210;X5Y18/S210/S212;1;X5Y19/B3;X5Y19/B3/S211;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:36.11-36.22",
            "hdlname": "lb1 uart1 rxBitNumber"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 7653 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F3;;1;X6Y16/N100;X6Y16/N100/F3;1;X6Y16/W200;X6Y16/W200/N100;1;X5Y16/D1;X5Y16/D1/W201;1"
          }
        },
        "lb1.uart1.rxBitNumber_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 7652 ] ,
          "attributes": {
            "ROUTING": "X5Y16/CE2;X5Y16/CE2/X06;1;X5Y17/F5;;1;X5Y17/N250;X5Y17/N250/F5;1;X5Y16/X06;X5Y16/X06/N251;1;X5Y16/CE0;X5Y16/CE0/X06;1"
          }
        },
        "lb1.tx_loopback_sent_already": {
          "hide_name": 0,
          "bits": [ 7650 ] ,
          "attributes": {
            "ROUTING": "X4Y22/Q3;;1;X4Y22/W100;X4Y22/W100/Q3;1;X3Y22/C2;X3Y22/C2/W101;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:29.9-29.33",
            "hdlname": "lb1 tx_loopback_sent_already"
          }
        },
        "lb1.uart1.tx_complete_o_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 7649 ] ,
          "attributes": {
            "ROUTING": "X6Y22/N210;X6Y22/N210/E212;1;X6Y20/CE2;X6Y20/CE2/N212;1;X3Y21/E230;X3Y21/E230/N131;1;X5Y21/X06;X5Y21/X06/E232;1;X5Y21/CE1;X5Y21/CE1/X06;1;X5Y20/CE2;X5Y20/CE2/E272;1;X3Y22/W810;X3Y22/W810/F2;1;X4Y22/E210;X4Y22/E210/E818;1;X6Y22/CE1;X6Y22/CE1/E212;1;X3Y22/XD2;X3Y22/XD2/F2;1;X3Y22/N130;X3Y22/N130/F2;1;X6Y22/CE0;X6Y22/CE0/E212;1;X3Y22/E220;X3Y22/E220/F2;1;X4Y22/X05;X4Y22/X05/E221;1;X4Y22/CE1;X4Y22/CE1/X05;1;X3Y22/F2;;1;X3Y21/N270;X3Y21/N270/N131;1;X3Y20/E270;X3Y20/E270/N271;1"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 8381 ] ,
          "attributes": {
            "ROUTING": "X6Y16/E270;X6Y16/E270/VSS;1;X6Y16/D1;X6Y16/D1/E270;1;X2Y21/D3;X2Y21/D3/S270;1;X1Y15/D4;X1Y15/D4/W270;1;X4Y20/D3;X4Y20/D3/S270;1;X3Y21/D1;X3Y21/D1/E270;1;X1Y15/D3;X1Y15/D3/S270;1;X2Y16/D1;X2Y16/D1/E270;1;X1Y21/E270;X1Y21/E270/VSS;1;X1Y21/D1;X1Y21/D1/E270;1;X2Y21/S270;X2Y21/S270/VSS;1;X2Y21/D2;X2Y21/D2/S270;1;X2Y15/D2;X2Y15/D2/X08;1;X3Y15/D0;X3Y15/D0/E270;1;X2Y15/D1;X2Y15/D1/E270;1;X2Y15/E270;X2Y15/E270/VSS;1;X2Y15/D0;X2Y15/D0/E270;1;X3Y21/E270;X3Y21/E270/VSS;1;X3Y21/D0;X3Y21/D0/E270;1;X1Y16/D2;X1Y16/D2/S270;1;X4Y20/E270;X4Y20/E270/VSS;1;X4Y20/D1;X4Y20/D1/E270;1;X1Y16/S270;X1Y16/S270/VSS;1;X1Y16/D3;X1Y16/D3/S270;1;X5Y19/W270;X5Y19/W270/VSS;1;X5Y19/D4;X5Y19/D4/W270;1;X1Y15/W270;X1Y15/W270/VSS;1;X1Y15/D5;X1Y15/D5/W270;1;X2Y15/D4;X2Y15/D4/W270;1;X1Y16/D5;X1Y16/D5/W270;1;X1Y16/W270;X1Y16/W270/VSS;1;X1Y16/D4;X1Y16/D4/W270;1;X2Y15/X08;X2Y15/X08/E271;1;X2Y15/D3;X2Y15/D3/X08;1;X1Y28/S230;X1Y28/S230/VSS;1;X1Y28/C6;X1Y28/C6/S230;1;X2Y21/D0;X2Y21/D0/E270;1;X2Y21/E270;X2Y21/E270/VSS;1;X2Y21/D1;X2Y21/D1/E270;1;X1Y16/E270;X1Y16/E270/VSS;1;X1Y16/D1;X1Y16/D1/E270;1;X2Y21/D5;X2Y21/D5/W270;1;X4Y20/D2;X4Y20/D2/S270;1;X2Y15/W270;X2Y15/W270/VSS;1;X2Y15/D5;X2Y15/D5/W270;1;X4Y20/S270;X4Y20/S270/VSS;1;X4Y21/LSR2;X4Y21/LSR2/S271;1;X6Y16/D3;X6Y16/D3/S270;1;X2Y16/D3;X2Y16/D3/N202;1;X5Y19/D2;X5Y19/D2/S221;1;X1Y21/D2;X1Y21/D2/S270;1;X3Y15/E270;X3Y15/E270/VSS;1;X3Y15/D1;X3Y15/D1/E270;1;X2Y16/E270;X2Y16/E270/VSS;1;X2Y16/D0;X2Y16/D0/E270;1;X5Y19/D3;X5Y19/D3/S221;1;X1Y21/S270;X1Y21/S270/VSS;1;X1Y21/D3;X1Y21/D3/S270;1;X3Y16/D1;X3Y16/D1/E270;1;X2Y18/N200;X2Y18/N200/VSS;1;X2Y16/D2;X2Y16/D2/N202;1;X1Y21/W270;X1Y21/W270/VSS;1;X1Y21/D4;X1Y21/D4/W270;1;X1Y28/N270;X1Y28/N270/VSS;1;X1Y28/D6;X1Y28/D6/N270;1;X1Y15/S270;X1Y15/S270/VSS;1;X1Y15/D2;X1Y15/D2/S270;1;X5Y22/W210;X5Y22/W210/VSS;1;X4Y22/LSR0;X4Y22/LSR0/W211;1;X5Y18/S220;X5Y18/S220/VSS;1;X5Y19/D1;X5Y19/D1/S221;1;X2Y21/W270;X2Y21/W270/VSS;1;X2Y21/D4;X2Y21/D4/W270;1;X6Y16/S270;X6Y16/S270/VSS;1;X6Y16/D2;X6Y16/D2/S270;1;X3Y16/E270;X3Y16/E270/VSS;1;X3Y16/D0;X3Y16/D0/E270;1;X1Y21/D5;X1Y21/D5/W270;1;X2Y16/D4;X2Y16/D4/W270;1;X1Y15/E270;X1Y15/E270/VSS;1;X1Y15/D1;X1Y15/D1/E270;1;X0Y0/VSS;;1;X2Y16/W270;X2Y16/W270/VSS;1;X2Y16/D5;X2Y16/D5/W270;1"
          }
        },
        "lb1.debug_state[0]": {
          "hide_name": 0,
          "bits": [ 7645 ] ,
          "attributes": {
            "ROUTING": "X1Y14/Q1;;1;X1Y14/X02;X1Y14/X02/Q1;1;X1Y14/A0;X1Y14/A0/X02;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:27.22-27.36",
            "hdlname": "lb1 uart1 rx_state_debug"
          }
        },
        "lb1.led_pins[0]": {
          "hide_name": 0,
          "bits": [ 7642 ] ,
          "attributes": {
            "ROUTING": "X1Y14/Q0;;1;X1Y14/W130;X1Y14/W130/Q0;1;X0Y14/A0;X0Y14/A0/W131;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.led_pins_DFF_Q_4_D": {
          "hide_name": 0,
          "bits": [ 7641 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F0;;1;X1Y14/XD0;X1Y14/XD0/F0;1"
          }
        },
        "lb1.debug_state[1]": {
          "hide_name": 0,
          "bits": [ 7639 ] ,
          "attributes": {
            "ROUTING": "X5Y15/Q3;;1;X5Y15/X02;X5Y15/X02/Q3;1;X5Y15/A1;X5Y15/A1/X02;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:27.22-27.36",
            "hdlname": "lb1 uart1 rx_state_debug"
          }
        },
        "lb1.led_pins[1]": {
          "hide_name": 0,
          "bits": [ 7636 ] ,
          "attributes": {
            "ROUTING": "X5Y15/Q1;;1;X5Y15/W810;X5Y15/W810/Q1;1;X2Y15/W220;X2Y15/W220/E818;1;X0Y15/D1;X0Y15/D1/W222;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.led_pins_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 7635 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F1;;1;X5Y15/XD1;X5Y15/XD1/F1;1"
          }
        },
        "lb1.debug_state[2]": {
          "hide_name": 0,
          "bits": [ 7633 ] ,
          "attributes": {
            "ROUTING": "X2Y19/Q5;;1;X2Y19/E100;X2Y19/E100/Q5;1;X2Y19/A4;X2Y19/A4/E100;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:27.22-27.36",
            "hdlname": "lb1 uart1 rx_state_debug"
          }
        },
        "lb1.led_pins[2]": {
          "hide_name": 0,
          "bits": [ 7630 ] ,
          "attributes": {
            "ROUTING": "X2Y19/Q4;;1;X2Y19/S100;X2Y19/S100/Q4;1;X2Y20/W200;X2Y20/W200/S101;1;X0Y20/D1;X0Y20/D1/W202;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.led_pins_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 7629 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F4;;1;X2Y19/XD4;X2Y19/XD4/F4;1"
          }
        },
        "lb1.led_pins[4]": {
          "hide_name": 0,
          "bits": [ 7627 ] ,
          "attributes": {
            "ROUTING": "X4Y23/Q0;;1;X4Y23/W800;X4Y23/W800/Q0;1;X0Y23/S200;X0Y23/S200/W804;1;X0Y24/D1;X0Y24/D1/S201;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.led_pins_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 7626 ] ,
          "attributes": {
            "ROUTING": "X4Y23/XD0;X4Y23/XD0/F0;1;X4Y23/F0;;1;X4Y23/N200;X4Y23/N200/F0;1;X4Y22/X07;X4Y22/X07/N201;1;X4Y22/LSR1;X4Y22/LSR1/X07;1"
          }
        },
        "lb1.led_pins[5]": {
          "hide_name": 0,
          "bits": [ 7623 ] ,
          "attributes": {
            "ROUTING": "X1Y23/Q3;;1;X1Y23/EW20;X1Y23/EW20/Q3;1;X0Y23/S220;X0Y23/S220/W121;1;X0Y25/D1;X0Y25/D1/S222;1",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:5.18-5.26",
            "hdlname": "lb1 led_pins"
          }
        },
        "lb1.uart_rx_pin": {
          "hide_name": 0,
          "bits": [ 7622 ] ,
          "attributes": {
            "SEG_WIRES_TO_ISOLATE": "X2Y18/LT00;X6Y18/LT00;",
            "ROUTING": "X1Y28/Q6;;5;X1Y28/EW10;X1Y28/EW10/Q6;5;X2Y28/A6;X2Y28/A6/E111;5;X1Y28/W830;X1Y28/W830/Q6;5;X6Y28/E130;X6Y28/E130/E838;5;X6Y28/A6;X6Y28/A6/E130;5;X1Y20/N800;X1Y20/N800/N838;5;X1Y12/N810;X1Y12/N810/N808;5;X1Y4/N820;X1Y4/N820/N818;5;X1Y0/W820;X1Y0/W820/N824;5;X6Y0/E130;X6Y0/E130/E828;5;X6Y0/A6;X6Y0/A6/E130;5;X1Y28/N830;X1Y28/N830/Q6;5;X1Y20/N830;X1Y20/N830/N838;5;X1Y12/N830;X1Y12/N830/N838;5;X1Y4/N830;X1Y4/N830/N838;5;X1Y0/E250;X1Y0/E250/N834;5;X2Y0/A6;X2Y0/A6/E251;5;X5Y17/S210;X5Y17/S210/LB11;5;X5Y17/A7;X5Y17/A7/S210;5;X6Y21/B4;X6Y21/B4/E211;5;X5Y20/E210;X5Y20/E210/LB11;5;X6Y20/B2;X6Y20/B2/E211;5;X6Y21/W210;X6Y21/W210/LB11;5;X5Y21/B5;X5Y21/B5/W211;5;X6Y17/B1;X6Y17/B1/E211;5;X5Y19/E210;X5Y19/E210/LB11;5;X6Y19/B1;X6Y19/B1/E211;5;X6Y20/LBO0;X6Y20/LBO0/LT01;5;X6Y20/W210;X6Y20/W210/LB11;5;X5Y20/B7;X5Y20/B7/W211;5;X6Y17/B6;X6Y17/B6/E211;5;X6Y21/LBO0;X6Y21/LBO0/LT01;5;X5Y21/E210;X5Y21/E210/LB11;5;X6Y21/B2;X6Y21/B2/E211;5;X4Y17/A1;X4Y17/A1/E210;5;X4Y17/E210;X4Y17/E210/LB11;5;X4Y17/A0;X4Y17/A0/E210;5;X4Y17/A3;X4Y17/A3/N210;5;X2Y0/LT02;X2Y0/LT02/A6;5;X2Y17/LBO0;X2Y17/LBO0/LT01;5;X4Y17/N210;X4Y17/N210/LB11;5;X4Y17/A2;X4Y17/A2/N210;5;X5Y17/A1;X5Y17/A1/E210;5;X6Y0/LT02;X6Y0/LT02/A6;5;X6Y17/LBO0;X6Y17/LBO0/LT01;5;X5Y17/E210;X5Y17/E210/LB11;5;X5Y17/A0;X5Y17/A0/E210;5;X6Y18/LT00;X6Y28/LT02/A6;5;X6Y19/LBO0;X6Y19/LBO0/LT01;5;X5Y19/S210;X5Y19/S210/LB11;5;X5Y19/A7;X5Y19/A7/S210;5;X2Y18/LT00;X2Y28/LT02/A6;5;X2Y23/LBO0;X2Y23/LBO0/LT01;5;X2Y23/W210;X2Y23/W210/LB11;5;X1Y23/X06;X1Y23/X06/W211;5;X1Y23/D3;X1Y23/D3/X06;5",
            "hdlname": "lb1 uart_rx_pin",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\tests\\loopback_uart.v:3.11-3.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 8380 ] ,
          "attributes": {
            "ROUTING": "X2Y20/D5;X2Y20/D5/X04;1;X2Y14/C4;X2Y14/C4/X08;1;X6Y16/C2;X6Y16/C2/X04;1;X1Y16/C1;X1Y16/C1/X04;1;X1Y20/D5;X1Y20/D5/X04;1;X2Y21/C1;X2Y21/C1/X04;1;X3Y15/C1;X3Y15/C1/X04;1;X1Y21/C1;X1Y21/C1/X04;1;X2Y21/C0;X2Y21/C0/X04;1;X2Y21/C3;X2Y21/C3/X04;1;X1Y20/C3;X1Y20/C3/X04;1;X1Y20/C2;X1Y20/C2/X04;1;X1Y15/C1;X1Y15/C1/X04;1;X3Y14/C5;X3Y14/C5/X08;1;X3Y21/C1;X3Y21/C1/X04;1;X2Y20/D1;X2Y20/D1/X08;1;X6Y16/C3;X6Y16/C3/X04;1;X4Y14/C0;X4Y14/C0/X04;1;X3Y14/C3;X3Y14/C3/X04;1;X3Y14/D4;X3Y14/D4/X04;1;X2Y15/C4;X2Y15/C4/S220;1;X2Y20/C2;X2Y20/C2/X04;1;X0Y21/E270;X0Y21/E270/VCC;1;X0Y21/D1;X0Y21/D1/E270;1;X4Y14/D0;X4Y14/D0/X08;1;X1Y20/S260;X1Y20/S260/VCC;1;X1Y20/D1;X1Y20/D1/S260;1;X1Y15/C2;X1Y15/C2/X04;1;X3Y20/C1;X3Y20/C1/X04;1;X3Y14/D3;X3Y14/D3/X08;1;X1Y21/C2;X1Y21/C2/X04;1;X1Y21/C4;X1Y21/C4/X08;1;X2Y14/C3;X2Y14/C3/X04;1;X1Y21/C0;X1Y21/C0/X04;1;X2Y14/D4;X2Y14/D4/X04;1;X5Y19/C3;X5Y19/C3/X04;1;X6Y16/C0;X6Y16/C0/X04;1;X2Y20/C5;X2Y20/C5/X08;1;X1Y20/D2;X1Y20/D2/S270;1;X6Y16/X08;X6Y16/X08/VCC;1;X6Y16/C4;X6Y16/C4/X08;1;X2Y20/C4;X2Y20/C4/X08;1;X1Y15/C3;X1Y15/C3/X04;1;X1Y21/X08;X1Y21/X08/VCC;1;X1Y21/C5;X1Y21/C5/X08;1;X2Y15/C3;X2Y15/C3/X04;1;X1Y20/D4;X1Y20/D4/X04;1;X3Y14/D1;X3Y14/D1/X08;1;X1Y20/C5;X1Y20/C5/S220;1;X1Y15/X04;X1Y15/X04/VCC;1;X1Y15/C0;X1Y15/C0/X04;1;X1Y20/C1;X1Y20/C1/X04;1;X3Y16/C1;X3Y16/C1/X04;1;X2Y20/C1;X2Y20/C1/X04;1;X2Y16/C0;X2Y16/C0/X04;1;X5Y19/X04;X5Y19/X04/VCC;1;X5Y19/C0;X5Y19/C0/X04;1;X3Y16/C0;X3Y16/C0/X04;1;X2Y14/D5;X2Y14/D5/X04;1;X2Y20/D3;X2Y20/D3/X08;1;X3Y15/C0;X3Y15/C0/X04;1;X2Y21/X04;X2Y21/X04/VCC;1;X2Y21/C2;X2Y21/C2/X04;1;X3Y14/D5;X3Y14/D5/X04;1;X2Y16/C4;X2Y16/C4/X08;1;X3Y16/X04;X3Y16/X04/VCC;1;X3Y16/C2;X3Y16/C2/X04;1;X2Y14/C0;X2Y14/C0/X04;1;X2Y14/C2;X2Y14/C2/X04;1;X6Y16/X04;X6Y16/X04/VCC;1;X6Y16/C1;X6Y16/C1/X04;1;X4Y14/X08;X4Y14/X08/VCC;1;X4Y14/D1;X4Y14/D1/X08;1;X2Y21/C4;X2Y21/C4/X08;1;X0Y0/W240;X0Y0/W240/VCC;1;X0Y0/C4;X0Y0/C4/E241;1;X4Y20/C0;X4Y20/C0/X04;1;X3Y20/D0;X3Y20/D0/X08;1;X2Y20/C3;X2Y20/C3/X04;1;X1Y16/C3;X1Y16/C3/X04;1;X5Y19/W220;X5Y19/W220/VCC;1;X5Y19/C2;X5Y19/C2/W220;1;X2Y15/C0;X2Y15/C0/X04;1;X2Y16/C2;X2Y16/C2/X04;1;X3Y21/C2;X3Y21/C2/X04;1;X2Y16/X08;X2Y16/X08/VCC;1;X2Y16/C5;X2Y16/C5/X08;1;X2Y14/C5;X2Y14/C5/X08;1;X5Y19/X08;X5Y19/X08/VCC;1;X5Y19/C4;X5Y19/C4/X08;1;X2Y20/D4;X2Y20/D4/X04;1;X2Y16/X04;X2Y16/X04/VCC;1;X2Y16/C3;X2Y16/C3/X04;1;X1Y20/S220;X1Y20/S220/VCC;1;X1Y20/C4;X1Y20/C4/S220;1;X4Y14/X04;X4Y14/X04/VCC;1;X4Y14/C1;X4Y14/C1/X04;1;X3Y14/C2;X3Y14/C2/X04;1;X2Y15/X04;X2Y15/X04/VCC;1;X2Y15/C2;X2Y15/C2/X04;1;X2Y14/D1;X2Y14/D1/X08;1;X2Y20/D0;X2Y20/D0/X08;1;X4Y20/C1;X4Y20/C1/X04;1;X2Y20/X08;X2Y20/X08/VCC;1;X2Y20/D2;X2Y20/D2/X08;1;X1Y16/C2;X1Y16/C2/X04;1;X5Y19/C1;X5Y19/C1/X04;1;X1Y20/S270;X1Y20/S270/VCC;1;X1Y20/D3;X1Y20/D3/S270;1;X2Y16/N220;X2Y16/N220/VCC;1;X2Y16/C1;X2Y16/C1/N220;1;X3Y21/X04;X3Y21/X04/VCC;1;X3Y21/C0;X3Y21/C0/X04;1;X3Y14/X08;X3Y14/X08/VCC;1;X3Y14/C4;X3Y14/C4/X08;1;X4Y20/C3;X4Y20/C3/X04;1;X3Y20/X08;X3Y20/X08/VCC;1;X3Y20/D1;X3Y20/D1/X08;1;X1Y21/X04;X1Y21/X04/VCC;1;X1Y21/C3;X1Y21/C3/X04;1;X2Y15/N220;X2Y15/N220/VCC;1;X2Y15/C1;X2Y15/C1/N220;1;X2Y21/X08;X2Y21/X08/VCC;1;X2Y21/C5;X2Y21/C5/X08;1;X3Y14/C1;X3Y14/C1/X04;1;X1Y20/X04;X1Y20/X04/VCC;1;X1Y20/C0;X1Y20/C0/X04;1;X4Y20/X04;X4Y20/X04/VCC;1;X4Y20/C2;X4Y20/C2/X04;1;X1Y15/C5;X1Y15/C5/X08;1;X3Y15/X04;X3Y15/X04/VCC;1;X3Y15/C2;X3Y15/C2/X04;1;X3Y14/E270;X3Y14/E270/VCC;1;X3Y14/D0;X3Y14/D0/E270;1;X2Y14/D3;X2Y14/D3/X08;1;X3Y14/S270;X3Y14/S270/VCC;1;X3Y14/D2;X3Y14/D2/S270;1;X2Y15/S220;X2Y15/S220/VCC;1;X2Y15/C5;X2Y15/C5/S220;1;X1Y15/X08;X1Y15/X08/VCC;1;X1Y15/C4;X1Y15/C4/X08;1;X1Y16/C4;X1Y16/C4/X08;1;X1Y16/X04;X1Y16/X04/VCC;1;X1Y16/C0;X1Y16/C0/X04;1;X3Y14/X04;X3Y14/X04/VCC;1;X3Y14/C0;X3Y14/C0/X04;1;X2Y14/X08;X2Y14/X08/VCC;1;X2Y14/D2;X2Y14/D2/X08;1;X3Y20/X04;X3Y20/X04/VCC;1;X3Y20/C0;X3Y20/C0/X04;1;X4Y20/S220;X4Y20/S220/VCC;1;X4Y20/C4;X4Y20/C4/S220;1;X2Y20/X04;X2Y20/X04/VCC;1;X2Y20/C0;X2Y20/C0/X04;1;X2Y14/X04;X2Y14/X04/VCC;1;X2Y14/C1;X2Y14/C1/X04;1;X0Y0/VCC;;1;X1Y16/X08;X1Y16/X08/VCC;1;X1Y16/C5;X1Y16/C5/X08;1"
          }
        },
        "lb1.clk_pin": {
          "hide_name": 0,
          "bits": [ 7609 ] ,
          "attributes": {
            "ROUTING": "X3Y22/CLK1;X3Y22/CLK1/GB00;5;X6Y20/CLK2;X6Y20/CLK2/GB00;5;X5Y21/CLK1;X5Y21/CLK1/GB00;5;X5Y20/CLK2;X5Y20/CLK2/GB00;5;X6Y22/CLK0;X6Y22/CLK0/GB00;5;X7Y22/GB00;X7Y22/GBO0/GT00;5;X6Y22/CLK1;X6Y22/CLK1/GB00;5;X4Y22/CLK0;X4Y22/CLK0/GB00;5;X3Y22/CLK2;X3Y22/CLK2/GB00;5;X3Y20/CLK2;X3Y20/CLK2/GB00;5;X4Y21/CLK2;X4Y21/CLK2/GB00;5;X1Y22/CLK1;X1Y22/CLK1/GB00;5;X3Y21/CLK2;X3Y21/CLK2/GB00;5;X2Y22/CLK0;X2Y22/CLK0/GB00;5;X2Y22/CLK2;X2Y22/CLK2/GB00;5;X2Y22/CLK1;X2Y22/CLK1/GB00;5;X1Y22/CLK0;X1Y22/CLK0/GB00;5;X1Y22/CLK2;X1Y22/CLK2/GB00;5;X3Y20/CLK1;X3Y20/CLK1/GB00;5;X3Y22/CLK0;X3Y22/CLK0/GB00;5;X4Y19/CLK0;X4Y19/CLK0/GB00;5;X4Y20/CLK1;X4Y20/CLK1/GB00;5;X5Y15/CLK1;X5Y15/CLK1/GB00;5;X3Y21/GB00;X3Y21/GBO0/GT00;5;X5Y21/CLK0;X5Y21/CLK0/GB00;5;X6Y17/CLK1;X6Y17/CLK1/GB00;5;X6Y19/GB00;X7Y19/GBO0/GT00;5;X6Y19/CLK2;X6Y19/CLK2/GB00;5;X4Y20/GB00;X3Y20/GBO0/GT00;5;X5Y20/CLK0;X5Y20/CLK0/GB00;5;X7Y17/GB00;X7Y17/GBO0/GT00;5;X6Y17/CLK2;X6Y17/CLK2/GB00;5;X6Y21/GB00;X7Y21/GBO0/GT00;5;X6Y21/CLK0;X6Y21/CLK0/GB00;5;X7Y28/GT00;X7Y19/GT00/SPINE16;5;X9Y20/GB00;X7Y20/GBO0/GT00;5;X6Y20/CLK1;X6Y20/CLK1/GB00;5;X4Y19/CLK1;X4Y19/CLK1/GB00;5;X5Y17/CLK1;X5Y17/CLK1/GB00;5;X5Y16/CLK1;X5Y16/CLK1/GB00;5;X4Y17/CLK2;X4Y17/CLK2/GB00;5;X2Y17/CLK2;X2Y17/CLK2/GB00;5;X3Y17/CLK2;X3Y17/CLK2/GB00;5;X3Y15/CLK2;X3Y15/CLK2/GB00;5;X1Y17/CLK0;X1Y17/CLK0/GB00;5;X4Y17/GB00;X3Y17/GBO0/GT00;5;X1Y17/CLK1;X1Y17/CLK1/GB00;5;X4Y16/CLK0;X4Y16/CLK0/GB00;5;X4Y16/CLK1;X4Y16/CLK1/GB00;5;X4Y15/CLK0;X4Y15/CLK0/GB00;5;X5Y16/CLK2;X5Y16/CLK2/GB00;5;X4Y16/GB00;X3Y16/GBO0/GT00;5;X5Y16/CLK0;X5Y16/CLK0/GB00;5;X1Y22/GB00;X3Y22/GBO0/GT00;5;X4Y22/CLK1;X4Y22/CLK1/GB00;5;X3Y14/GBO0;X3Y14/GBO0/GT00;5;X1Y14/CLK0;X1Y14/CLK0/GB00;5;X5Y15/GB00;X3Y15/GBO0/GT00;5;X5Y15/CLK0;X5Y15/CLK0/GB00;5;X2Y19/GB00;X3Y19/GBO0/GT00;5;X2Y19/CLK2;X2Y19/CLK2/GB00;5;X4Y23/CLK0;X4Y23/CLK0/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/PCLKR1;5;X3Y25/GT00;X3Y19/GT00/SPINE16;5;X2Y23/GB00;X3Y23/GBO0/GT00;5;X1Y23/CLK1;X1Y23/CLK1/GB00;5;X46Y16/F6;;5",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\modules\\uart\\uart.v:9.16-9.21",
            "hdlname": "lb1 uart1 clk_i"
          }
        },
        "clk_pin": {
          "hide_name": 0,
          "bits": [ 7602 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGADev\\LushayLearning\\2-UART\\top.v:6.11-6.18"
          }
        }
      }
    }
  }
}
