// SPDX-License-Identifier: GPL-2.0
/*
 * ADIS16475 IMU driver
 *
 * Copyright 2019 Analog Devices Inc.
 */
#include <asm/unaligned.h>
#include <linux/bitfield.h>
#include <linux/bitops.h>
#include <linux/clk.h>
#include <linux/debugfs.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/gpio/consumer.h>
#include <linux/kernel.h>
#include <linux/iio/buffer.h>
#include <linux/iio/iio.h>
#include <linux/iio/imu/adis.h>
#include <linux/iio/sysfs.h>
#include <linux/iio/trigger_consumer.h>
#include <linux/irq.h>
#include <linux/module.h>
#include <linux/spi/spi.h>

#define ADIS16475_REG_DIAG_STAT		0x02
#define ADIS16475_REG_X_GYRO_L		0x04
#define ADIS16475_REG_Y_GYRO_L		0x08
#define ADIS16475_REG_Z_GYRO_L		0x0C
#define ADIS16475_REG_X_ACCEL_L		0x10
#define ADIS16475_REG_Y_ACCEL_L		0x14
#define ADIS16475_REG_Z_ACCEL_L		0x18
#define ADIS16475_REG_TEMP_OUT		0x1c
#define ADIS16475_REG_X_GYRO_BIAS_L	0x40
#define ADIS16475_REG_Y_GYRO_BIAS_L	0x44
#define ADIS16475_REG_Z_GYRO_BIAS_L	0x48
#define ADIS16475_REG_X_ACCEL_BIAS_L	0x4c
#define ADIS16475_REG_Y_ACCEL_BIAS_L	0x50
#define ADIS16475_REG_Z_ACCEL_BIAS_L	0x54
#define ADIS16475_REG_FILT_CTRL		0x5c
#define ADIS16475_FILT_CTRL_MASK	GENMASK(2, 0)
#define ADIS16475_FILT_CTRL(x)		FIELD_PREP(ADIS16475_FILT_CTRL_MASK, x)
#define ADIS16475_REG_MSG_CTRL		0x60
#define ADIS16475_MSG_CTRL_DR_POL_MASK	BIT(0)
#define ADIS16475_MSG_CTRL_DR_POL(x) \
				FIELD_PREP(ADIS16475_MSG_CTRL_DR_POL_MASK, x)
#define ADIS16475_EXT_CLK_MASK		GENMASK(4, 2)
#define ADIS16475_EXT_CLK(x)		FIELD_PREP(ADIS16475_EXT_CLK_MASK, x)
#define ADIS16475_REG_UP_SCALE		0x62
#define ADIS16475_REG_DEC_RATE		0x64
#define ADIS16475_REG_GLOB_CMD		0x68
#define ADIS16475_REG_FIRM_REV		0x6c
#define ADIS16475_REG_FIRM_DM		0x6e
#define ADIS16475_REG_FIRM_Y		0x70
#define ADIS16475_REG_PROD_ID		0x72
#define ADIS16475_REG_SERIAL_NUM	0x74
#define ADIS16475_REG_FLASH_CNT		0x7c
#define ADIS16500_BURST32_MASK		BIT(9)
#define ADIS16500_BURST32(x)		FIELD_PREP(ADIS16500_BURST32_MASK, x)
/* number of data elements in burst mode */
#define ADIS16475_BURST_MAX_DATA	10
#define ADIS16475_MAX_SCAN_DATA		15

enum clk_mode {
	ADIS16475_CLK_DIRECT = 1,
	ADIS16475_CLK_SCALED,
	ADIS16475_CLK_OUTPUT,
	ADIS16475_CLK_PULSE = 5,
};

struct adis16475_clks {
	const char *name;
	enum clk_mode clk_mode;
	u16 min_rate;
	u16 max_rate;
};

struct adis16475_chip_info {
	const struct iio_chan_spec *channels;
	const struct adis16475_clks *clks;
	u32 num_channels;
	u32 gyro_max_val;
	u32 gyro_max_scale;
	u32 accel_max_val;
	u32 accel_max_scale;
	u32 temp_scale;
	u32 int_clk;
	u16 max_dec;
	u16 reset_ms;
	u16 self_test_ms;
	u8 num_clks;
	bool has_burst32;
};

struct adis16475 {
	const struct adis16475_chip_info *info;
	struct adis adis;
	u32 clk_freq;
	u32 cached_spi_speed_hz;
	bool burst32;
};

enum {
	ADIS16475_SCAN_GYRO_X,
	ADIS16475_SCAN_GYRO_Y,
	ADIS16475_SCAN_GYRO_Z,
	ADIS16475_SCAN_ACCEL_X,
	ADIS16475_SCAN_ACCEL_Y,
	ADIS16475_SCAN_ACCEL_Z,
	ADIS16475_SCAN_TEMP,
	ADIS16475_SCAN_DIAG_S_FLAGS,
	ADIS16475_SCAN_CRC_FAILURE,
};

#ifdef CONFIG_DEBUG_FS
static ssize_t adis16475_show_firmware_revision(struct file *file,
						char __user *userbuf,
						size_t count, loff_t *ppos)
{
	struct adis16475 *st = file->private_data;
	char buf[7];
	size_t len;
	u16 rev;
	int ret;

	ret = adis_read_reg_16(&st->adis, ADIS16475_REG_FIRM_REV, &rev);
	if (ret < 0)
		return ret;

	len = scnprintf(buf, sizeof(buf), "%x.%x\n", rev >> 8, rev & 0xff);

	return simple_read_from_buffer(userbuf, count, ppos, buf, len);
}

static const struct file_operations adis16475_firmware_revision_fops = {
	.open = simple_open,
	.read = adis16475_show_firmware_revision,
	.llseek = default_llseek,
	.owner = THIS_MODULE,
};

static ssize_t adis16475_show_firmware_date(struct file *file,
					    char __user *userbuf,
					    size_t count, loff_t *ppos)
{
	struct adis16475 *st = file->private_data;
	u16 md, year;
	char buf[12];
	size_t len;
	int ret;

	ret = adis_read_reg_16(&st->adis, ADIS16475_REG_FIRM_Y, &year);
	if (ret < 0)
		return ret;

	ret = adis_read_reg_16(&st->adis, ADIS16475_REG_FIRM_DM, &md);
	if (ret < 0)
		return ret;

	len = snprintf(buf, sizeof(buf), "%.2x-%.2x-%.4x\n", md >> 8, md & 0xff,
		       year);

	return simple_read_from_buffer(userbuf, count, ppos, buf, len);
}

static const struct file_operations adis16475_firmware_date_fops = {
	.open = simple_open,
	.read = adis16475_show_firmware_date,
	.llseek = default_llseek,
	.owner = THIS_MODULE,
};

static int adis16475_show_serial_number(void *arg, u64 *val)
{
	struct adis16475 *st = arg;
	u16 serial;
	int ret;

	ret = adis_read_reg_16(&st->adis, ADIS16475_REG_SERIAL_NUM, &serial);
	if (ret < 0)
		return ret;

	*val = serial;

	return 0;
}
DEFINE_SIMPLE_ATTRIBUTE(adis16475_serial_number_fops,
			adis16475_show_serial_number, NULL, "0x%.4llx\n");

static int adis16475_show_product_id(void *arg, u64 *val)
{
	struct adis16475 *st = arg;
	u16 prod_id;
	int ret;

	ret = adis_read_reg_16(&st->adis, ADIS16475_REG_PROD_ID, &prod_id);
	if (ret < 0)
		return ret;

	*val = prod_id;

	return 0;
}
DEFINE_SIMPLE_ATTRIBUTE(adis16475_product_id_fops,
			adis16475_show_product_id, NULL, "%llu\n");

static int adis16475_show_flash_count(void *arg, u64 *val)
{
	struct adis16475 *st = arg;
	u32 flash_count;
	int ret;

	ret = adis_read_reg_32(&st->adis, ADIS16475_REG_FLASH_CNT,
			       &flash_count);
	if (ret < 0)
		return ret;

	*val = flash_count;

	return 0;
}
DEFINE_SIMPLE_ATTRIBUTE(adis16475_flash_count_fops,
			adis16475_show_flash_count, NULL, "%lld\n");

static int adis16475_debugfs_init(struct iio_dev *indio_dev)
{
	struct adis16475 *st = iio_priv(indio_dev);

	debugfs_create_file("serial_number", 0400, indio_dev->debugfs_dentry,
			    st, &adis16475_serial_number_fops);
	debugfs_create_file("product_id", 0400, indio_dev->debugfs_dentry, st,
			    &adis16475_product_id_fops);
	debugfs_create_file("flash_count", 0400, indio_dev->debugfs_dentry, st,
			    &adis16475_flash_count_fops);
	debugfs_create_file("firmware_revision", 0400,
			    indio_dev->debugfs_dentry, st,
			    &adis16475_firmware_revision_fops);
	debugfs_create_file("firmware_date", 0400, indio_dev->debugfs_dentry,
			    st, &adis16475_firmware_date_fops);
	return 0;
}
#else
static int adis16475_debugfs_init(struct iio_dev *indio_dev)
{
	return 0;
}
#endif

static ssize_t adis16475_burst_mode_enable_get(struct device *dev,
					       struct device_attribute *attr,
					       char *buf)
{
	struct adis16475 *st = iio_priv(dev_to_iio_dev(dev));

	return sprintf(buf, "%d\n", st->adis.burst->en);
}

static ssize_t adis16475_burst_mode_enable_set(struct device *dev,
					       struct device_attribute *attr,
					       const char *buf, size_t len)
{
	struct adis16475 *st = iio_priv(dev_to_iio_dev(dev));
	bool val;
	int ret;

	ret = kstrtobool(buf, &val);
	if (ret)
		return ret;

	if (val)
		/* 1MHz max in burst mode */
		st->adis.spi->max_speed_hz = 1000000;
	else
		st->adis.spi->max_speed_hz = st->cached_spi_speed_hz;

	st->adis.burst->en = val;

	return len;
}

static IIO_DEVICE_ATTR(burst_mode_enable, 0644,
		       adis16475_burst_mode_enable_get,
		       adis16475_burst_mode_enable_set, 0);

static struct attribute *adis16475_attributes[] = {
	&iio_dev_attr_burst_mode_enable.dev_attr.attr,
	NULL,
};

static const struct attribute_group adis16495_attribute_group = {
	.attrs = adis16475_attributes,
};

static int adis16475_get_freq(struct adis16475 *st, u32 *freq)
{
	int ret;
	u16 dec;

	ret = adis_read_reg_16(&st->adis, ADIS16475_REG_DEC_RATE, &dec);
	if (ret)
		return -EINVAL;

	*freq = DIV_ROUND_CLOSEST(st->clk_freq, dec + 1);

	return 0;
}

static int adis16475_set_freq(struct adis16475 *st, const u32 freq)
{
	u16 dec;

	if (freq == 0 || freq > st->clk_freq)
		return -EINVAL;

	dec = DIV_ROUND_CLOSEST(st->clk_freq, freq);

	if (dec)
		dec--;

	if (dec > st->info->max_dec)
		dec = st->info->max_dec;

	return adis_write_reg_16(&st->adis, ADIS16475_REG_DEC_RATE, dec);
}

/* The values are approximated. */
static const u32 adis16475_3db_freqs[] = {
	[0] = 720, /* Filter disabled, full BW (~720Hz) */
	[1] = 360,
	[2] = 164,
	[3] = 80,
	[4] = 40,
	[5] = 20,
	[6] = 10,
	[7] = 10, /* not a valid setting */
};

static int adis16475_get_filter(struct adis16475 *st, u32 *filter)
{
	u16 filter_sz;
	int ret;
	const int mask = ADIS16475_FILT_CTRL_MASK;

	ret = adis_read_reg_16(&st->adis, ADIS16475_REG_FILT_CTRL, &filter_sz);
	if (ret)
		return ret;

	*filter = adis16475_3db_freqs[filter_sz & mask];

	return 0;
}

static int adis16475_set_filter(struct adis16475 *st, const u32 filter)
{
	int i;

	for (i = ARRAY_SIZE(adis16475_3db_freqs) - 1; i >= 1; i--) {
		if (adis16475_3db_freqs[i] >= filter)
			break;
	}

	return adis_write_reg_16(&st->adis, ADIS16475_REG_FILT_CTRL,
				 ADIS16475_FILT_CTRL(i));
}

static const u32 adis16475_calib_regs[] = {
	[ADIS16475_SCAN_GYRO_X] = ADIS16475_REG_X_GYRO_BIAS_L,
	[ADIS16475_SCAN_GYRO_Y] = ADIS16475_REG_Y_GYRO_BIAS_L,
	[ADIS16475_SCAN_GYRO_Z] = ADIS16475_REG_Z_GYRO_BIAS_L,
	[ADIS16475_SCAN_ACCEL_X] = ADIS16475_REG_X_ACCEL_BIAS_L,
	[ADIS16475_SCAN_ACCEL_Y] = ADIS16475_REG_Y_ACCEL_BIAS_L,
	[ADIS16475_SCAN_ACCEL_Z] = ADIS16475_REG_Z_ACCEL_BIAS_L,
};

static int adis16475_read_raw(struct iio_dev *indio_dev,
			      const struct iio_chan_spec *chan,
			      int *val, int *val2, long info)
{
	struct adis16475 *st = iio_priv(indio_dev);
	int ret;
	u32 tmp;

	switch (info) {
	case IIO_CHAN_INFO_RAW:
		return adis_single_conversion(indio_dev, chan, 0, val);
	case IIO_CHAN_INFO_SCALE:
		switch (chan->type) {
		case IIO_ANGL_VEL:
			*val = st->info->gyro_max_val;
			*val2 = st->info->gyro_max_scale;
			return IIO_VAL_FRACTIONAL;
		case IIO_ACCEL:
			*val = st->info->accel_max_val;
			*val2 = st->info->accel_max_scale;
			return IIO_VAL_FRACTIONAL;
		case IIO_TEMP:
			*val = st->info->temp_scale;
			return IIO_VAL_INT;
		default:
			return -EINVAL;
		}
	case IIO_CHAN_INFO_CALIBBIAS:
		ret = adis_read_reg_32(&st->adis,
				       adis16475_calib_regs[chan->scan_index],
				       val);
		if (ret)
			return ret;
		return IIO_VAL_INT;
	case IIO_CHAN_INFO_LOW_PASS_FILTER_3DB_FREQUENCY:
		ret = adis16475_get_filter(st, &tmp);
		break;
	case IIO_CHAN_INFO_SAMP_FREQ:
		ret = adis16475_get_freq(st, &tmp);
		break;
	default:
		return -EINVAL;
	}

	if (ret)
		return ret;

	*val = tmp / 1000;
	*val2 = (tmp % 1000) * 1000;

	return IIO_VAL_INT_PLUS_MICRO;
}

static int adis16475_write_raw(struct iio_dev *indio_dev,
			       const struct iio_chan_spec *chan,
			       int val, int val2, long info)
{
	struct adis16475 *st = iio_priv(indio_dev);
	u32 tmp;

	switch (info) {
	case IIO_CHAN_INFO_SAMP_FREQ:
		tmp = val * 1000 + val2 / 1000;
		return adis16475_set_freq(st, tmp);
	case IIO_CHAN_INFO_LOW_PASS_FILTER_3DB_FREQUENCY:
		tmp = val * 1000 + val2 / 1000;
		return adis16475_set_filter(st, tmp);
	case IIO_CHAN_INFO_CALIBBIAS:
		return adis_write_reg_32(&st->adis,
					 adis16475_calib_regs[chan->scan_index],
					 val);
	default:
		return -EINVAL;
	}
}

#define ADIS16475_MOD_CHAN(_type, _mod, _address, _si, _r_bits, _s_bits) \
	{ \
		.type = (_type), \
		.modified = 1, \
		.channel2 = (_mod), \
		.info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | \
			BIT(IIO_CHAN_INFO_CALIBBIAS), \
		.info_mask_shared_by_type = BIT(IIO_CHAN_INFO_SCALE), \
		.info_mask_shared_by_all = BIT(IIO_CHAN_INFO_SAMP_FREQ) | \
			BIT(IIO_CHAN_INFO_LOW_PASS_FILTER_3DB_FREQUENCY), \
		.address = (_address), \
		.scan_index = (_si), \
		.scan_type = { \
			.sign = 's', \
			.realbits = (_r_bits), \
			.storagebits = (_s_bits), \
			.endianness = IIO_BE, \
		}, \
	}

#define ADIS16475_GYRO_CHANNEL(_mod) \
	ADIS16475_MOD_CHAN(IIO_ANGL_VEL, IIO_MOD_ ## _mod, \
	ADIS16475_REG_ ## _mod ## _GYRO_L, ADIS16475_SCAN_GYRO_ ## _mod, 32, \
	32)

#define ADIS16475_ACCEL_CHANNEL(_mod) \
	ADIS16475_MOD_CHAN(IIO_ACCEL, IIO_MOD_ ## _mod, \
	ADIS16475_REG_ ## _mod ## _ACCEL_L, ADIS16475_SCAN_ACCEL_ ## _mod, 32, \
	32)

#define ADIS16475_TEMP_CHANNEL() { \
		.type = IIO_TEMP, \
		.indexed = 1, \
		.channel = 0, \
		.info_mask_separate = BIT(IIO_CHAN_INFO_RAW) | \
			BIT(IIO_CHAN_INFO_SCALE), \
		.info_mask_shared_by_all = BIT(IIO_CHAN_INFO_SAMP_FREQ) | \
			BIT(IIO_CHAN_INFO_LOW_PASS_FILTER_3DB_FREQUENCY), \
		.address = ADIS16475_REG_TEMP_OUT, \
		.scan_index = ADIS16475_SCAN_TEMP, \
		.scan_type = { \
			.sign = 's', \
			.realbits = 16, \
			.storagebits = 16, \
			.endianness = IIO_BE, \
		}, \
	}

#define ADIS16475_DIAG_FLAGS_CHANNEL() { \
		.type = IIO_FLAGS, \
		.indexed = 1, \
		.channel = 0, \
		.scan_index = ADIS16475_SCAN_DIAG_S_FLAGS, \
		.scan_type = { \
			.sign = 'u', \
			.realbits = 16, \
			.storagebits = 16, \
			.endianness = IIO_BE, \
		}, \
	}

#define ADIS16475_CRC_CHANNEL() { \
		.type = IIO_FLAGS, \
		.indexed = 1, \
		.channel = 1, \
		.scan_index = ADIS16475_SCAN_CRC_FAILURE, \
		.scan_type = { \
			.sign = 'u', \
			.realbits = 16, \
			.storagebits = 16, \
			.endianness = IIO_CPU, \
		}, \
		.extend_name = "crc", \
	}

static const struct iio_chan_spec adis16475_channels[] = {
	ADIS16475_GYRO_CHANNEL(X),
	ADIS16475_GYRO_CHANNEL(Y),
	ADIS16475_GYRO_CHANNEL(Z),
	ADIS16475_ACCEL_CHANNEL(X),
	ADIS16475_ACCEL_CHANNEL(Y),
	ADIS16475_ACCEL_CHANNEL(Z),
	ADIS16475_TEMP_CHANNEL(),
	ADIS16475_DIAG_FLAGS_CHANNEL(),
	ADIS16475_CRC_CHANNEL(),
	IIO_CHAN_SOFT_TIMESTAMP(9)
};

enum adis16475_variant {
	ADIS16475_1,
	ADIS16475_2,
	ADIS16475_3,
	ADIS16477_1,
	ADIS16477_2,
	ADIS16477_3,
	ADIS16500,
	ADIS16505_1,
	ADIS16505_2,
	ADIS16505_3,
	ADIS16507_1,
	ADIS16507_2,
};

static const struct adis16475_clks adis16475_ext_clks[] = {
	{ "sync", ADIS16475_CLK_OUTPUT, 1900, 2100 },
	{ "direct-sync", ADIS16475_CLK_DIRECT, 1900, 2100 },
	{ "scaled-sync", ADIS16475_CLK_SCALED, 1, 128 },
	{ "pulse-sync", ADIS16475_CLK_PULSE, 1000, 2100 },
};

static const struct adis16475_chip_info adis16475_chip_info[] = {
	[ADIS16475_1] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(160 << 16),
		.accel_max_val = 1,
		.accel_max_scale = IIO_M_S_2_TO_G(4000 << 16),
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 200,
		.self_test_ms = 20,
		.clks = adis16475_ext_clks,
		.num_clks = ARRAY_SIZE(adis16475_ext_clks),
	},
	[ADIS16475_2] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(40 << 16),
		.accel_max_val = 1,
		.accel_max_scale = IIO_M_S_2_TO_G(4000 << 16),
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 200,
		.self_test_ms = 20,
		.clks = adis16475_ext_clks,
		.num_clks = ARRAY_SIZE(adis16475_ext_clks),
	},
	[ADIS16475_3] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(10 << 16),
		.accel_max_val = 1,
		.accel_max_scale = IIO_M_S_2_TO_G(4000 << 16),
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 200,
		.self_test_ms = 20,
		.clks = adis16475_ext_clks,
		.num_clks = ARRAY_SIZE(adis16475_ext_clks),
	},
	[ADIS16477_1] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(160 << 16),
		.accel_max_val = 1,
		.accel_max_scale = IIO_M_S_2_TO_G(800 << 16),
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 200,
		.self_test_ms = 20,
		.clks = adis16475_ext_clks,
		.num_clks = ARRAY_SIZE(adis16475_ext_clks),
	},
	[ADIS16477_2] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(40 << 16),
		.accel_max_val = 1,
		.accel_max_scale = IIO_M_S_2_TO_G(800 << 16),
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 200,
		.self_test_ms = 20,
		.clks = adis16475_ext_clks,
		.num_clks = ARRAY_SIZE(adis16475_ext_clks),
	},
	[ADIS16477_3] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(10 << 16),
		.accel_max_val = 1,
		.accel_max_scale = IIO_M_S_2_TO_G(800 << 16),
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 200,
		.self_test_ms = 20,
		.clks = adis16475_ext_clks,
		.num_clks = ARRAY_SIZE(adis16475_ext_clks),
	},
	[ADIS16500] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(10 << 16),
		.accel_max_val = 392,
		.accel_max_scale = 32000 << 16,
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 260,
		.self_test_ms = 30,
		.clks = adis16475_ext_clks,
		/* pulse sync not supported */
		.num_clks = ARRAY_SIZE(adis16475_ext_clks) - 1,
		.has_burst32 = true,
	},
	[ADIS16505_1] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(160 << 16),
		.accel_max_val = 78,
		.accel_max_scale = 32000 << 16,
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 260,
		.self_test_ms = 30,
		.clks = adis16475_ext_clks,
		/* pulse sync not supported */
		.num_clks = ARRAY_SIZE(adis16475_ext_clks) - 1,
		.has_burst32 = true
	},
	[ADIS16505_2] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(40 << 16),
		.accel_max_val = 78,
		.accel_max_scale = 32000 << 16,
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 260,
		.self_test_ms = 30,
		.clks = adis16475_ext_clks,
		/* pulse sync not supported */
		.num_clks = ARRAY_SIZE(adis16475_ext_clks) - 1,
		.has_burst32 = true
	},
	[ADIS16505_3] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(10 << 16),
		.accel_max_val = 78,
		.accel_max_scale = 32000 << 16,
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 260,
		.self_test_ms = 30,
		.clks = adis16475_ext_clks,
		/* pulse sync not supported */
		.num_clks = ARRAY_SIZE(adis16475_ext_clks) - 1,
		.has_burst32 = true
	},
	[ADIS16507_1] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(160 << 16),
		.accel_max_val = 392,
		.accel_max_scale = 32000 << 16,
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 260,
		.self_test_ms = 30,
		.clks = adis16475_ext_clks,
		/* pulse sync not supported */
		.num_clks = ARRAY_SIZE(adis16475_ext_clks) - 1,
		.has_burst32 = true
	},
	[ADIS16507_2] = {
		.num_channels = ARRAY_SIZE(adis16475_channels),
		.channels = adis16475_channels,
		.gyro_max_val = 1,
		.gyro_max_scale = IIO_RAD_TO_DEGREE(40 << 16),
		.accel_max_val = 392,
		.accel_max_scale = 32000 << 16,
		.temp_scale = 100,
		.int_clk = 2000,
		.max_dec = 1999,
		.reset_ms = 260,
		.self_test_ms = 30,
		.clks = adis16475_ext_clks,
		/* pulse sync not supported */
		.num_clks = ARRAY_SIZE(adis16475_ext_clks) - 1,
		.has_burst32 = true
	},
};

static const struct iio_info adis16475_info = {
	.read_raw = &adis16475_read_raw,
	.write_raw = &adis16475_write_raw,
	.update_scan_mode = adis_update_scan_mode,
	.attrs = &adis16495_attribute_group,
	.debugfs_reg_access = adis_debugfs_reg_access,
};

static int adis16475_enable_irq(struct adis *adis, bool enable)
{
	/*
	 * There is no way to gate the data-ready signal internally inside the
	 * ADIS16475. We can only control it's polarity...
	 */
	if (enable)
		enable_irq(adis->spi->irq);
	else
		disable_irq(adis->spi->irq);

	return 0;
}

enum {
	ADIS16475_DIAG_STAT_DATA_PATH = 1,
	ADIS16475_DIAG_STAT_FLASH_MEM,
	ADIS16475_DIAG_STAT_SPI,
	ADIS16475_DIAG_STAT_STANDBY,
	ADIS16475_DIAG_STAT_SENSOR,
	ADIS16475_DIAG_STAT_MEMORY,
	ADIS16475_DIAG_STAT_CLK,
};

static const char * const adis16475_status_error_msgs[] = {
	[ADIS16475_DIAG_STAT_DATA_PATH] = "Data Path Overrun",
	[ADIS16475_DIAG_STAT_FLASH_MEM] = "Flash memory update failure",
	[ADIS16475_DIAG_STAT_SPI] = "SPI communication error",
	[ADIS16475_DIAG_STAT_STANDBY] = "Standby mode",
	[ADIS16475_DIAG_STAT_SENSOR] = "Sensor failure",
	[ADIS16475_DIAG_STAT_MEMORY] = "Memory failure",
	[ADIS16475_DIAG_STAT_CLK] = "Clock error",
};

static struct adis_burst adis16475_burst = {
	.en = true,
	.reg_cmd = ADIS16475_REG_GLOB_CMD,
	/*
	 * adis_update_scan_mode_burst() sets the burst length in respect with
	 * the number of channels and allocates 16 bits for each. However,
	 * adis1647x devices also need space for DIAG_STAT, DATA_CNTR or
	 * TIME_STAMP (depending on the clock mode but for us these bytes are
	 * don't care...) and CRC.
	 */
	.extra_len = 3 * sizeof(u16),
	.read_delay = 5,
	.write_delay = 5,
};

static const struct adis_data adis16475_data = {
	.msc_ctrl_reg = ADIS16475_REG_MSG_CTRL,
	.glob_cmd_reg = ADIS16475_REG_GLOB_CMD,
	.diag_stat_reg = ADIS16475_REG_DIAG_STAT,

	.cs_change_delay = 16,
	.read_delay = 5,
	.write_delay = 5,

	.status_error_msgs = adis16475_status_error_msgs,
	.status_error_mask = BIT(ADIS16475_DIAG_STAT_DATA_PATH) |
		BIT(ADIS16475_DIAG_STAT_FLASH_MEM) |
		BIT(ADIS16475_DIAG_STAT_SPI) |
		BIT(ADIS16475_DIAG_STAT_STANDBY) |
		BIT(ADIS16475_DIAG_STAT_SENSOR) |
		BIT(ADIS16475_DIAG_STAT_MEMORY) |
		BIT(ADIS16475_DIAG_STAT_CLK),

	.enable_irq = adis16475_enable_irq
};

static u16 adis16475_validate_crc(const u8 *buffer, const u16 crc,
				  const bool burst32)
{
	int i;
	u16 __crc = 0;
	/* extra 6 elements for low gyro and accel */
	const u16 sz = burst32 ? ADIS16475_BURST_MAX_DATA + 6 :
		ADIS16475_BURST_MAX_DATA;

	for (i = 0; i < sz * 2 - 2; i++)
		__crc += buffer[i];

	return (__crc != crc);
}

static irqreturn_t adis16475_trigger_handler(int irq, void *p)
{
	struct iio_poll_func *pf = p;
	struct iio_dev *indio_dev = pf->indio_dev;
	struct adis16475 *st = iio_priv(indio_dev);
	struct adis *adis = &st->adis;
	int ret, bit, i = 0;
	u16 crc, data[ADIS16475_MAX_SCAN_DATA], *buffer, crc_res;
	/* offset until the first element after gyro and accel */
	const u8 offset = st->burst32 ? 13 : 7;

	ret = spi_sync(adis->spi, &adis->msg);
	if (ret)
		return ret;

	buffer = (u16 *)adis->buffer;

	if (!(adis->burst && adis->burst->en))
		goto push_to_buffers;

	/* We always validate the crc to at least print a message */
	crc = get_unaligned_be16(&buffer[offset + 2]);
	crc_res = adis16475_validate_crc((u8 *)adis->buffer, crc,
					 st->burst32);
	if (crc_res)
		dev_err(&adis->spi->dev, "Invalid crc\n");

	for_each_set_bit(bit, indio_dev->active_scan_mask,
			 indio_dev->masklength) {
		/*
		 * When burst mode is used, system flags is the first data
		 * channel in the sequence, but the scan index is 7.
		 */
		switch (bit) {
		case ADIS16475_SCAN_TEMP:
			data[i++] = get_unaligned(&buffer[offset]);
			break;
		case ADIS16475_SCAN_DIAG_S_FLAGS:
			data[i++] = get_unaligned(&buffer[0]);
			break;
		case ADIS16475_SCAN_CRC_FAILURE:
			data[i++] = crc_res;
			break;
		case ADIS16475_SCAN_GYRO_X ... ADIS16475_SCAN_ACCEL_Z:
			/*
			 * The first 2 bytes on the received data are the
			 * DIAG_STAT reg, hence the +1 offset here...
			 */
			if (st->burst32) {
				/* upper 16 */
				data[i++] = get_unaligned(&buffer[bit * 2 + 2]);
				/* lower 16 */
				data[i++] = get_unaligned(&buffer[bit * 2 + 1]);
			} else {
				data[i++] = get_unaligned(&buffer[bit + 1]);
				/* lower not used */
				data[i++] = 0;
			}
			break;
		}
	}

	buffer = data;

push_to_buffers:
	iio_push_to_buffers_with_timestamp(indio_dev, buffer, pf->timestamp);
	iio_trigger_notify_done(indio_dev->trig);

	return IRQ_HANDLED;
}

static void adis16475_disable_clk(void *data)
{
	clk_disable_unprepare((struct clk *)data);
}

static int adis16475_config_ext_clk(struct adis16475 *st)
{
	int ret;
	int i;
	struct device *dev = &st->adis.spi->dev;
	const struct adis16475_clks *ext_clks = st->info->clks;

	for (i = 0; i < st->info->num_clks; i++) {
		u16 mode;
		struct clk *clk = devm_clk_get(dev, ext_clks[i].name);

		if (IS_ERR(clk) && PTR_ERR(clk) != -ENOENT)
			return PTR_ERR(clk);
		else if (IS_ERR(clk))
			continue;

		ret = clk_prepare_enable(clk);
		if (ret)
			return ret;

		ret = devm_add_action_or_reset(dev, adis16475_disable_clk, clk);
		if (ret)
			return ret;

		st->clk_freq = clk_get_rate(clk);
		if (st->clk_freq < ext_clks[i].min_rate ||
		    st->clk_freq > ext_clks[i].max_rate) {
			dev_err(dev,
				"Clk rate:%u not in a valid range:[%u %u]\n",
				st->clk_freq, ext_clks[i].min_rate,
				ext_clks[i].max_rate);
			return -EINVAL;
		}

		if (ext_clks[i].clk_mode == ADIS16475_CLK_SCALED) {
			u16 up_scale;
			u32 scaled_out_freq = 0;
			/*
			 * If we are in scaled mode, we must have an up_scale.
			 * In scaled mode the allowable input clock range is
			 * 1 Hz to 128 Hz, and the allowable output range is
			 * 1900 to 2100 Hz. Hence, a scale must be given to
			 * get the allowable output.
			 */
			device_property_read_u32(dev, "adi,scaled-output-hz",
						 &scaled_out_freq);

			if (scaled_out_freq < 1900 || scaled_out_freq > 2100) {
				dev_err(dev,
					"Invalid value:%u for adi,scaled-output-hz",
					scaled_out_freq);
				return -EINVAL;
			}

			up_scale = DIV_ROUND_CLOSEST(scaled_out_freq,
						     st->clk_freq);

			ret = __adis_write_reg_16(&st->adis, ADIS16475_CLK_SCALED,
						  up_scale);
			if (ret)
				return ret;

			st->clk_freq = scaled_out_freq;
		}

		/* set clk mode */
		ret = __adis_read_reg_16(&st->adis, ADIS16475_REG_MSG_CTRL,
					 &mode);
		if (ret)
			return ret;

		/*
		 * Keep in mind that the mask for the clk modes in adis1650*
		 * chips is different (1100 instead of 11100). However, we
		 * are not configuring BIT(4) in these chips and the default
		 * value is 0, so we are fine in doing the below operations.
		 * I'm keeping this for simplicity and avoiding extra variables
		 * in chip_info.
		 */
		mode &= ~ADIS16475_EXT_CLK_MASK;
		mode |= ADIS16475_EXT_CLK(ext_clks[i].clk_mode);

		ret = __adis_write_reg_16(&st->adis, ADIS16475_REG_MSG_CTRL,
					  mode);
		if (ret)
			return ret;

		break;
	}

	if (i == st->info->num_clks)
		/* internal clk */
		st->clk_freq = st->info->int_clk;

	st->clk_freq *= 1000;

	return 0;
}

static int adis16475_config_irq_pin(struct adis16475 *st)
{
	int ret;
	struct irq_data *desc;
	u32 irq_type;
	u16 val;
	u8 polarity;
	struct spi_device *spi = st->adis.spi;

	desc = irq_get_irq_data(spi->irq);
	if (!desc) {
		dev_err(&spi->dev, "Could not find IRQ %d\n", spi->irq);
		return -EINVAL;
	}
	/*
	 * It is possible to configure the data ready polarity. Furthermore, we
	 * need to update the adis struct if we want data ready as active low.
	 */
	irq_type = irqd_get_trigger_type(desc);
	if (irq_type == IRQF_TRIGGER_RISING) {
		polarity = 1;
	} else if (irq_type == IRQF_TRIGGER_FALLING) {
		polarity = 0;
		st->adis.irq_mask = IRQF_TRIGGER_FALLING;
	} else {
		dev_err(&spi->dev, "Invalid interrupt type 0x%x specified\n",
			irq_type);
		return -EINVAL;
	}

	ret = __adis_read_reg_16(&st->adis, ADIS16475_REG_MSG_CTRL, &val);
	if (ret)
		return ret;

	val &= ~ADIS16475_MSG_CTRL_DR_POL_MASK;
	val |= ADIS16475_MSG_CTRL_DR_POL(polarity);

	ret = __adis_write_reg_16(&st->adis, ADIS16475_REG_MSG_CTRL, val);
	if (ret)
		return ret;
	/*
	 * There is a delay writing to any bits written to the MSC_CTRL
	 * register. It should not be bigger than 200us, so 250 should be more
	 * than enough!
	 */
	usleep_range(250, 260);

	return 0;
}

static int adis16475_burst_config(struct adis16475 *st)
{
	const u16 burst32 = ADIS16500_BURST32(1);
	int ret;

	st->burst32 = device_property_read_bool(&st->adis.spi->dev,
						"adi,burst32-enable");
	if (!st->burst32)
		goto burst16;

	if (!st->info->has_burst32) {
		dev_err(&st->adis.spi->dev, "%s does not support burst32 mode\n",
			spi_get_device_id(st->adis.spi)->name);
		return -EINVAL;
	}

	ret = __adis_update_bits(&st->adis, ADIS16475_REG_MSG_CTRL,
				 ADIS16500_BURST32_MASK, burst32);
	if (ret)
		return ret;

	usleep_range(250, 260);
	/*
	 * In 32bit mode we need extra 2 bytes for all gyro and accel
	 * channels.
	 */
	adis16475_burst.extra_len += 6 * sizeof(u16);
burst16:
	st->adis.burst = &adis16475_burst;
	/* it's enabled by default so spi max speed needs to be 1MHz */
	st->cached_spi_speed_hz = st->adis.spi->max_speed_hz;
	st->adis.spi->max_speed_hz = 1000000;

	return 0;
}

static int adis16475_check_state(struct iio_dev *indio_dev)
{
	int ret;
	struct adis16475 *st = iio_priv(indio_dev);
	u16 prod_id;
	u32 device_id;

	ret = __adis_reset(&st->adis);
	if (ret)
		return ret;

	msleep(st->info->reset_ms);
	ret = __adis_write_reg_16(&st->adis, ADIS16475_REG_GLOB_CMD, BIT(2));
	if (ret)
		return ret;

	msleep(st->info->self_test_ms);
	ret = __adis_check_status(&st->adis);
	if (ret)
		return ret;

	ret = __adis_read_reg_16(&st->adis, ADIS16475_REG_PROD_ID, &prod_id);
	if (ret)
		return ret;

	ret = sscanf(indio_dev->name, "adis%u", &device_id);
	if (ret != 1)
		return ret;

	if (device_id != prod_id)
		dev_warn(&st->adis.spi->dev,
			 "Device ID(%u) and product ID(%u) do not match.",
			device_id, prod_id);

	return 0;
}

static int adis16475_probe(struct spi_device *spi)
{
	struct iio_dev *indio_dev;
	struct adis16475 *st;
	struct gpio_desc *desc;
	const struct spi_device_id *id = spi_get_device_id(spi);
	int ret;

	indio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*st));
	if (!indio_dev)
		return -ENOMEM;

	st = iio_priv(indio_dev);
	st->info = &adis16475_chip_info[id->driver_data];
	spi_set_drvdata(spi, indio_dev);

	ret = adis_init(&st->adis, indio_dev, spi, &adis16475_data);
	if (ret)
		return ret;

	/* make sure that the device is not in reset (if applicable) */
	desc = devm_gpiod_get_optional(&spi->dev, "reset", GPIOD_OUT_LOW);
	if (IS_ERR(desc))
		return PTR_ERR(desc);

	indio_dev->dev.parent = &spi->dev;
	indio_dev->name = id->name;
	indio_dev->channels = st->info->channels;
	indio_dev->num_channels = st->info->num_channels;
	indio_dev->info = &adis16475_info;
	indio_dev->modes = INDIO_DIRECT_MODE;

	ret = adis16475_check_state(indio_dev);
	if (ret)
		return ret;

	ret = adis16475_burst_config(st);
	if (ret)
		return ret;

	ret = adis16475_config_irq_pin(st);
	if (ret)
		return ret;

	ret = adis16475_config_ext_clk(st);
	if (ret)
		return ret;

	ret = devm_adis_setup_buffer_and_trigger(&st->adis, indio_dev,
						 adis16475_trigger_handler);
	if (ret)
		return ret;

	adis16475_enable_irq(&st->adis, false);

	ret = devm_iio_device_register(&spi->dev, indio_dev);
	if (ret)
		return ret;

	adis16475_debugfs_init(indio_dev);

	return 0;
}

static const struct spi_device_id adis16475_ids[] = {
	/* Identical to adis16477-3 */
	{ "adis16470", ADIS16477_3 },
	{ "adis16475-1", ADIS16475_1 },
	{ "adis16475-2", ADIS16475_2 },
	{ "adis16475-3", ADIS16475_3 },
	{ "adis16477-1", ADIS16477_1 },
	{ "adis16477-2", ADIS16477_2 },
	{ "adis16477-3", ADIS16477_3 },
	/* This devices are identical to adis16475 in terms of chip_info */
	{ "adis16465-1", ADIS16475_1 },
	{ "adis16465-2", ADIS16475_2 },
	{ "adis16465-3", ADIS16475_3 },
	/* This devices are identical to adis16477 in terms of chip_info */
	{ "adis16467-1", ADIS16477_1 },
	{ "adis16467-2", ADIS16477_2 },
	{ "adis16467-3", ADIS16477_3 },
	{ "adis16500", ADIS16500 },
	{ "adis16505-1", ADIS16505_1 },
	{ "adis16505-2", ADIS16505_2 },
	{ "adis16505-3", ADIS16505_3 },
	{ "adis16507-1", ADIS16507_1 },
	{ "adis16507-2", ADIS16507_2 },
	/* Identical to adis16500 */
	{ "adis16507-3", ADIS16500 },
	{ }
};
MODULE_DEVICE_TABLE(spi, adis16475_ids);

static const struct of_device_id adis16475_of_match[] = {
	{ .compatible = "adi,adis16470" },
	{ .compatible = "adi,adis16475-1" },
	{ .compatible = "adi,adis16475-2" },
	{ .compatible = "adi,adis16475-3" },
	{ .compatible = "adi,adis16477-1" },
	{ .compatible = "adi,adis16477-2" },
	{ .compatible = "adi,adis16477-3" },
	{ .compatible = "adi,adis16465-1" },
	{ .compatible = "adi,adis16465-2" },
	{ .compatible = "adi,adis16465-3" },
	{ .compatible = "adi,adis16467-1" },
	{ .compatible = "adi,adis16467-2" },
	{ .compatible = "adi,adis16467-3" },
	{ .compatible = "adi,adis16500" },
	{ .compatible = "adi,adis16505-1" },
	{ .compatible = "adi,adis16505-2" },
	{ .compatible = "adi,adis16505-3" },
	{ .compatible = "adi,adis16507-1" },
	{ .compatible = "adi,adis16507-2" },
	{ .compatible = "adi,adis16507-3" },
	{ },
};
MODULE_DEVICE_TABLE(of, adis16475_of_match);

static struct spi_driver adis16475_driver = {
	.driver = {
		.name = "adis16475",
		.of_match_table = adis16475_of_match,
	},
	.id_table = adis16475_ids,
	.probe = adis16475_probe,
};
module_spi_driver(adis16475_driver);

MODULE_AUTHOR("Nuno Sa <nuno.sa@analog.com>");
MODULE_DESCRIPTION("Analog Devices ADIS16475 IMU driver");
MODULE_LICENSE("GPL");
