

================================================================
== Vitis HLS Report for 'rayTriangleIntersect'
================================================================
* Date:           Sun May  2 18:23:10 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        Lab3B_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25344|    25344|  0.253 ms|  0.253 ms|  25345|  25345|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                          |                                                               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_240                  |rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1                  |        5|        5|  50.000 ns|  50.000 ns|      5|      5|       no|
        |grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_250  |rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3  |    18963|    18963|   0.190 ms|   0.190 ms|  18963|  18963|       no|
        |grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272                    |rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP                    |     6363|     6363|  63.630 us|  63.630 us|   6363|   6363|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%intersectIndex_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %intersectIndex_offset"   --->   Operation 20 'read' 'intersectIndex_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%P3_DRAM_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %P3_DRAM_offset"   --->   Operation 21 'read' 'P3_DRAM_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%P2_DRAM_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %P2_DRAM_offset"   --->   Operation 22 'read' 'P2_DRAM_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (1.00ns)   --->   "%P1_DRAM_offset_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %P1_DRAM_offset"   --->   Operation 23 'read' 'P1_DRAM_offset_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%dir_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %dir_DRAM"   --->   Operation 24 'read' 'dir_DRAM_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_V_loc = alloca i64 1"   --->   Operation 25 'alloca' 't_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%intersectIndex_BRAM_loc = alloca i64 1"   --->   Operation 26 'alloca' 'intersectIndex_BRAM_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_5_loc = alloca i64 1"   --->   Operation 27 'alloca' 'r_V_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_V_loc = alloca i64 1"   --->   Operation 28 'alloca' 'r_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_2_loc = alloca i64 1"   --->   Operation 29 'alloca' 'r_V_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.35ns)   --->   "%P1_V_0 = alloca i64 1" [raytriangleintersect.cpp:50]   --->   Operation 30 'alloca' 'P1_V_0' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 31 [1/1] (1.35ns)   --->   "%P1_V_1 = alloca i64 1" [raytriangleintersect.cpp:50]   --->   Operation 31 'alloca' 'P1_V_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 32 [1/1] (1.35ns)   --->   "%P1_V_2 = alloca i64 1" [raytriangleintersect.cpp:50]   --->   Operation 32 'alloca' 'P1_V_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 33 [1/1] (1.35ns)   --->   "%P2_V_0 = alloca i64 1" [raytriangleintersect.cpp:51]   --->   Operation 33 'alloca' 'P2_V_0' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%P2_V_1 = alloca i64 1" [raytriangleintersect.cpp:51]   --->   Operation 34 'alloca' 'P2_V_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "%P2_V_2 = alloca i64 1" [raytriangleintersect.cpp:51]   --->   Operation 35 'alloca' 'P2_V_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%P3_V_0 = alloca i64 1" [raytriangleintersect.cpp:52]   --->   Operation 36 'alloca' 'P3_V_0' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%P3_V_1 = alloca i64 1" [raytriangleintersect.cpp:52]   --->   Operation 37 'alloca' 'P3_V_1' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 38 [1/1] (1.35ns)   --->   "%P3_V_2 = alloca i64 1" [raytriangleintersect.cpp:52]   --->   Operation 38 'alloca' 'P3_V_2' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %dir_DRAM_read, i32 2, i32 63" [raytriangleintersect.cpp:15]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %P1_DRAM_offset_read, i32 2, i32 63" [raytriangleintersect.cpp:20]   --->   Operation 40 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln20_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %P2_DRAM_offset_read, i32 2, i32 63" [raytriangleintersect.cpp:20]   --->   Operation 41 'partselect' 'trunc_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln20_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %P3_DRAM_offset_read, i32 2, i32 63" [raytriangleintersect.cpp:20]   --->   Operation 42 'partselect' 'trunc_ln20_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %intersectIndex_offset_read, i32 2, i32 63" [raytriangleintersect.cpp:143]   --->   Operation 43 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln143 = sext i62 %trunc_ln2" [raytriangleintersect.cpp:143]   --->   Operation 44 'sext' 'sext_ln143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%intersectIndex_addr = getelementptr i32 %intersectIndex, i64 %sext_ln143" [raytriangleintersect.cpp:143]   --->   Operation 45 'getelementptr' 'intersectIndex_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i62 %trunc_ln" [raytriangleintersect.cpp:15]   --->   Operation 46 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%dir_addr = getelementptr i32 %dir, i64 %sext_ln15" [raytriangleintersect.cpp:15]   --->   Operation 47 'getelementptr' 'dir_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i62 %trunc_ln1" [raytriangleintersect.cpp:20]   --->   Operation 49 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%P1_DRAM_addr = getelementptr i32 %P1_DRAM, i64 %sext_ln20" [raytriangleintersect.cpp:20]   --->   Operation 50 'getelementptr' 'P1_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [7/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 51 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i62 %trunc_ln20_1" [raytriangleintersect.cpp:20]   --->   Operation 52 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%P2_DRAM_addr = getelementptr i32 %P2_DRAM, i64 %sext_ln20_1" [raytriangleintersect.cpp:20]   --->   Operation 53 'getelementptr' 'P2_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [7/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 54 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln20_2 = sext i62 %trunc_ln20_2" [raytriangleintersect.cpp:20]   --->   Operation 55 'sext' 'sext_ln20_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%P3_DRAM_addr = getelementptr i32 %P3_DRAM, i64 %sext_ln20_2" [raytriangleintersect.cpp:20]   --->   Operation 56 'getelementptr' 'P3_DRAM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [7/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 57 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 58 [1/1] (7.30ns)   --->   "%empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %intersectIndex_addr, i32 2" [raytriangleintersect.cpp:143]   --->   Operation 58 'writereq' 'empty_32' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 59 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 59 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 60 [6/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 60 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 61 [6/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 61 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 62 [6/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 62 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 63 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 63 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 64 [5/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 64 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 65 [5/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 65 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 66 [5/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 66 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 67 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 67 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 68 [4/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 68 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 69 [4/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 69 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 70 [4/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 70 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 71 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 72 [3/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 72 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 73 [3/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 73 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 74 [3/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 74 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 75 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 76 [2/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 76 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 77 [2/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 77 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 78 [2/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 78 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %dir_addr, i32 3" [raytriangleintersect.cpp:15]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 80 [1/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P1_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 80 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 81 [1/7] (7.30ns)   --->   "%empty_30 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P2_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 81 'readreq' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 82 [1/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %P3_DRAM_addr, i32 18960" [raytriangleintersect.cpp:20]   --->   Operation 82 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 83 [2/2] (0.00ns)   --->   "%call_ln15 = call void @rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1, i32 %dir, i62 %trunc_ln, i32 %r_V_2_loc, i32 %r_V_loc, i32 %r_V_5_loc" [raytriangleintersect.cpp:15]   --->   Operation 83 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 84 [2/2] (0.00ns)   --->   "%call_ln20 = call void @rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, i32 %P3_DRAM, i62 %trunc_ln20_2, i32 %P2_DRAM, i62 %trunc_ln20_1, i32 %P1_DRAM, i62 %trunc_ln1, i32 %P1_V_0, i32 %P2_V_0, i32 %P3_V_0, i32 %P1_V_1, i32 %P2_V_1, i32 %P3_V_1, i32 %P1_V_2, i32 %P2_V_2, i32 %P3_V_2" [raytriangleintersect.cpp:20]   --->   Operation 84 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.00>
ST_10 : Operation 85 [1/2] (1.00ns)   --->   "%call_ln15 = call void @rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1, i32 %dir, i62 %trunc_ln, i32 %r_V_2_loc, i32 %r_V_loc, i32 %r_V_5_loc" [raytriangleintersect.cpp:15]   --->   Operation 85 'call' 'call_ln15' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln20 = call void @rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3, i32 %P3_DRAM, i62 %trunc_ln20_2, i32 %P2_DRAM, i62 %trunc_ln20_1, i32 %P1_DRAM, i62 %trunc_ln1, i32 %P1_V_0, i32 %P2_V_0, i32 %P3_V_0, i32 %P1_V_1, i32 %P2_V_1, i32 %P3_V_1, i32 %P1_V_2, i32 %P2_V_2, i32 %P3_V_2" [raytriangleintersect.cpp:20]   --->   Operation 86 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%r_V_2_loc_load = load i32 %r_V_2_loc"   --->   Operation 87 'load' 'r_V_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%r_V_loc_load = load i32 %r_V_loc"   --->   Operation 88 'load' 'r_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%r_V_5_loc_load = load i32 %r_V_5_loc"   --->   Operation 89 'load' 'r_V_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 90 [2/2] (0.00ns)   --->   "%call_ln0 = call void @rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP, i32 %r_V_5_loc_load, i32 %r_V_loc_load, i32 %r_V_2_loc_load, i32 %P2_V_0, i32 %P1_V_0, i32 %P2_V_1, i32 %P1_V_1, i32 %P2_V_2, i32 %P1_V_2, i32 %P3_V_0, i32 %P3_V_1, i32 %P3_V_2, i16 %intersectIndex_BRAM_loc, i32 %t_V_loc"   --->   Operation 90 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 91 [1/2] (0.00ns)   --->   "%call_ln0 = call void @rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP, i32 %r_V_5_loc_load, i32 %r_V_loc_load, i32 %r_V_2_loc_load, i32 %P2_V_0, i32 %P1_V_0, i32 %P2_V_1, i32 %P1_V_1, i32 %P2_V_2, i32 %P1_V_2, i32 %P3_V_0, i32 %P3_V_1, i32 %P3_V_2, i16 %intersectIndex_BRAM_loc, i32 %t_V_loc"   --->   Operation 91 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%intersectIndex_BRAM_loc_load = load i16 %intersectIndex_BRAM_loc"   --->   Operation 92 'load' 'intersectIndex_BRAM_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %intersectIndex_BRAM_loc_load, i16 0"   --->   Operation 93 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %intersectIndex_addr, i32 %shl_ln, i4 15" [raytriangleintersect.cpp:143]   --->   Operation 94 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 95 [1/1] (0.00ns)   --->   "%t_V_loc_load = load i32 %t_V_loc"   --->   Operation 95 'load' 't_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 96 [1/1] (7.30ns)   --->   "%write_ln143 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %intersectIndex_addr, i32 %t_V_loc_load, i4 15" [raytriangleintersect.cpp:143]   --->   Operation 96 'write' 'write_ln143' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 97 [5/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 97 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 98 [4/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 98 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 99 [3/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 99 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 100 [2/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 100 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 101 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7"   --->   Operation 101 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dir, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 3, void @empty_5, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 103 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dir"   --->   Operation 103 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P1_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_12, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 104 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 105 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %P1_DRAM"   --->   Operation 105 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P2_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_10, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 106 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 107 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %P2_DRAM"   --->   Operation 107 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %P3_DRAM, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 18960, void @empty_16, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %P3_DRAM"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %intersectIndex, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 64, void @empty, void @empty_6, void @empty_4, i32 16, i32 16, i32 16, i32 16, void @empty_4, void @empty_4"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %intersectIndex"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dir_DRAM, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dir_DRAM, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P1_DRAM_offset, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P1_DRAM_offset, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P2_DRAM_offset, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P2_DRAM_offset, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P3_DRAM_offset, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %P3_DRAM_offset, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %intersectIndex_offset, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %intersectIndex_offset, void @empty_19, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_18"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 123 [1/5] (7.30ns)   --->   "%empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %intersectIndex_addr" [raytriangleintersect.cpp:143]   --->   Operation 123 'writeresp' 'empty_33' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln143 = ret" [raytriangleintersect.cpp:143]   --->   Operation 124 'ret' 'ret_ln143' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dir]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ P1_DRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ P2_DRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ P3_DRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ intersectIndex]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dir_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P1_DRAM_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P2_DRAM_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ P3_DRAM_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ intersectIndex_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
intersectIndex_offset_read   (read          ) [ 00000000000000000000]
P3_DRAM_offset_read          (read          ) [ 00000000000000000000]
P2_DRAM_offset_read          (read          ) [ 00000000000000000000]
P1_DRAM_offset_read          (read          ) [ 00000000000000000000]
dir_DRAM_read                (read          ) [ 00000000000000000000]
t_V_loc                      (alloca        ) [ 00111111111111100000]
intersectIndex_BRAM_loc      (alloca        ) [ 00111111111111000000]
r_V_5_loc                    (alloca        ) [ 00111111111100000000]
r_V_loc                      (alloca        ) [ 00111111111100000000]
r_V_2_loc                    (alloca        ) [ 00111111111100000000]
P1_V_0                       (alloca        ) [ 00111111111110000000]
P1_V_1                       (alloca        ) [ 00111111111110000000]
P1_V_2                       (alloca        ) [ 00111111111110000000]
P2_V_0                       (alloca        ) [ 00111111111110000000]
P2_V_1                       (alloca        ) [ 00111111111110000000]
P2_V_2                       (alloca        ) [ 00111111111110000000]
P3_V_0                       (alloca        ) [ 00111111111110000000]
P3_V_1                       (alloca        ) [ 00111111111110000000]
P3_V_2                       (alloca        ) [ 00111111111110000000]
trunc_ln                     (partselect    ) [ 00111111111000000000]
trunc_ln1                    (partselect    ) [ 00111111111000000000]
trunc_ln20_1                 (partselect    ) [ 00111111111000000000]
trunc_ln20_2                 (partselect    ) [ 00111111111000000000]
trunc_ln2                    (partselect    ) [ 00000000000000000000]
sext_ln143                   (sext          ) [ 00000000000000000000]
intersectIndex_addr          (getelementptr ) [ 00111111111111111111]
sext_ln15                    (sext          ) [ 00000000000000000000]
dir_addr                     (getelementptr ) [ 00011111100000000000]
sext_ln20                    (sext          ) [ 00000000000000000000]
P1_DRAM_addr                 (getelementptr ) [ 00011111100000000000]
sext_ln20_1                  (sext          ) [ 00000000000000000000]
P2_DRAM_addr                 (getelementptr ) [ 00011111100000000000]
sext_ln20_2                  (sext          ) [ 00000000000000000000]
P3_DRAM_addr                 (getelementptr ) [ 00011111100000000000]
empty_32                     (writereq      ) [ 00000000000000000000]
empty                        (readreq       ) [ 00000000000000000000]
empty_29                     (readreq       ) [ 00000000000000000000]
empty_30                     (readreq       ) [ 00000000000000000000]
empty_31                     (readreq       ) [ 00000000000000000000]
call_ln15                    (call          ) [ 00000000000000000000]
call_ln20                    (call          ) [ 00000000000000000000]
r_V_2_loc_load               (load          ) [ 00000000000010000000]
r_V_loc_load                 (load          ) [ 00000000000010000000]
r_V_5_loc_load               (load          ) [ 00000000000010000000]
call_ln0                     (call          ) [ 00000000000000000000]
intersectIndex_BRAM_loc_load (load          ) [ 00000000000000000000]
shl_ln                       (bitconcatenate) [ 00000000000000000000]
write_ln143                  (write         ) [ 00000000000000000000]
t_V_loc_load                 (load          ) [ 00000000000000000000]
write_ln143                  (write         ) [ 00000000000000000000]
spectopmodule_ln0            (spectopmodule ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specbitsmap_ln0              (specbitsmap   ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
specinterface_ln0            (specinterface ) [ 00000000000000000000]
empty_33                     (writeresp     ) [ 00000000000000000000]
ret_ln143                    (ret           ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dir">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dir"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="P1_DRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P1_DRAM"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="P2_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P2_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="P3_DRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P3_DRAM"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="intersectIndex">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intersectIndex"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dir_DRAM">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dir_DRAM"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="P1_DRAM_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P1_DRAM_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="P2_DRAM_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P2_DRAM_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="P3_DRAM_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="P3_DRAM_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="intersectIndex_offset">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intersectIndex_offset"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="t_V_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="intersectIndex_BRAM_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="intersectIndex_BRAM_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_V_5_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_V_5_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="r_V_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_V_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_V_2_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_V_2_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="P1_V_0_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="P1_V_0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="P1_V_1_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="P1_V_1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="P1_V_2_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="P1_V_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="P2_V_0_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="P2_V_0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="P2_V_1_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="P2_V_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="P2_V_2_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="P2_V_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="P3_V_0_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="P3_V_0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="P3_V_1_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="P3_V_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="P3_V_2_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="P3_V_2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="intersectIndex_offset_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="64" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="intersectIndex_offset_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="P3_DRAM_offset_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P3_DRAM_offset_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="P2_DRAM_offset_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="64" slack="0"/>
<pin id="172" dir="0" index="1" bw="64" slack="0"/>
<pin id="173" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P2_DRAM_offset_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="P1_DRAM_offset_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="0"/>
<pin id="179" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="P1_DRAM_offset_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="dir_DRAM_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="0"/>
<pin id="185" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dir_DRAM_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_readreq_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="3" slack="0"/>
<pin id="192" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_readreq_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="16" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_29/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_readreq_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_30/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_readreq_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="16" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_31/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_writeresp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_32/2 empty_33/15 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln143_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="12"/>
<pin id="226" dir="0" index="2" bw="32" slack="0"/>
<pin id="227" dir="0" index="3" bw="1" slack="0"/>
<pin id="228" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/13 "/>
</bind>
</comp>

<comp id="231" class="1004" name="write_ln143_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="13"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="0" index="3" bw="1" slack="0"/>
<pin id="236" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln143/14 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="62" slack="8"/>
<pin id="244" dir="0" index="3" bw="32" slack="8"/>
<pin id="245" dir="0" index="4" bw="32" slack="8"/>
<pin id="246" dir="0" index="5" bw="32" slack="8"/>
<pin id="247" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/9 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="62" slack="8"/>
<pin id="254" dir="0" index="3" bw="32" slack="0"/>
<pin id="255" dir="0" index="4" bw="62" slack="8"/>
<pin id="256" dir="0" index="5" bw="32" slack="0"/>
<pin id="257" dir="0" index="6" bw="62" slack="8"/>
<pin id="258" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="267" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/9 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="0" index="3" bw="32" slack="0"/>
<pin id="277" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="13" bw="16" slack="10"/>
<pin id="287" dir="0" index="14" bw="32" slack="10"/>
<pin id="288" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="62" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="3" slack="0"/>
<pin id="294" dir="0" index="3" bw="7" slack="0"/>
<pin id="295" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="62" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="0" index="3" bw="7" slack="0"/>
<pin id="305" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln20_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="62" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="0" index="2" bw="3" slack="0"/>
<pin id="314" dir="0" index="3" bw="7" slack="0"/>
<pin id="315" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln20_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="62" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="0" index="3" bw="7" slack="0"/>
<pin id="325" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20_2/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="62" slack="0"/>
<pin id="332" dir="0" index="1" bw="64" slack="0"/>
<pin id="333" dir="0" index="2" bw="3" slack="0"/>
<pin id="334" dir="0" index="3" bw="7" slack="0"/>
<pin id="335" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sext_ln143_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="62" slack="0"/>
<pin id="342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln143/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="intersectIndex_addr_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="62" slack="0"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="intersectIndex_addr/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln15_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="62" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln15/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="dir_addr_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="0" index="1" bw="62" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dir_addr/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln20_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="62" slack="1"/>
<pin id="362" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="P1_DRAM_addr_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="62" slack="0"/>
<pin id="366" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P1_DRAM_addr/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln20_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="62" slack="1"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="P2_DRAM_addr_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="62" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P2_DRAM_addr/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln20_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="62" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="P3_DRAM_addr_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="62" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="P3_DRAM_addr/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="r_V_2_loc_load_load_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="10"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_2_loc_load/11 "/>
</bind>
</comp>

<comp id="394" class="1004" name="r_V_loc_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="10"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_loc_load/11 "/>
</bind>
</comp>

<comp id="398" class="1004" name="r_V_5_loc_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="10"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V_5_loc_load/11 "/>
</bind>
</comp>

<comp id="402" class="1004" name="intersectIndex_BRAM_loc_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="12"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="intersectIndex_BRAM_loc_load/13 "/>
</bind>
</comp>

<comp id="405" class="1004" name="shl_ln_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="16" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/13 "/>
</bind>
</comp>

<comp id="414" class="1004" name="t_V_loc_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="13"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_loc_load/14 "/>
</bind>
</comp>

<comp id="418" class="1005" name="t_V_loc_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="10"/>
<pin id="420" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="t_V_loc "/>
</bind>
</comp>

<comp id="424" class="1005" name="intersectIndex_BRAM_loc_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="10"/>
<pin id="426" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="intersectIndex_BRAM_loc "/>
</bind>
</comp>

<comp id="430" class="1005" name="r_V_5_loc_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="8"/>
<pin id="432" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="r_V_5_loc "/>
</bind>
</comp>

<comp id="436" class="1005" name="r_V_loc_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="8"/>
<pin id="438" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="r_V_loc "/>
</bind>
</comp>

<comp id="442" class="1005" name="r_V_2_loc_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="8"/>
<pin id="444" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="r_V_2_loc "/>
</bind>
</comp>

<comp id="448" class="1005" name="trunc_ln_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="62" slack="1"/>
<pin id="450" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="454" class="1005" name="trunc_ln1_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="62" slack="1"/>
<pin id="456" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="trunc_ln20_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="62" slack="1"/>
<pin id="462" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20_1 "/>
</bind>
</comp>

<comp id="466" class="1005" name="trunc_ln20_2_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="62" slack="1"/>
<pin id="468" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20_2 "/>
</bind>
</comp>

<comp id="472" class="1005" name="intersectIndex_addr_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="intersectIndex_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="dir_addr_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dir_addr "/>
</bind>
</comp>

<comp id="484" class="1005" name="P1_DRAM_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P1_DRAM_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="P2_DRAM_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="1"/>
<pin id="491" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P2_DRAM_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="P3_DRAM_addr_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="P3_DRAM_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="20" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="14" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="20" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="34" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="237"><net_src comp="48" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="50" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="268"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="271"><net_src comp="2" pin="0"/><net_sink comp="250" pin=5"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="296"><net_src comp="24" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="182" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="26" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="24" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="176" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="170" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="326"><net_src comp="24" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="164" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="26" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="158" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="343"><net_src comp="330" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="8" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="357"><net_src comp="0" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="353" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="367"><net_src comp="2" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="363" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="377"><net_src comp="4" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="379"><net_src comp="373" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="387"><net_src comp="6" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="383" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="272" pin=3"/></net>

<net id="397"><net_src comp="394" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="410"><net_src comp="44" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="46" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="413"><net_src comp="405" pin="3"/><net_sink comp="223" pin=2"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="421"><net_src comp="102" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="272" pin=14"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="427"><net_src comp="106" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="272" pin=13"/></net>

<net id="429"><net_src comp="424" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="433"><net_src comp="110" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="240" pin=5"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="439"><net_src comp="114" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="240" pin=4"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="445"><net_src comp="118" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="240" pin=3"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="451"><net_src comp="290" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="457"><net_src comp="300" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="459"><net_src comp="454" pin="1"/><net_sink comp="250" pin=6"/></net>

<net id="463"><net_src comp="310" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="469"><net_src comp="320" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="471"><net_src comp="466" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="475"><net_src comp="344" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="482"><net_src comp="353" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="487"><net_src comp="363" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="492"><net_src comp="373" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="497"><net_src comp="383" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="209" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: intersectIndex | {2 13 14 15 16 17 18 19 }
 - Input state : 
	Port: rayTriangleIntersect : dir | {2 3 4 5 6 7 8 9 10 }
	Port: rayTriangleIntersect : P1_DRAM | {2 3 4 5 6 7 8 9 10 }
	Port: rayTriangleIntersect : P2_DRAM | {2 3 4 5 6 7 8 9 10 }
	Port: rayTriangleIntersect : P3_DRAM | {2 3 4 5 6 7 8 9 10 }
	Port: rayTriangleIntersect : dir_DRAM | {1 }
	Port: rayTriangleIntersect : P1_DRAM_offset | {1 }
	Port: rayTriangleIntersect : P2_DRAM_offset | {1 }
	Port: rayTriangleIntersect : P3_DRAM_offset | {1 }
	Port: rayTriangleIntersect : intersectIndex_offset | {1 }
  - Chain level:
	State 1
		sext_ln143 : 1
		intersectIndex_addr : 2
	State 2
		dir_addr : 1
		empty : 2
		P1_DRAM_addr : 1
		empty_29 : 2
		P2_DRAM_addr : 1
		empty_30 : 2
		P3_DRAM_addr : 1
		empty_31 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		call_ln0 : 1
	State 12
	State 13
		shl_ln : 1
		write_ln143 : 2
	State 14
		write_ln143 : 1
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_240         |    0    |    0    |   132   |    17   |
|   call   | grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_250 |    0    |    0    |   319   |    86   |
|          |          grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272          |    81   |   4.89  |   4254  |   4100  |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                  intersectIndex_offset_read_read_fu_158                  |    0    |    0    |    0    |    0    |
|          |                      P3_DRAM_offset_read_read_fu_164                     |    0    |    0    |    0    |    0    |
|   read   |                      P2_DRAM_offset_read_read_fu_170                     |    0    |    0    |    0    |    0    |
|          |                      P1_DRAM_offset_read_read_fu_176                     |    0    |    0    |    0    |    0    |
|          |                         dir_DRAM_read_read_fu_182                        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            grp_readreq_fu_188                            |    0    |    0    |    0    |    0    |
|  readreq |                            grp_readreq_fu_195                            |    0    |    0    |    0    |    0    |
|          |                            grp_readreq_fu_202                            |    0    |    0    |    0    |    0    |
|          |                            grp_readreq_fu_209                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                           grp_writeresp_fu_216                           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|   write  |                         write_ln143_write_fu_223                         |    0    |    0    |    0    |    0    |
|          |                         write_ln143_write_fu_231                         |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              trunc_ln_fu_290                             |    0    |    0    |    0    |    0    |
|          |                             trunc_ln1_fu_300                             |    0    |    0    |    0    |    0    |
|partselect|                            trunc_ln20_1_fu_310                           |    0    |    0    |    0    |    0    |
|          |                            trunc_ln20_2_fu_320                           |    0    |    0    |    0    |    0    |
|          |                             trunc_ln2_fu_330                             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             sext_ln143_fu_340                            |    0    |    0    |    0    |    0    |
|          |                             sext_ln15_fu_350                             |    0    |    0    |    0    |    0    |
|   sext   |                             sext_ln20_fu_360                             |    0    |    0    |    0    |    0    |
|          |                            sext_ln20_1_fu_370                            |    0    |    0    |    0    |    0    |
|          |                            sext_ln20_2_fu_380                            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                               shl_ln_fu_405                              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                          |    81   |   4.89  |   4705  |   4203  |
|----------|--------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
|P1_V_0|   14   |    0   |    0   |    0   |
|P1_V_1|   14   |    0   |    0   |    0   |
|P1_V_2|   14   |    0   |    0   |    0   |
|P2_V_0|   14   |    0   |    0   |    0   |
|P2_V_1|   14   |    0   |    0   |    0   |
|P2_V_2|   14   |    0   |    0   |    0   |
|P3_V_0|   14   |    0   |    0   |    0   |
|P3_V_1|   14   |    0   |    0   |    0   |
|P3_V_2|   14   |    0   |    0   |    0   |
+------+--------+--------+--------+--------+
| Total|   126  |    0   |    0   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      P1_DRAM_addr_reg_484     |   32   |
|      P2_DRAM_addr_reg_489     |   32   |
|      P3_DRAM_addr_reg_494     |   32   |
|        dir_addr_reg_479       |   32   |
|intersectIndex_BRAM_loc_reg_424|   16   |
|  intersectIndex_addr_reg_472  |   32   |
|       r_V_2_loc_reg_442       |   32   |
|       r_V_5_loc_reg_430       |   32   |
|        r_V_loc_reg_436        |   32   |
|        t_V_loc_reg_418        |   32   |
|       trunc_ln1_reg_454       |   62   |
|      trunc_ln20_1_reg_460     |   62   |
|      trunc_ln20_2_reg_466     |   62   |
|        trunc_ln_reg_448       |   62   |
+-------------------------------+--------+
|             Total             |   552  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_188  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_195  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_202  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_209  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_216 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   258  ||  2.445  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   81   |    4   |  4705  |  4203  |    -   |
|   Memory  |   126  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   552  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   126  |   81   |    7   |  5257  |  4239  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
