Fitter report for PCIe_CV
Sun Oct 29 14:55:55 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Receiver Channel
 17. Transmitter Channel
 18. Transmitter PLL
 19. Transceiver Reconfiguration Report
 20. Optimized GXB Elements
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Oct 29 14:55:55 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; PCIe_CV                                     ;
; Top-level Entity Name           ; PCIe_CV                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC7C7F23C8                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 2,457 / 56,480 ( 4 % )                      ;
; Total registers                 ; 4073                                        ;
; Total pins                      ; 19 / 268 ( 7 % )                            ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 61,280 / 7,024,640 ( < 1 % )                ;
; Total RAM Blocks                ; 29 / 686 ( 4 % )                            ;
; Total DSP Blocks                ; 0 / 156 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 4 / 6 ( 67 % )                              ;
; Total HSSI PMA RX Deserializers ; 4 / 6 ( 67 % )                              ;
; Total HSSI TX PCSs              ; 4 / 6 ( 67 % )                              ;
; Total HSSI PMA TX Serializers   ; 4 / 6 ( 67 % )                              ;
; Total PLLs                      ; 5 / 13 ( 38 % )                             ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC7C7F23C8                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.9%      ;
;     Processor 3            ;   7.3%      ;
;     Processor 4            ;   7.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Action     ; Operation                                         ; Reason                     ; Node Port    ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Destination Port ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout~CLKENA0                                                                                                                                                                                                                    ; Created    ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; refclk~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                                                                                                                         ; Created    ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; refclk~input~FITTER_INSERTEDCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created    ; Placement                                         ; Fitter Periphery Placement ;              ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_aux~O_ATB0OUT                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_aux~O_ATB0OUT                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_aux~O_ATB0OUT                                                          ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.atb0outtopllaux             ; Merged     ; Placement                                         ; Fitter Periphery Placement ; ATB0OUT      ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux~O_ATB0OUT                                                                    ; ATB0OUT          ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].avmm_readdata[0]                                                                ; Merged     ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                          ; AVMMREADDATA     ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].avmm_readdata[0]                                                                ; Merged     ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                          ; AVMMREADDATA     ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[0]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[7]                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[7]~DUPLICATE                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[10]                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[10]~DUPLICATE                                                                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[2]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[2]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[4]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[4]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[8]                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[8]~DUPLICATE                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[0]                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[0]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[1]                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|testbus_sel[1]~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[1]                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[6]                                                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|reg_arb_req                                                                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|reg_arb_req~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[2]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[2]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[3]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_inc[3]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[0]                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[0]~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[0]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[0]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[1]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[3]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[3]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[1]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[2]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[2]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[3]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[3]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[0]                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[0]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|did_dprio                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|did_dprio~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ignore_solid[2]                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|ignore_solid[2]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CAL_PD_WR~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_READ                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_READ~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.IDLE                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.IDLE~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_RD                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_RD~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TEST_INPUT                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.TEST_INPUT~DUPLICATE                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[0]                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[0]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[2]                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[2]~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[3]                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[3]~DUPLICATE                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|req_and_use_mutex                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|req_and_use_mutex~DUPLICATE                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.000000                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.000000~DUPLICATE                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ACQUIRE_PMUTEX_STATE                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ACQUIRE_PMUTEX_STATE~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_PHY_ADDR_STATE                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_PHY_ADDR_STATE~DUPLICATE                                                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_PMUTEX_STATE                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_PMUTEX_STATE~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CONTROL_STATE                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CONTROL_STATE~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_DATA_STATE                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.RELEASE_OC_CALEN_DATA_STATE~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WAIT_FOR_NEXT_STATE                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WAIT_FOR_NEXT_STATE~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DATA_STATE                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DATA_STATE~DUPLICATE                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|exits_r                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|exits_r~DUPLICATE                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|g_exit_detectquiet.cnt_dect_quiet_low[6]                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|g_exit_detectquiet.cnt_dect_quiet_low[6]~DUPLICATE                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[0]                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|rsnt_cntn[0]~DUPLICATE                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_digital_rst_n_val ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_rx.r_rx_digital_rst_n_val~DUPLICATE ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_tx.r_tx_rst_ovr           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|gen_rstctl_reg_tx.r_tx_rst_ovr~DUPLICATE           ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[0]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[0]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[2]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[2]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[3]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[3]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[4]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[4]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[5]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[5]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[6]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[6]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[7]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[7]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[8]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[8]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[9]                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[9]~DUPLICATE                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[14]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[14]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[16]                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[16]~DUPLICATE                                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[10]                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[12]                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[16]                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[21]                                                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[5]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[5]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_ACK                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_ACK~DUPLICATE                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_FIRST                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_READ_FIRST~DUPLICATE                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_WRITE_ACK                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_WRITE_ACK~DUPLICATE                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|cra_address_reg[2]                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|cra_address_reg[2]~DUPLICATE                                                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[18]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[18]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[21]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[21]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[23]                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[23]~DUPLICATE                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|p2a_mb_rupts[2]                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|p2a_mb_rupts[2]~DUPLICATE                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[1]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[2]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[2]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[4]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|CplDesc_o[4]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[4]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[5]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|bar_dec_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|barhit_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_tag_reg[0]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_tag_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[0]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[2]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[4]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[5]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[6]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[7]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[24]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[25]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[25]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[34]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[34]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[35]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[35]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[40]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[40]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[42]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[42]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[75]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[75]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[2]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[3]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[4]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[7]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[9]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_modlen_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[11]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[11]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[2]                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|usedw_is_0_dff                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|usedw_is_0_dff~DUPLICATE                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[0]                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[0]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[3]                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[3]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[4]                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[4]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[6]                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[6]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[7]                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[7]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[9]                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[9]~DUPLICATE                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[10]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[10]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[0]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[1]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[2]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|hol_cntr[2]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[0]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[1]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[2]                                                                                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[2]~DUPLICATE                                                                                                                                                                                                                                                                     ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[1]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[2]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rxcpl_state[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrVld_o                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|PciAddrVld_o~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|AdTrAddr2_q1                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|AdTrAddr2_q1~DUPLICATE                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[3]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[5]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[9]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[10]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[22]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[22]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[24]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cmdfifo_addr_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[2]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[2]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[4]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[9]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_remain_bytes_reg[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fifo_valid_reg                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fifo_valid_reg~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|np_header_avail_reg                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|np_header_avail_reg~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[1]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[2]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[3]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[4]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[6]                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_ok_reg                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_ok_reg~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pld_clk_inuse_reg2                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pld_clk_inuse_reg2~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[0]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[1]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[3]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|pulse_width_cntr[3]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_hgb:wr_ptr|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|empty_dff                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|skip_cons_reload_sreg                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|skip_cons_reload_sreg~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[2]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[2]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[3]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[3]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[5]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[5]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[6]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[6]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[7]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[7]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[10]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[10]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[12]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[12]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[13]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[13]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[15]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[15]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[17]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[17]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_STREAM                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|txrp_state.TXRP_STREAM~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[1]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[5]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[6]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[7]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[8]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[1]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[1]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[3]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[5]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[7]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[8]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[15]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[15]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[16]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[16]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[17]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[17]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[23]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[23]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[24]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[24]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[29]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[29]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[30]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[31]                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[31]~DUPLICATE                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rdsize_sel_reg[0]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rdsize_sel_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[0]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[0]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[3]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[3]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[4]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[5]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[5]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[6]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[6]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[9]                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[9]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[10]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[10]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[11]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[11]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[12]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|tag_cntr[0]                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|tag_cntr[0]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[4]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[4]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[5]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[5]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[6]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[6]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[7]                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[7]~DUPLICATE                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[2]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[5]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|bytes_to_RCB_reg[5]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[4]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[7]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[8]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[9]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[10]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[11]                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[5]                                                                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|last_bytes_sent_reg[5]~DUPLICATE                                                                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[6]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[6]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[7]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[7]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[8]                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[8]~DUPLICATE                                                                                                                                                                                                                                                           ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[0]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[3]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[3]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[4]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[6]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[6]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[9]                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[11]                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|remain_bytes_reg[11]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[5]                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[5]~DUPLICATE                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[11]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[11]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[12]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[12]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[13]                                                                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[13]~DUPLICATE                                                                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[2]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[5]                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|empty_dff                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|empty_dff~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_tg7:usedw_counter|counter_reg_bit[3]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[5]                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_vg7:usedw_counter|counter_reg_bit[5]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|cfgctl_add_reg[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|cfgctl_add_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_addr_reg[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_addr_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_addr_reg[48]                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_addr_reg[48]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_addr_reg[51]                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_addr_reg[51]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_data_reg[10]                                                                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|msi_data_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][109]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][111]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][114]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|burstcount_register_lint[6]                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|burstcount_register_lint[6]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|end_begintransfer                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|data_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][108]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[5]                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[5]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[8]                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[8]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                                                                                                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]~DUPLICATE                                                                                                                                                                                                                              ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|av_readdata_pre[10]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|av_readdata_pre[18]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|av_readdata_pre[22]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|av_readdata_pre[29]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|address_reg[2]                                                                                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|address_reg[2]~DUPLICATE                                                                                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|byte_cnt_reg[4]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|byte_cnt_reg[7]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|byte_cnt_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|byte_cnt_reg[8]                                                                                                                                                                                                                                                                               ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|byte_cnt_reg[8]~DUPLICATE                                                                                                                                                                                                                                                                               ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|mem[0][38]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                                                                                                                                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]                                                                                                                                                                                                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]~DUPLICATE                                                                                                                                                                                                             ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                                                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]~DUPLICATE                                                                                                                                                                                                      ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]                                                                                                                                                                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]~DUPLICATE                                                                                                                                                                                                     ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                                                                ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                                                                                                ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                  ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar4_agent|hold_waitrequest                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar4_agent|hold_waitrequest~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[4]                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[4]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[6]                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[6]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[9]                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[9]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|burstcount_register_lint[4]                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|burstcount_register_lint[4]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|burstcount_register_lint[5]                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|burstcount_register_lint[5]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|burstcount_register_lint[8]                                                                                                                                                                                                                                                                            ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|burstcount_register_lint[8]~DUPLICATE                                                                                                                                                                                                                                                                            ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|end_beginbursttransfer                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|end_beginbursttransfer~DUPLICATE                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                                                                                                                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]~DUPLICATE                                                                                                                                                                                                                                         ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[9]~DUPLICATE                                                                                                                                                                                                                                                                                           ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[11]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[17]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[20]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[24]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[27]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|av_readdata_pre[30]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;              ;                ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+--------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 8575 ) ; 0.00 % ( 0 / 8575 )        ; 0.00 % ( 0 / 8575 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 8575 ) ; 0.00 % ( 0 / 8575 )        ; 0.00 % ( 0 / 8575 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 8473 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 102 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Jeff/Documents/Jeff/Verilog/output_files/PCIe_CV.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2,457 / 56,480        ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 2,457                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3,115 / 56,480        ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 1,052                 ;       ;
;         [b] ALMs used for LUT logic                         ; 1,252                 ;       ;
;         [c] ALMs used for registers                         ; 811                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 688 / 56,480          ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 30 / 56,480           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 13                    ;       ;
;         [c] Due to LAB input limits                         ; 17                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 437 / 5,648           ; 8 %   ;
;     -- Logic LABs                                           ; 437                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,024                 ;       ;
;     -- 7 input functions                                    ; 29                    ;       ;
;     -- 6 input functions                                    ; 637                   ;       ;
;     -- 5 input functions                                    ; 764                   ;       ;
;     -- 4 input functions                                    ; 925                   ;       ;
;     -- <=3 input functions                                  ; 1,669                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 879                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 4,073                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 3,725 / 112,960       ; 3 %   ;
;         -- Secondary logic registers                        ; 348 / 112,960         ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 3,768                 ;       ;
;         -- Routing optimization registers                   ; 305                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 19 / 268              ; 7 %   ;
;     -- Clock pins                                           ; 1 / 11                ; 9 %   ;
;     -- Dedicated input pins                                 ; 8 / 23                ; 35 %  ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 29 / 686              ; 4 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 61,280 / 7,024,640    ; < 1 % ;
; Total block memory implementation bits                      ; 296,960 / 7,024,640   ; 4 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 156               ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 7                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 88                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 120               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 120               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 1 / 1                 ; 100 % ;
; Standard RX PCSs                                            ; 4 / 6                 ; 67 %  ;
; HSSI PMA RX Deserializers                                   ; 4 / 6                 ; 67 %  ;
; Standard TX PCSs                                            ; 4 / 6                 ; 67 %  ;
; HSSI PMA TX Serializers                                     ; 4 / 6                 ; 67 %  ;
; Channel PLLs                                                ; 5 / 6                 ; 83 %  ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 2.3% / 2.4% / 2.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 29.6% / 31.2% / 24.8% ;       ;
; Maximum fan-out                                             ; 3075                  ;       ;
; Highest non-global fan-out                                  ; 1476                  ;       ;
; Total fan-out                                               ; 33884                 ;       ;
; Average fan-out                                             ; 3.72                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                           ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 2457 / 56480 ( 4 % )   ; 0 / 56480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 2457                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 3115 / 56480 ( 6 % )   ; 0 / 56480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1052                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 1252                   ; 0                              ;
;         [c] ALMs used for registers                         ; 811                    ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 688 / 56480 ( 1 % )    ; 0 / 56480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 30 / 56480 ( < 1 % )   ; 0 / 56480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 13                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 17                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ;
;                                                             ;                        ;                                ;
; Total LABs:  partially or completely used                   ; 437 / 5648 ( 8 % )     ; 0 / 5648 ( 0 % )               ;
;     -- Logic LABs                                           ; 437                    ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Combinational ALUT usage for logic                          ; 4024                   ; 0                              ;
;     -- 7 input functions                                    ; 29                     ; 0                              ;
;     -- 6 input functions                                    ; 637                    ; 0                              ;
;     -- 5 input functions                                    ; 764                    ; 0                              ;
;     -- 4 input functions                                    ; 925                    ; 0                              ;
;     -- <=3 input functions                                  ; 1669                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 879                    ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ;
;     -- By type:                                             ;                        ;                                ;
;         -- Primary logic registers                          ; 3725 / 112960 ( 3 % )  ; 0 / 112960 ( 0 % )             ;
;         -- Secondary logic registers                        ; 348 / 112960 ( < 1 % ) ; 0 / 112960 ( 0 % )             ;
;     -- By function:                                         ;                        ;                                ;
;         -- Design implementation registers                  ; 3768                   ; 0                              ;
;         -- Routing optimization registers                   ; 305                    ; 0                              ;
;                                                             ;                        ;                                ;
;                                                             ;                        ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ;
; I/O pins                                                    ; 0                      ; 19                             ;
; I/O registers                                               ; 0                      ; 0                              ;
; Total block memory bits                                     ; 61280                  ; 0                              ;
; Total block memory implementation bits                      ; 296960                 ; 0                              ;
; M10K block                                                  ; 29 / 686 ( 4 % )       ; 0 / 686 ( 0 % )                ;
; Clock enable block                                          ; 0 / 122 ( 0 % )        ; 2 / 122 ( 1 % )                ;
; HSSI AVMM Interface                                         ; 0 / 3 ( 0 % )          ; 2 / 3 ( 66 % )                 ;
; Channel PLL                                                 ; 0 / 6 ( 0 % )          ; 5 / 6 ( 83 % )                 ;
; Hard IP                                                     ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; Standard RX PCS                                             ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; Standard TX PCS                                             ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI Common PCS PMA Interface                               ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI Common PLD PCS Interface                               ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI Pipe Gen1-2                                            ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI PMA Aux. block                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ;
; HSSI PMA CDR REFCLK Select Mux                              ; 0 / 6 ( 0 % )          ; 5 / 6 ( 83 % )                 ;
; HSSI PMA RX Buffer                                          ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI PMA RX Deserializer                                    ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI PMA TX Buffer                                          ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; Clock Divider                                               ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI PMA TX Serializer                                      ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI refclk divider                                         ; 0 / 9 ( 0 % )          ; 1 / 9 ( 11 % )                 ;
; HSSI RX PCS PMA Interface                                   ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI RX PLD PCS Interface                                   ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI TX PCS PMA Interface                                   ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
; HSSI TX PLD PCS Interface                                   ; 0 / 6 ( 0 % )          ; 4 / 6 ( 66 % )                 ;
;                                                             ;                        ;                                ;
; Connections                                                 ;                        ;                                ;
;     -- Input Connections                                    ; 4472                   ; 564                            ;
;     -- Registered Input Connections                         ; 4214                   ; 0                              ;
;     -- Output Connections                                   ; 564                    ; 4472                           ;
;     -- Registered Output Connections                        ; 84                     ; 0                              ;
;                                                             ;                        ;                                ;
; Internal Connections                                        ;                        ;                                ;
;     -- Total Connections                                    ; 34302                  ; 11596                          ;
;     -- Registered Connections                               ; 20168                  ; 0                              ;
;                                                             ;                        ;                                ;
; External Connections                                        ;                        ;                                ;
;     -- Top                                                  ; 0                      ; 5036                           ;
;     -- hard_block:auto_generated_inst                       ; 5036                   ; 0                              ;
;                                                             ;                        ;                                ;
; Partition Interface                                         ;                        ;                                ;
;     -- Input Ports                                          ; 6                      ; 656                            ;
;     -- Output Ports                                         ; 4                      ; 269                            ;
;     -- Bidir Ports                                          ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Registered Ports                                            ;                        ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ;
;                                                             ;                        ;                                ;
; Port Connectivity                                           ;                        ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 369                            ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 483                            ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination             ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; npor          ; R17   ; 5A       ; 89           ; 8            ; 20           ; 56                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; Fitter               ; no        ;
; pcie_rx[0]    ; AA2   ; B0L      ; 0            ; 14           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; pcie_rx[0](n) ; AA1   ; B0L      ; 0            ; 14           ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; pcie_rx[1]    ; W2    ; B0L      ; 0            ; 18           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; pcie_rx[1](n) ; W1    ; B0L      ; 0            ; 18           ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; pcie_rx[2]    ; R2    ; B0L      ; 0            ; 22           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; pcie_rx[2](n) ; R1    ; B0L      ; 0            ; 22           ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; pcie_rx[3]    ; L2    ; B1L      ; 0            ; 26           ; 37           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; pcie_rx[3](n) ; L1    ; B1L      ; 0            ; 26           ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; OCT 100 Ohms            ; --                        ; Fitter               ; no        ;
; refclk        ; G4    ; B1L      ; 0            ; 31           ; 53           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; AC Coupling 100 Ohm OCT ; --                        ; Fitter               ; no        ;
; refclk(n)     ; F5    ; B1L      ; 0            ; 31           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; AC Coupling 100 Ohm OCT ; --                        ; Fitter               ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+--------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination  ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+--------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; pcie_tx[0]    ; Y4    ; B0L      ; 0            ; 11           ; 37           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; pcie_tx[0](n) ; Y3    ; B0L      ; 0            ; 11           ; 35           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; pcie_tx[1]    ; U2    ; B0L      ; 0            ; 15           ; 37           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; pcie_tx[1](n) ; U1    ; B0L      ; 0            ; 15           ; 35           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; pcie_tx[2]    ; N2    ; B0L      ; 0            ; 19           ; 37           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; pcie_tx[2](n) ; N1    ; B0L      ; 0            ; 19           ; 35           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; pcie_tx[3]    ; J2    ; B1L      ; 0            ; 23           ; 37           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; pcie_tx[3](n) ; J1    ; B1L      ; 0            ; 23           ; 35           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML   ; Default          ; OCT 100 Ohms ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+--------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 6 / 14 ( 43 % )  ; --            ; --           ; --            ;
; B0L      ; 12 / 14 ( 86 % ) ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; RREF                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 538        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 540        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 444        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 432        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 420        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 418        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA1      ; 39         ; B0L      ; pcie_rx[0](n)                   ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; AA2      ; 38         ; B0L      ; pcie_rx[0]                      ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 452        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 442        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 430        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 427        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 406        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 384        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 382        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ; 380        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C1       ; 19         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 18         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 542        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 450        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 443        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 425        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 408        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 378        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ; 385        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 16         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 17         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 449        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 441        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 409        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 379        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 376        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E1       ; 20         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E2       ; 21         ; B1L      ; GXB_NC                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 539        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 451        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 433        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 417        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 411        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ; 377        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 374        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 541        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ; 14         ; B1L      ; refclk(n)                       ; input  ; 1.5-V PCML   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 455        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 440        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 435        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 428        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 419        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 372        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G1       ; 23         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G2       ; 22         ; B1L      ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 15         ; B1L      ; refclk                          ; input  ; 1.5-V PCML   ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G5       ; 537        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 453        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 438        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 447        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 439        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 426        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 412        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 410        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 413        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 375        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 536        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 436        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 445        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 437        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 429        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 423        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 421        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 415        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ; 373        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ; 24         ; B1L      ; pcie_tx[3](n)                   ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; J2       ; 25         ; B1L      ; pcie_tx[3]                      ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 535        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 457        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 434        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 431        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 422        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 416        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 414        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ; 381        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J22      ; 383        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 534        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 456        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 448        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 424        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 284        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 407        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 405        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 289        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 291        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 27         ; B1L      ; pcie_rx[3](n)                   ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; L2       ; 26         ; B1L      ; pcie_rx[3]                      ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 533        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 454        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 446        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 286        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L18      ; 290        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L19      ; 288        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 283        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 42         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 114        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 278        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 282        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 285        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 287        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 281        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 28         ; B0L      ; pcie_tx[2](n)                   ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; N2       ; 29         ; B0L      ; pcie_tx[2]                      ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCCE_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 276        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 280        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 277        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 279        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCCL_GXBL                       ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 44         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ; 31         ; B0L      ; pcie_rx[2](n)                   ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; R2       ; 30         ; B0L      ; pcie_rx[2]                      ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 223        ; 5A       ; npor                            ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCH_GXBL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 32         ; B0L      ; pcie_tx[1](n)                   ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; U2       ; 33         ; B0L      ; pcie_tx[1]                      ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ; 41         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 122        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 50         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ; 40         ; B0L      ; GND                             ;        ;              ;                     ; Row I/O      ;                 ; --       ; --           ;
; V5       ; 46         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ; 35         ; B0L      ; pcie_rx[1](n)                   ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; W2       ; 34         ; B0L      ; pcie_rx[1]                      ; input  ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 48         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 36         ; B0L      ; pcie_tx[0](n)                   ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; Y4       ; 37         ; B0L      ; pcie_tx[0]                      ; output ; 1.5-V PCML   ;                     ; --           ; N               ; no       ; Off          ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Receiver Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                      ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcie_rx[3]~input                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y26_N38                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y26_N33                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Data Rate                                                                                      ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y26_N34                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y25_N60                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y26_N58                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Protocol                                                                                       ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y25_N32                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Output Clock Frequency                                                                         ; 1250.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PD L Counter                                                                                   ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk0                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pcie_rx[2]~input                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y22_N38                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y22_N33                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Data Rate                                                                                      ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y22_N34                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y21_N60                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y22_N58                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Protocol                                                                                       ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y21_N32                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Output Clock Frequency                                                                         ; 1250.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PD L Counter                                                                                   ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk1                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pcie_rx[1]~input                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y18_N38                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y18_N33                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Data Rate                                                                                      ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y18_N34                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y17_N60                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y18_N58                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Protocol                                                                                       ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y17_N32                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Output Clock Frequency                                                                         ; 1250.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PD L Counter                                                                                   ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk1                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; pcie_rx[0]~input                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;     -- Receiver Channel Location                                                                          ; IOIBUF_X0_Y14_N38                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;     -- Receiver Deserializer                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser                                                            ;
;         -- Receiver Deserializer Location                                                                 ; HSSIPMARXDESER_X0_Y14_N33                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Mode                                                                                           ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Data Rate                                                                                      ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- Auto Negotiation                                                                               ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Enable Bit Slip                                                                                ; False                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- Signal Detect Clock Enable                                                                     ; On                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- Receiver Buffer                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_buf                                                              ;
;         -- Receiver Buffer Location                                                                       ; HSSIPMARXBUF_X0_Y14_N34                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- DC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- AC Gain                                                                                        ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Termination                                                                                    ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Equalization Bandwidth Selection                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Serial Loopback                                                                                ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- VCCELA Supply Voltage                                                                          ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- Receiver Interface                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Receiver Data Source                                                                           ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- HSSI Common PCS PMA Interface PPM Detector                                                         ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface|wys ;
;         -- HSSI Common PCS PMA Interface Location                                                         ; HSSICOMMONPCSPMAINTERFACE_X0_Y13_N60                                                                                                                                                                                                                                                                                                                                                                                                           ;
;         -- PPM Threshold (+/-) for freqlock (hd_smrt_com_pcs_pma_if_ppmsel)                               ; ppmsel_300                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Enable early detection of PPM violation after lock (hd_smrt_com_pcs_pma_if_ppm_deassert_early) ; deassert_early_dis                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Automatic Speed Negotiation (hd_smrt_com_pcs_pma_if_auto_speed_ena)                            ; dis_auto_speed_ena                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PPM Counter Limit (hd_smrt_com_pcs_pma_if_ppm_gen1_2_cnt)                                      ; cnt_32k                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- PPM Detector Start cycle after eidle exit (hd_smrt_com_pcs_pma_if_ppm_post_eidle_delay)        ; cnt_200_cycles                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Receiver Standard PCS                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys                               ;
;         -- Receiver Standard PCS Location                                                                 ; HSSI8GRXPCS_X0_Y14_N58                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Protocol                                                                                       ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Hip Mode                                                                                       ; en_hip                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- PCS Low Latency Configuration                                                                  ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Word Aligner Mode                                                                              ; sync_sm                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Run Length Check                                                                               ; en_runlength_sw                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Rate Match Mode                                                                                ; pipe_rm                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- 8b10b Decoder                                                                                  ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Byte Deserializer                                                                              ; dis_bds                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Byte Order Block Mode                                                                          ; dis_bo                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;         -- Phase Compensation FIFO Mode                                                                   ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Receiver PLL                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;         -- Name                                                                                           ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_cdr                                                                  ;
;         -- PLL Location                                                                                   ; CHANNELPLL_X0_Y13_N32                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;         -- PLL Type                                                                                       ; CDR PLL                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- PLL Bandwidth Type                                                                             ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- PLL Bandwidth Range                                                                            ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Reference Clock Frequency                                                                      ; 100.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Output Clock Frequency                                                                         ; 1250.0 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- L Counter PD Clock Disable                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- M Counter                                                                                      ; 25                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PCIE Frequency Control                                                                         ; pcie_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;         -- PD L Counter                                                                                   ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- PFD L Counter                                                                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Powerdown                                                                                      ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Divider                                                                        ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Reverse Serial Loopback                                                                        ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Reference Clock Selection                                                                      ; ref_iqclk1                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;                                                                                                           ;                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pcie_tx[0]~output                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                                                                             ; IOOBUF_X0_Y11_N38                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                                                                                      ; HSSIPMATXSER_X0_Y11_N33                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                                                                                  ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                                                                                    ; On                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                                         ; HSSIPMATXCGB_X0_Y11_N32                                                                                                                                                                                                                                                                                                                                                                                                             ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                               ; Slave                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                                 ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                             ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                                        ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                                        ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                                                                          ; HSSIPMATXBUF_X0_Y11_N34                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                                                                                       ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                                                                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                                                                          ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                                                                                    ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                                                                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                                                                              ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                                                                                    ; HSSI8GTXPCS_X0_Y11_N58                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                                                                             ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                                                                                        ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                                                                              ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                                                                                      ; dis_bs                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                                                                                        ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                                                                                  ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                                                                                    ; bundled_slave_below                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                                         ; CHANNELPLL_X0_Y29_N32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                             ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                                                                                   ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                                                                                  ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; pcie_tx[1]~output                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                                                                             ; IOOBUF_X0_Y15_N38                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                                                                                      ; HSSIPMATXSER_X0_Y15_N33                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                                                                                  ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                                                                                    ; On                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                                         ; HSSIPMATXCGB_X0_Y15_N32                                                                                                                                                                                                                                                                                                                                                                                                             ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                               ; Master/Slave                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;                 -- Number of channels fed via x6 up network                                                                                                                                                                                                                                                                                                                                                                     ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                                 ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                             ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; ch1_txpll_t                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                                        ; Self                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                                        ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                                                                          ; HSSIPMATXBUF_X0_Y15_N34                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                                                                                       ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                                                                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                                                                          ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                                                                                    ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                                                                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                                                                              ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                                                                                    ; HSSI8GTXPCS_X0_Y15_N58                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                                                                             ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                                                                                        ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                                                                              ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                                                                                      ; dis_bs                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                                                                                        ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                                                                                  ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                                                                                    ; bundled_master                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                                         ; CHANNELPLL_X0_Y29_N32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                             ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                                                                                   ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                                                                                  ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; pcie_tx[2]~output                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                                                                             ; IOOBUF_X0_Y19_N38                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                                                                                      ; HSSIPMATXSER_X0_Y19_N33                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                                                                                  ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                                                                                    ; On                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                                         ; HSSIPMATXCGB_X0_Y19_N32                                                                                                                                                                                                                                                                                                                                                                                                             ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                               ; Slave                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                                 ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                             ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                                        ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                                        ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                                                                          ; HSSIPMATXBUF_X0_Y19_N34                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                                                                                       ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                                                                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                                                                          ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                                                                                    ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                                                                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                                                                              ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                                                                                    ; HSSI8GTXPCS_X0_Y19_N58                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                                                                             ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                                                                                        ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                                                                              ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                                                                                      ; dis_bs                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                                                                                        ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                                                                                  ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                                                                                    ; bundled_slave_above                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                                         ; CHANNELPLL_X0_Y29_N32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                             ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                                                                                   ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                                                                                  ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; pcie_tx[3]~output                                                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                                                                                                                                             ; IOOBUF_X0_Y23_N38                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                                                                                                                                                      ; HSSIPMATXSER_X0_Y23_N33                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                                                                                                                                                  ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                                                                                                                                                       ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                                                                                                                                                    ; On                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                                                                                                                                                    ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                                     ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Mode                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                                         ; HSSIPMATXCGB_X0_Y23_N32                                                                                                                                                                                                                                                                                                                                                                                                             ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                               ; Slave                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                                 ; Off                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                             ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; x1_clk_unused                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; ch1_x6_up                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                                        ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb                ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                                        ; 2500.0 Mbps                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                                                                                                                                          ; HSSIPMATXBUF_X0_Y23_N34                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                                                                                                                                               ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                                                                                                                                                       ; 10                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                                                                                                                                                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Termination                                                                                                                                                                                                                                                                                                                                                                                                          ; 100 Ohms                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                                                                                                                                                    ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                                                                                                                                                      ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                                                                                                                                                   ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;         -- RX Det                                                                                                                                                                                                                                                                                                                                                                                                               ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;         -- RX Det Output                                                                                                                                                                                                                                                                                                                                                                                                        ; N/A                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                                                                                                                                              ; PCS                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                                                                                                                                                    ; HSSI8GTXPCS_X0_Y23_N58                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- Protocol                                                                                                                                                                                                                                                                                                                                                                                                             ; pipe_g1                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                                                                                                                                                        ; dis_pcs_bypass                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                                                                                                                                              ; register_fifo                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                                                                                                                                                      ; dis_bs                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                                                                                                                                                        ; en_8b10b_ibm                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                                                                                                                                                  ; dis_tx_bitslip                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                                                                                                                                                    ; bundled_slave_above                                                                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;         -- Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                               ;
;         -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                                         ; CHANNELPLL_X0_Y29_N32                                                                                                                                                                                                                                                                                                                                                                                                               ;
;         -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                             ; CMU PLL                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                                                                                                                                                   ; Auto (Medium)                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                                                                                                                                                  ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                            ;                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll                                                                                           ;                         ;
;     -- PLL Type                                                                                                                                                                                                                                                                                                                                                                                                                 ; CMU PLL                 ;
;     -- PLL Location                                                                                                                                                                                                                                                                                                                                                                                                             ; CHANNELPLL_X0_Y29_N32   ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                                                                                                                                                            ; Auto (Medium)           ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                                                                                                                                                                ; 100.0 MHz               ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                                                                                                                                                               ; Dedicated Pin           ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                                                                                                                                                   ; 1250.0 MHz              ;
;     -- L counter PD Clock Disable                                                                                                                                                                                                                                                                                                                                                                                               ; On                      ;
;     -- M Counter                                                                                                                                                                                                                                                                                                                                                                                                                ; 25                      ;
;     -- PCIE Frequency Control                                                                                                                                                                                                                                                                                                                                                                                                   ; pcie_100mhz             ;
;     -- PD L Counter                                                                                                                                                                                                                                                                                                                                                                                                             ; 1                       ;
;     -- PFD L Counter                                                                                                                                                                                                                                                                                                                                                                                                            ; 2                       ;
;     -- PFD Feedback Source                                                                                                                                                                                                                                                                                                                                                                                                      ; vcoclk                  ;
;     -- Powerdown                                                                                                                                                                                                                                                                                                                                                                                                                ; Off                     ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                                                                                                                                                                  ; 2                       ;
;     -- Reverse Serial Loopback                                                                                                                                                                                                                                                                                                                                                                                                  ; Off                     ;
;     -- Reference Clock Select Source                                                                                                                                                                                                                                                                                                                                                                                            ; ref_iqclk0              ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                                                                                                                                            ;                         ;
;         -- pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                         ;
;             -- Location                                                                                                                                                                                                                                                                                                                                                                                                         ; HSSIPMATXCGB_X0_Y15_N32 ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                                                                                                                                               ; Master/Slave            ;
;                 -- Number of channels fed via x6 up network                                                                                                                                                                                                                                                                                                                                                                     ; 4                       ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                                                                                                                                                 ; Off                     ;
;             -- Mode                                                                                                                                                                                                                                                                                                                                                                                                             ; 10                      ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; ch1_txpll_t             ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                                                                                                                                               ; 1                       ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                                                                                                                                                  ; ch1_x6_up               ;
;                 -- Central Clock Divider                                                                                                                                                                                                                                                                                                                                                                                        ; Self                    ;
;             -- Data Rate                                                                                                                                                                                                                                                                                                                                                                                                        ; 2500.0 Mbps             ;
;                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transceiver Reconfiguration Report                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Component                   ; Type                  ; Instance Name                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alt_xcvr_reconfig_0         ;                       ;                                                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- Logical Interface 3  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                                                                                  ;
;          -- Component Block ; Channel               ; pcie_rx[3]                                                                                                                                                                                                                                                                                                                                                                                       ;
;          -- Component Block ; Channel               ; pcie_tx[3]                                                                                                                                                                                                                                                                                                                                                                                       ;
;          -- Component Block ; AVMM                  ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 2  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                                                                                  ;
;          -- Component Block ; Channel               ; pcie_rx[2]                                                                                                                                                                                                                                                                                                                                                                                       ;
;          -- Component Block ; Channel               ; pcie_tx[2]                                                                                                                                                                                                                                                                                                                                                                                       ;
;          -- Component Block ; AVMM                  ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 1  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                                                                                  ;
;          -- Component Block ; Channel               ; pcie_rx[1]                                                                                                                                                                                                                                                                                                                                                                                       ;
;          -- Component Block ; Channel               ; pcie_tx[1]                                                                                                                                                                                                                                                                                                                                                                                       ;
;          -- Component Block ; AVMM                  ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].av_hssi_avmm_interface_inst ;
;     -- Logical Interface 0  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                                                                                                                                                  ;
;          -- Component Block ; Channel               ; pcie_rx[0]                                                                                                                                                                                                                                                                                                                                                                                       ;
;          -- Component Block ; Channel               ; pcie_tx[0]                                                                                                                                                                                                                                                                                                                                                                                       ;
;          -- Component Block ; AVMM                  ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;
+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                                                                                                               ; Removed Component                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HSSI PMA Aux. blocks                                                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_aux                ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   --                                                                                                                                                                                                                                                                                                                                                                                              ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                                                                              ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                                                                              ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                                                                              ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_aux ;
;   --                                                                                                                                                                                                                                                                                                                                                                                              ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_aux                                                   ;
;   --                                                                                                                                                                                                                                                                                                                                                                                              ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_aux                                                   ;
;   --                                                                                                                                                                                                                                                                                                                                                                                              ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_aux                                                   ;
; HSSI AVMM Interfaces                                                                                                                                                                                                                                                                                                                                                                              ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   --                                                                                                                                                                                                                                                                                                                                                                                              ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[2].av_hssi_avmm_interface_inst                                    ;
;   --                                                                                                                                                                                                                                                                                                                                                                                              ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[1].av_hssi_avmm_interface_inst                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; I/O Assignment Warnings                    ;
+------------+-------------------------------+
; Pin Name   ; Reason                        ;
+------------+-------------------------------+
; refclk     ; Incomplete set of assignments ;
; npor       ; Incomplete set of assignments ;
; pcie_tx[0] ; Missing location assignment   ;
; pcie_tx[1] ; Missing location assignment   ;
; pcie_tx[2] ; Missing location assignment   ;
; pcie_tx[3] ; Missing location assignment   ;
; refclk     ; Missing location assignment   ;
; npor       ; Missing location assignment   ;
; pcie_rx[0] ; Missing location assignment   ;
; pcie_rx[1] ; Missing location assignment   ;
; pcie_rx[2] ; Missing location assignment   ;
; pcie_rx[3] ; Missing location assignment   ;
+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                 ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Entity Name                              ; Library Name ;
+------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |PCIe_CV                                                                                                   ; 2456.5 (0.3)         ; 3114.5 (0.5)                     ; 688.0 (0.2)                                       ; 30.0 (0.0)                       ; 0.0 (0.0)            ; 4024 (2)            ; 4073 (0)                  ; 0 (0)         ; 61280             ; 29    ; 0          ; 19   ; 0            ; |PCIe_CV                                                                                                                                                                                                                                                                                                                                                                                                                                            ; PCIe_CV                                  ; work         ;
;    |pcie_cv_qsys:qsys_top|                                                                                 ; 2456.2 (0.0)         ; 3114.0 (0.0)                     ; 687.8 (0.0)                                       ; 30.0 (0.0)                       ; 0.0 (0.0)            ; 4022 (0)            ; 4073 (0)                  ; 0 (0)         ; 61280             ; 29    ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top                                                                                                                                                                                                                                                                                                                                                                                                                      ; pcie_cv_qsys                             ; pcie_cv_qsys ;
;       |alt_xcvr_reconfig:alt_xcvr_reconfig_0|                                                              ; 493.6 (22.0)         ; 530.8 (23.1)                     ; 39.2 (1.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 860 (58)            ; 466 (3)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0                                                                                                                                                                                                                                                                                                                                                                                ; alt_xcvr_reconfig                        ; pcie_cv_qsys ;
;          |alt_xcvr_arbiter:arbiter|                                                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                                                                                                                                                       ; alt_xcvr_arbiter                         ; pcie_cv_qsys ;
;          |alt_xcvr_reconfig_basic:basic|                                                                   ; 226.9 (0.0)          ; 245.0 (0.0)                      ; 20.1 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 384 (0)             ; 169 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                                                                                                                                                  ; alt_xcvr_reconfig_basic                  ; pcie_cv_qsys ;
;             |av_xcvr_reconfig_basic:a5|                                                                    ; 226.9 (10.0)         ; 245.0 (10.7)                     ; 20.1 (0.7)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 384 (22)            ; 169 (17)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                                                                                                                                                                                        ; av_xcvr_reconfig_basic                   ; pcie_cv_qsys ;
;                |alt_xcvr_arbiter:pif[0].pif_arb|                                                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; pcie_cv_qsys ;
;                |alt_xcvr_arbiter:pif[1].pif_arb|                                                           ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; pcie_cv_qsys ;
;                |alt_xcvr_arbiter:pif[2].pif_arb|                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[2].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; pcie_cv_qsys ;
;                |alt_xcvr_arbiter:pif[3].pif_arb|                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[3].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; pcie_cv_qsys ;
;                |alt_xcvr_arbiter:pif[4].pif_arb|                                                           ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[4].pif_arb                                                                                                                                                                                                                                                                                        ; alt_xcvr_arbiter                         ; pcie_cv_qsys ;
;                |av_xrbasic_lif:lif[0].logical_if|                                                          ; 214.3 (74.5)         ; 231.3 (86.3)                     ; 19.0 (11.8)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 357 (159)           ; 147 (10)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                                                                                                                                                                                       ; av_xrbasic_lif                           ; pcie_cv_qsys ;
;                   |av_xrbasic_lif_csr:lif_csr|                                                             ; 129.4 (123.1)        ; 135.5 (128.7)                    ; 8.1 (7.6)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 177 (167)           ; 137 (125)                 ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                                                                                                                                                                            ; av_xrbasic_lif_csr                       ; pcie_cv_qsys ;
;                      |av_xrbasic_l2p_addr:l2paddr|                                                         ; 6.3 (6.3)            ; 6.8 (6.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                                                                                                                                                                                ; av_xrbasic_l2p_addr                      ; pcie_cv_qsys ;
;                      |av_xrbasic_l2p_rom:l2pch|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                                                                                                                                                                                   ; av_xrbasic_l2p_rom                       ; pcie_cv_qsys ;
;                         |altsyncram:rom_l2p_ch_rtl_0|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                                                                                                                                                       ; altsyncram                               ; work         ;
;                            |altsyncram_ot12:auto_generated|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ot12:auto_generated                                                                                                                                                                        ; altsyncram_ot12                          ; work         ;
;                   |csr_mux:pif_tbus_mux|                                                                   ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                                                                                                                                                  ; csr_mux                                  ; pcie_cv_qsys ;
;          |alt_xcvr_reconfig_cal_seq:cal_seq|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_cal_seq:cal_seq                                                                                                                                                                                                                                                                                                                                              ; alt_xcvr_reconfig_cal_seq                ; pcie_cv_qsys ;
;          |alt_xcvr_reconfig_direct:direct.sc_direct|                                                       ; 2.0 (1.0)            ; 2.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct                                                                                                                                                                                                                                                                                                                                      ; alt_xcvr_reconfig_direct                 ; pcie_cv_qsys ;
;             |alt_arbiter_acq:mutex_inst|                                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|alt_arbiter_acq:mutex_inst                                                                                                                                                                                                                                                                                                           ; alt_arbiter_acq                          ; pcie_cv_qsys ;
;          |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                          ; 240.8 (0.0)          ; 258.7 (0.0)                      ; 17.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 413 (0)             ; 285 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                                                                                                                                                                         ; alt_xcvr_reconfig_offset_cancellation    ; pcie_cv_qsys ;
;             |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                              ; 240.8 (95.8)         ; 258.7 (101.7)                    ; 17.9 (5.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 413 (149)           ; 285 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                                                                                                                                                                         ; alt_xcvr_reconfig_offset_cancellation_av ; pcie_cv_qsys ;
;                |alt_arbiter_acq:mutex_inst|                                                                ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                                                                                                                                                                              ; alt_arbiter_acq                          ; pcie_cv_qsys ;
;                |alt_cal_av:alt_cal_inst|                                                                   ; 141.8 (140.3)        ; 153.5 (148.2)                    ; 11.7 (7.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 258 (246)           ; 169 (161)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                                                                                                                                                                                 ; alt_cal_av                               ; work         ;
;                   |alt_cal_edge_detect:pd0_det|                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                                                                                                                                                                                     ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd180_det|                                                          ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                                                                                                                                                                                   ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd270_det|                                                          ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                                                                                                                                                                                   ; alt_cal_edge_detect                      ; work         ;
;                   |alt_cal_edge_detect:pd90_det|                                                           ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                                                                                                                                                                                    ; alt_cal_edge_detect                      ; work         ;
;                |altera_wait_generate:wait_gen|                                                             ; 1.7 (1.3)            ; 2.2 (1.3)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen                                                                                                                                                                                                                           ; altera_wait_generate                     ; pcie_cv_qsys ;
;                   |alt_xcvr_resync:rst_sync|                                                               ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|altera_wait_generate:wait_gen|alt_xcvr_resync:rst_sync                                                                                                                                                                                                  ; alt_xcvr_resync                          ; pcie_cv_qsys ;
;          |alt_xcvr_resync:inst_reconfig_reset_sync|                                                        ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                                                                                                                                                       ; alt_xcvr_resync                          ; pcie_cv_qsys ;
;       |altera_reset_controller:rst_controller|                                                             ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                               ; altera_reset_controller                  ; pcie_cv_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                ; pcie_cv_qsys ;
;       |altera_reset_controller:rst_controller_001|                                                         ; 3.0 (2.5)            ; 8.0 (5.2)                        ; 5.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                  ; pcie_cv_qsys ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                  ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                ; pcie_cv_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                ; pcie_cv_qsys ;
;       |altera_reset_controller:rst_controller_002|                                                         ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                           ; altera_reset_controller                  ; pcie_cv_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                ; altera_reset_synchronizer                ; pcie_cv_qsys ;
;       |altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|                                                       ; 1316.9 (0.5)         ; 1754.1 (1.5)                     ; 462.3 (1.0)                                       ; 25.0 (0.0)                       ; 0.0 (0.0)            ; 2162 (2)            ; 2299 (3)                  ; 0 (0)         ; 24416             ; 23    ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0                                                                                                                                                                                                                                                                                                                                                                         ; altpcie_cv_hip_avmm_hwtcl                ; pcie_cv_qsys ;
;          |altpcie_cv_hip_ast_hwtcl:c5_hip_ast|                                                             ; 95.4 (0.0)           ; 125.7 (0.0)                      ; 33.3 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 170 (0)             ; 192 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast                                                                                                                                                                                                                                                                                                                                     ; altpcie_cv_hip_ast_hwtcl                 ; pcie_cv_qsys ;
;             |altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|                                            ; 95.4 (1.3)           ; 125.7 (1.7)                      ; 33.3 (0.4)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 170 (3)             ; 192 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl                                                                                                                                                                                                                                                                                   ; altpcie_av_hip_ast_hwtcl                 ; pcie_cv_qsys ;
;                |altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|                                     ; 94.2 (19.3)          ; 124.0 (20.2)                     ; 32.9 (3.3)                                        ; 3.0 (2.5)                        ; 0.0 (0.0)            ; 167 (30)            ; 191 (41)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom                                                                                                                                                                                                                             ; altpcie_av_hip_128bit_atom               ; pcie_cv_qsys ;
;                   |altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|                                            ; 0.0 (0.0)            ; 4.7 (0.0)                        ; 4.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd                                                                                                                                                                                 ; altpcie_av_hd_dpcmn_bitsync2             ; pcie_cv_qsys ;
;                      |altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|                            ; 0.0 (0.0)            ; 4.7 (4.7)                        ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2                                                                                                                        ; altpcie_av_hd_dpcmn_bitsync              ; pcie_cv_qsys ;
;                   |altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|                                             ; 20.0 (20.0)          ; 23.3 (23.3)                      ; 3.8 (3.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 35 (35)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip                                                                                                                                                                                  ; altpcie_rs_hip                           ; pcie_cv_qsys ;
;                   |altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst|                             ; 0.5 (0.5)            ; 18.8 (18.8)                      ; 18.3 (18.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst                                                                                                                                                                  ; altpcie_tl_cfg_pipe                      ; pcie_cv_qsys ;
;                   |av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|                            ; 54.3 (0.0)           ; 57.0 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip                                                                                                                                                                 ; av_xcvr_pipe_native_hip                  ; pcie_cv_qsys ;
;                      |av_xcvr_native:inst_av_xcvr_native|                                                  ; 54.3 (0.0)           ; 57.0 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native                                                                                                                              ; av_xcvr_native                           ; pcie_cv_qsys ;
;                         |av_pcs:inst_av_pcs|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs                                                                                                           ; av_pcs                                   ; pcie_cv_qsys ;
;                            |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; pcie_cv_qsys ;
;                               |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; pcie_cv_qsys ;
;                               |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; pcie_cv_qsys ;
;                               |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; pcie_cv_qsys ;
;                               |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; pcie_cv_qsys ;
;                               |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; pcie_cv_qsys ;
;                               |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; pcie_cv_qsys ;
;                            |av_pcs_ch:ch[1].inst_av_pcs_ch|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; pcie_cv_qsys ;
;                               |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; pcie_cv_qsys ;
;                               |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; pcie_cv_qsys ;
;                               |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; pcie_cv_qsys ;
;                               |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; pcie_cv_qsys ;
;                               |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; pcie_cv_qsys ;
;                               |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; pcie_cv_qsys ;
;                            |av_pcs_ch:ch[2].inst_av_pcs_ch|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; pcie_cv_qsys ;
;                               |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; pcie_cv_qsys ;
;                               |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; pcie_cv_qsys ;
;                               |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; pcie_cv_qsys ;
;                               |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; pcie_cv_qsys ;
;                               |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; pcie_cv_qsys ;
;                               |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; pcie_cv_qsys ;
;                            |av_pcs_ch:ch[3].inst_av_pcs_ch|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch                                                                            ; av_pcs_ch                                ; pcie_cv_qsys ;
;                               |av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs                               ; av_hssi_8g_rx_pcs_rbc                    ; pcie_cv_qsys ;
;                               |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                               ; av_hssi_8g_tx_pcs_rbc                    ; pcie_cv_qsys ;
;                               |av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pcs_pma_interface_rbc:inst_av_hssi_common_pcs_pma_interface ; av_hssi_common_pcs_pma_interface_rbc     ; pcie_cv_qsys ;
;                               |av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface ; av_hssi_common_pld_pcs_interface_rbc     ; pcie_cv_qsys ;
;                               |av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_pipe_gen1_2_rbc:inst_av_hssi_pipe_gen1_2                           ; av_hssi_pipe_gen1_2_rbc                  ; pcie_cv_qsys ;
;                               |av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_rx_pcs_pma_interface_rbc:inst_av_hssi_rx_pcs_pma_interface         ; av_hssi_rx_pcs_pma_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_rx_pld_pcs_interface_rbc:inst_av_hssi_rx_pld_pcs_interface         ; av_hssi_rx_pld_pcs_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface         ; av_hssi_tx_pcs_pma_interface_rbc         ; pcie_cv_qsys ;
;                               |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface         ; av_hssi_tx_pld_pcs_interface_rbc         ; pcie_cv_qsys ;
;                         |av_pma:inst_av_pma|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma                                                                                                           ; av_pma                                   ; pcie_cv_qsys ;
;                            |av_rx_pma:av_rx_pma|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma                                                                                       ; av_rx_pma                                ; pcie_cv_qsys ;
;                            |av_tx_pma:av_tx_pma|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                       ; av_tx_pma                                ; pcie_cv_qsys ;
;                               |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; pcie_cv_qsys ;
;                               |av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; pcie_cv_qsys ;
;                               |av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; pcie_cv_qsys ;
;                               |av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst                                        ; av_tx_pma_ch                             ; pcie_cv_qsys ;
;                         |av_xcvr_avmm:inst_av_xcvr_avmm|                                                   ; 54.3 (13.4)          ; 57.0 (13.4)                      ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 97 (25)             ; 62 (4)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                               ; av_xcvr_avmm                             ; pcie_cv_qsys ;
;                            |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                ; 10.3 (10.3)          ; 12.2 (12.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; pcie_cv_qsys ;
;                            |av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|                ; 10.7 (10.7)          ; 11.3 (11.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; pcie_cv_qsys ;
;                            |av_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|                ; 9.7 (9.7)            ; 10.2 (10.2)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; pcie_cv_qsys ;
;                            |av_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|                ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst                                ; av_xcvr_avmm_csr                         ; pcie_cv_qsys ;
;                      |av_xcvr_plls:av_xcvr_tx_pll_inst|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_plls:av_xcvr_tx_pll_inst                                                                                                                                ; av_xcvr_plls                             ; pcie_cv_qsys ;
;          |altpcierd_hip_rs:rs_hip|                                                                         ; 27.5 (27.5)          ; 31.0 (31.0)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 55 (55)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip                                                                                                                                                                                                                                                                                                                                                 ; altpcierd_hip_rs                         ; pcie_cv_qsys ;
;          |altpciexpav_stif_app:avalon_bridge|                                                              ; 1193.4 (76.3)        ; 1595.9 (183.9)                   ; 424.5 (108.5)                                     ; 22.0 (0.9)                       ; 0.0 (0.0)            ; 1938 (134)          ; 2049 (276)                ; 0 (0)         ; 24416             ; 23    ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge                                                                                                                                                                                                                                                                                                                                      ; altpciexpav_stif_app                     ; pcie_cv_qsys ;
;             |altpciexpav_stif_control_register:cntrl_reg|                                                  ; 306.6 (0.0)          ; 428.5 (0.0)                      ; 132.1 (0.0)                                       ; 10.2 (0.0)                       ; 0.0 (0.0)            ; 446 (0)             ; 560 (0)                   ; 0 (0)         ; 512               ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg                                                                                                                                                                                                                                                                                          ; altpciexpav_stif_control_register        ; pcie_cv_qsys ;
;                |altpciexpav_stif_cfg_status:i_cfg_stat|                                                    ; 173.7 (173.7)        ; 288.2 (288.2)                    ; 120.5 (120.5)                                     ; 6.0 (6.0)                        ; 0.0 (0.0)            ; 213 (213)           ; 440 (440)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat                                                                                                                                                                                                                                                   ; altpciexpav_stif_cfg_status              ; pcie_cv_qsys ;
;                |altpciexpav_stif_cr_avalon:i_avalon|                                                       ; 100.3 (100.3)        ; 105.0 (105.0)                    ; 8.4 (8.4)                                         ; 3.7 (3.7)                        ; 0.0 (0.0)            ; 190 (190)           ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon                                                                                                                                                                                                                                                      ; altpciexpav_stif_cr_avalon               ; pcie_cv_qsys ;
;                |altpciexpav_stif_cr_interrupt:i_interrupt|                                                 ; 29.1 (29.1)          ; 31.8 (31.8)                      ; 3.1 (3.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 36 (36)             ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt                                                                                                                                                                                                                                                ; altpciexpav_stif_cr_interrupt            ; pcie_cv_qsys ;
;                |altpciexpav_stif_cr_mailbox:i_a2p_mb|                                                      ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb                                                                                                                                                                                                                                                     ; altpciexpav_stif_cr_mailbox              ; pcie_cv_qsys ;
;                   |altsyncram:altsyncram_component|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; altsyncram                               ; work         ;
;                      |altsyncram_nui1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated                                                                                                                                                                                      ; altsyncram_nui1                          ; work         ;
;                |altpciexpav_stif_cr_mailbox:i_p2a_mb|                                                      ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb                                                                                                                                                                                                                                                     ; altpciexpav_stif_cr_mailbox              ; pcie_cv_qsys ;
;                   |altsyncram:altsyncram_component|                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component                                                                                                                                                                                                                     ; altsyncram                               ; work         ;
;                      |altsyncram_nui1:auto_generated|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated                                                                                                                                                                                      ; altsyncram_nui1                          ; work         ;
;             |altpciexpav_stif_rx:rx|                                                                       ; 195.9 (0.0)          ; 284.2 (0.0)                      ; 89.2 (0.0)                                        ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 338 (0)             ; 421 (0)                   ; 0 (0)         ; 2656              ; 5     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx                                                                                                                                                                                                                                                                                                               ; altpciexpav_stif_rx                      ; pcie_cv_qsys ;
;                |altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|                                                   ; 154.1 (137.3)        ; 239.8 (221.1)                    ; 86.5 (84.7)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 257 (225)           ; 363 (341)                 ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl                                                                                                                                                                                                                                                                       ; altpciexpav_stif_rx_cntrl                ; pcie_cv_qsys ;
;                   |scfifo:rx_input_fifo|                                                                   ; 16.8 (0.0)           ; 18.6 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 22 (0)                    ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo                                                                                                                                                                                                                                                  ; scfifo                                   ; work         ;
;                      |scfifo_vl91:auto_generated|                                                          ; 16.8 (0.0)           ; 18.6 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 22 (0)                    ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated                                                                                                                                                                                                                       ; scfifo_vl91                              ; work         ;
;                         |a_dpfifo_6s91:dpfifo|                                                             ; 16.8 (11.3)          ; 18.6 (13.1)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (21)             ; 22 (10)                   ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo                                                                                                                                                                                                  ; a_dpfifo_6s91                            ; work         ;
;                            |altsyncram_7hn1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1264              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|altsyncram_7hn1:FIFOram                                                                                                                                                                          ; altsyncram_7hn1                          ; work         ;
;                            |cntr_ggb:rd_ptr_msb|                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                              ; cntr_ggb                                 ; work         ;
;                            |cntr_hgb:wr_ptr|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                  ; cntr_hgb                                 ; work         ;
;                            |cntr_tg7:usedw_counter|                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                           ; cntr_tg7                                 ; work         ;
;                |altpciexpav_stif_rx_resp:rxavl_resp|                                                       ; 28.8 (28.8)          ; 30.8 (30.8)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp                                                                                                                                                                                                                                                                           ; altpciexpav_stif_rx_resp                 ; pcie_cv_qsys ;
;                |altsyncram:cpl_ram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram                                                                                                                                                                                                                                                                                            ; altsyncram                               ; work         ;
;                   |altsyncram_rvr1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_rvr1                          ; work         ;
;                |scfifo:pndgtxrd_fifo|                                                                      ; 13.0 (0.0)           ; 13.6 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 20 (0)                    ; 0 (0)         ; 880               ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo                                                                                                                                                                                                                                                                                          ; scfifo                                   ; work         ;
;                   |scfifo_5m91:auto_generated|                                                             ; 13.0 (0.0)           ; 13.6 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 20 (0)                    ; 0 (0)         ; 880               ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated                                                                                                                                                                                                                                                               ; scfifo_5m91                              ; work         ;
;                      |a_dpfifo_cs91:dpfifo|                                                                ; 13.0 (7.5)           ; 13.6 (8.1)                       ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 20 (9)                    ; 0 (0)         ; 880               ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo                                                                                                                                                                                                                                          ; a_dpfifo_cs91                            ; work         ;
;                         |altsyncram_bhn1:FIFOram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 880               ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram                                                                                                                                                                                                                  ; altsyncram_bhn1                          ; work         ;
;                         |cntr_ggb:rd_ptr_msb|                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                      ; cntr_ggb                                 ; work         ;
;                         |cntr_hgb:wr_ptr|                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                          ; cntr_hgb                                 ; work         ;
;                         |cntr_tg7:usedw_counter|                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                   ; cntr_tg7                                 ; work         ;
;             |altpciexpav_stif_tx:tx|                                                                       ; 614.6 (34.7)         ; 699.2 (56.9)                     ; 94.7 (24.8)                                       ; 10.1 (2.6)                       ; 0.0 (0.0)            ; 1020 (49)           ; 792 (97)                  ; 0 (0)         ; 21248             ; 16    ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx                                                                                                                                                                                                                                                                                                               ; altpciexpav_stif_tx                      ; pcie_cv_qsys ;
;                |altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|                                             ; 32.5 (0.6)           ; 33.8 (0.7)                       ; 1.5 (0.1)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 7 (3)                     ; 0 (0)         ; 128               ; 4     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans                                                                                                                                                                                                                                                                 ; altpciexpav_stif_a2p_addrtrans           ; pcie_cv_qsys ;
;                   |altpciexpav_stif_a2p_vartrans:vartrans|                                                 ; 31.9 (31.9)          ; 33.1 (33.1)                      ; 1.4 (1.4)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 66 (66)             ; 4 (4)                     ; 0 (0)         ; 128               ; 4     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans                                                                                                                                                                                                                          ; altpciexpav_stif_a2p_vartrans            ; pcie_cv_qsys ;
;                      |altsyncram:altsyncram_component|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 4     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component                                                                                                                                                                                          ; altsyncram                               ; work         ;
;                         |altsyncram_6492:auto_generated|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 4     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated                                                                                                                                                           ; altsyncram_6492                          ; work         ;
;                |altpciexpav_stif_tx_cntrl:tx_cntrl|                                                        ; 312.2 (299.6)        ; 364.2 (350.9)                    ; 58.6 (57.8)                                       ; 6.5 (6.5)                        ; 0.0 (0.0)            ; 458 (432)           ; 387 (364)                 ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl                                                                                                                                                                                                                                                                            ; altpciexpav_stif_tx_cntrl                ; pcie_cv_qsys ;
;                   |scfifo:tx_output_fifo|                                                                  ; 12.6 (0.0)           ; 13.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo                                                                                                                                                                                                                                                      ; scfifo                                   ; work         ;
;                      |scfifo_6m91:auto_generated|                                                          ; 12.6 (0.0)           ; 13.3 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated                                                                                                                                                                                                                           ; scfifo_6m91                              ; work         ;
;                         |a_dpfifo_ds91:dpfifo|                                                             ; 12.6 (7.1)           ; 13.3 (7.8)                       ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 23 (10)                   ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo                                                                                                                                                                                                      ; a_dpfifo_ds91                            ; work         ;
;                            |altsyncram_chn1:FIFOram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1056              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|altsyncram_chn1:FIFOram                                                                                                                                                                              ; altsyncram_chn1                          ; work         ;
;                            |cntr_ggb:rd_ptr_msb|                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                  ; cntr_ggb                                 ; work         ;
;                            |cntr_hgb:wr_ptr|                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                      ; cntr_hgb                                 ; work         ;
;                            |cntr_tg7:usedw_counter|                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                               ; cntr_tg7                                 ; work         ;
;                |altpciexpav_stif_txavl_cntrl:txavl|                                                        ; 76.7 (76.7)          ; 79.8 (79.8)                      ; 3.7 (3.7)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 145 (145)           ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl                                                                                                                                                                                                                                                                            ; altpciexpav_stif_txavl_cntrl             ; pcie_cv_qsys ;
;                |altpciexpav_stif_txresp_cntrl:txresp|                                                      ; 115.8 (115.8)        ; 121.1 (121.1)                    ; 5.3 (5.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 218 (218)           ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp                                                                                                                                                                                                                                                                          ; altpciexpav_stif_txresp_cntrl            ; pcie_cv_qsys ;
;                |altsyncram:tx_cpl_buff|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff                                                                                                                                                                                                                                                                                        ; altsyncram                               ; work         ;
;                   |altsyncram_8vn1:auto_generated|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_8vn1:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_8vn1                          ; work         ;
;                |scfifo:rd_bypass_fifo|                                                                     ; 17.1 (0.0)           ; 17.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 34 (0)                    ; 0 (0)         ; 6208              ; 3     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo                                                                                                                                                                                                                                                                                         ; scfifo                                   ; work         ;
;                   |scfifo_35a1:auto_generated|                                                             ; 17.1 (0.0)           ; 17.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (0)              ; 34 (0)                    ; 0 (0)         ; 6208              ; 3     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated                                                                                                                                                                                                                                                              ; scfifo_35a1                              ; work         ;
;                      |a_dpfifo_aba1:dpfifo|                                                                ; 17.1 (8.6)           ; 17.1 (8.6)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (17)             ; 34 (12)                   ; 0 (0)         ; 6208              ; 3     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo                                                                                                                                                                                                                                         ; a_dpfifo_aba1                            ; work         ;
;                         |altsyncram_1in1:FIFOram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 6208              ; 3     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|altsyncram_1in1:FIFOram                                                                                                                                                                                                                 ; altsyncram_1in1                          ; work         ;
;                         |cntr_igb:rd_ptr_msb|                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_igb:rd_ptr_msb                                                                                                                                                                                                                     ; cntr_igb                                 ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                  ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                         ; cntr_jgb                                 ; work         ;
;                         |cntr_vg7:usedw_counter|                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|cntr_vg7:usedw_counter                                                                                                                                                                                                                  ; cntr_vg7                                 ; work         ;
;                |scfifo:txcmd_fifo|                                                                         ; 13.0 (0.0)           ; 13.6 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 22 (0)                    ; 0 (0)         ; 1568              ; 3     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo                                                                                                                                                                                                                                                                                             ; scfifo                                   ; work         ;
;                   |scfifo_u4a1:auto_generated|                                                             ; 13.0 (0.0)           ; 13.6 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 22 (0)                    ; 0 (0)         ; 1568              ; 3     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_u4a1                              ; work         ;
;                      |a_dpfifo_5ba1:dpfifo|                                                                ; 13.0 (7.5)           ; 13.6 (8.1)                       ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (16)             ; 22 (9)                    ; 0 (0)         ; 1568              ; 3     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_5ba1                            ; work         ;
;                         |altsyncram_nhn1:FIFOram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1568              ; 3     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram                                                                                                                                                                                                                     ; altsyncram_nhn1                          ; work         ;
;                         |cntr_ggb:rd_ptr_msb|                                                              ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_ggb:rd_ptr_msb                                                                                                                                                                                                                         ; cntr_ggb                                 ; work         ;
;                         |cntr_hgb:wr_ptr|                                                                  ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_hgb:wr_ptr                                                                                                                                                                                                                             ; cntr_hgb                                 ; work         ;
;                         |cntr_tg7:usedw_counter|                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|cntr_tg7:usedw_counter                                                                                                                                                                                                                      ; cntr_tg7                                 ; work         ;
;                |scfifo:wrdat_fifo|                                                                         ; 12.5 (0.0)           ; 12.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 22 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo                                                                                                                                                                                                                                                                                             ; scfifo                                   ; work         ;
;                   |scfifo_p391:auto_generated|                                                             ; 12.5 (0.0)           ; 12.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 22 (0)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated                                                                                                                                                                                                                                                                  ; scfifo_p391                              ; work         ;
;                      |a_dpfifo_0a91:dpfifo|                                                                ; 12.5 (6.3)           ; 12.8 (6.9)                       ; 0.3 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (10)             ; 22 (9)                    ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo                                                                                                                                                                                                                                             ; a_dpfifo_0a91                            ; work         ;
;                         |altsyncram_hhn1:FIFOram|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|altsyncram_hhn1:FIFOram                                                                                                                                                                                                                     ; altsyncram_hhn1                          ; work         ;
;                         |cmpr_5l8:two_comparison|                                                          ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cmpr_5l8:two_comparison                                                                                                                                                                                                                     ; cmpr_5l8                                 ; work         ;
;                         |cntr_igb:rd_ptr_msb|                                                              ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_igb:rd_ptr_msb                                                                                                                                                                                                                         ; cntr_igb                                 ; work         ;
;                         |cntr_vg7:usedw_counter|                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|cntr_vg7:usedw_counter                                                                                                                                                                                                                      ; cntr_vg7                                 ; work         ;
;       |pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|                                                   ; 175.9 (0.0)          ; 202.2 (0.0)                      ; 26.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 263 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                     ; pcie_cv_qsys_mm_interconnect_0           ; pcie_cv_qsys ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                        ; 17.2 (17.2)          ; 17.3 (17.3)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                    ; pcie_cv_qsys ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                   ; 76.0 (0.0)           ; 79.3 (0.0)                       ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                                                                                                       ; altera_merlin_burst_adapter              ; pcie_cv_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|              ; 76.0 (76.0)          ; 79.3 (79.3)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (100)           ; 97 (97)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                       ; altera_merlin_burst_adapter_13_1         ; pcie_cv_qsys ;
;          |altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar0_agent|                                    ; 3.4 (3.4)            ; 3.8 (3.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar0_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent               ; pcie_cv_qsys ;
;          |altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|                          ; 22.3 (22.3)          ; 25.2 (25.2)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator          ; pcie_cv_qsys ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                             ; 22.6 (2.4)           ; 23.9 (2.6)                       ; 1.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (6)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                ; pcie_cv_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                ; 20.2 (20.2)          ; 21.3 (21.3)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                   ; altera_merlin_burst_uncompressor         ; pcie_cv_qsys ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator           ; pcie_cv_qsys ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|                               ; 16.2 (16.2)          ; 34.1 (34.1)                      ; 17.9 (17.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter                                                                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter              ; pcie_cv_qsys ;
;          |altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|                               ; 17.6 (17.6)          ; 18.0 (18.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter                                                                                                                                                                                                                                                                                                   ; altera_merlin_width_adapter              ; pcie_cv_qsys ;
;       |pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|                                                   ; 259.6 (0.0)          ; 384.3 (0.0)                      ; 125.2 (0.0)                                       ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 385 (0)             ; 696 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                                     ; pcie_cv_qsys_mm_interconnect_1           ; pcie_cv_qsys ;
;          |altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo|                        ; 26.5 (26.5)          ; 44.8 (44.8)                      ; 18.4 (18.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                    ; pcie_cv_qsys ;
;          |altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|                          ; 19.3 (19.3)          ; 21.5 (21.5)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo                                                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                    ; pcie_cv_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                ; 17.0 (0.0)           ; 90.0 (0.0)                       ; 73.2 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 190 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                    ; altera_avalon_st_handshake_clock_crosser ; pcie_cv_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                     ; 17.0 (16.0)          ; 90.0 (88.7)                      ; 73.2 (72.8)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 190 (186)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                           ; altera_avalon_st_clock_crosser           ; pcie_cv_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                      ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut            ; pcie_cv_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                      ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                      ; altera_std_synchronizer_nocut            ; pcie_cv_qsys ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                            ; 37.6 (0.0)           ; 46.9 (0.0)                       ; 9.5 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 135 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser ; pcie_cv_qsys ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                     ; 37.6 (37.0)          ; 46.9 (45.6)                      ; 9.5 (8.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 135 (131)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                       ; altera_avalon_st_clock_crosser           ; pcie_cv_qsys ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                      ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut            ; pcie_cv_qsys ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                      ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                  ; altera_std_synchronizer_nocut            ; pcie_cv_qsys ;
;          |altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|                     ; 70.7 (0.0)           ; 73.2 (0.0)                       ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter                                                                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter              ; pcie_cv_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|              ; 70.7 (70.7)          ; 73.2 (73.2)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (98)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                         ; altera_merlin_burst_adapter_13_1         ; pcie_cv_qsys ;
;          |altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar2_agent|                                    ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar2_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent               ; pcie_cv_qsys ;
;          |altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|                          ; 18.3 (18.3)          ; 18.4 (18.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator          ; pcie_cv_qsys ;
;          |altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|                               ; 21.2 (1.8)           ; 21.2 (1.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (5)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent                                                                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                ; pcie_cv_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                ; 19.3 (19.3)          ; 19.5 (19.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor         ; pcie_cv_qsys ;
;          |altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator|                     ; 9.4 (9.4)            ; 10.2 (10.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:alt_xcvr_reconfig_0_reconfig_mgmt_translator                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_translator           ; pcie_cv_qsys ;
;          |altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|                 ; 11.8 (11.8)          ; 29.6 (29.6)                      ; 17.7 (17.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 58 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter                                                                                                                                                                                                                                                                                     ; altera_merlin_width_adapter              ; pcie_cv_qsys ;
;          |altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_rsp_width_adapter|                 ; 26.2 (26.2)          ; 27.4 (27.4)                      ; 1.2 (1.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 69 (69)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_rsp_width_adapter                                                                                                                                                                                                                                                                                     ; altera_merlin_width_adapter              ; pcie_cv_qsys ;
;       |pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|                                                   ; 207.2 (0.0)          ; 231.6 (0.0)                      ; 26.9 (0.0)                                        ; 2.6 (0.0)                        ; 0.0 (0.0)            ; 322 (0)             ; 327 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                     ; pcie_cv_qsys_mm_interconnect_2           ; pcie_cv_qsys ;
;          |altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|                                     ; 16.6 (16.6)          ; 16.6 (16.6)                      ; 0.3 (0.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 22 (22)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                    ; pcie_cv_qsys ;
;          |altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|                                ; 84.4 (0.0)           ; 87.0 (0.0)                       ; 4.8 (0.0)                                         ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 109 (0)             ; 107 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter                                                                                                                                                                                                                                                                                                    ; altera_merlin_burst_adapter              ; pcie_cv_qsys ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|              ; 84.4 (84.4)          ; 87.0 (87.0)                      ; 4.8 (4.8)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 109 (109)           ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter_13_1         ; pcie_cv_qsys ;
;          |altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar4_agent|                                    ; 4.3 (4.3)            ; 6.1 (6.1)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:pcie_cv_hip_avmm_0_rxm_bar4_agent                                                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent               ; pcie_cv_qsys ;
;          |altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|                          ; 34.7 (34.7)          ; 38.0 (38.0)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 79 (79)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_master_translator          ; pcie_cv_qsys ;
;          |altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|                                          ; 22.3 (3.1)           ; 22.3 (3.3)                       ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (6)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                ; pcie_cv_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                ; 19.0 (19.0)          ; 19.0 (19.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor         ; pcie_cv_qsys ;
;          |altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator|                                ; 10.2 (10.2)          ; 13.8 (13.8)                      ; 3.6 (3.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_translator:pcie_cv_hip_avmm_0_cra_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator           ; pcie_cv_qsys ;
;          |altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|                            ; 16.0 (16.0)          ; 29.1 (29.1)                      ; 13.2 (13.2)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 21 (21)             ; 59 (59)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter              ; pcie_cv_qsys ;
;          |altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_rsp_width_adapter|                            ; 18.0 (18.0)          ; 18.7 (18.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_rsp_width_adapter                                                                                                                                                                                                                                                                                                ; altera_merlin_width_adapter              ; pcie_cv_qsys ;
;       |pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                       ; pcie_cv_qsys_onchip_memory2_0            ; pcie_cv_qsys ;
;          |altsyncram:the_altsyncram|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                             ; altsyncram                               ; work         ;
;             |altsyncram_urn1:auto_generated|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |PCIe_CV|pcie_cv_qsys:qsys_top|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_urn1:auto_generated                                                                                                                                                                                                                                                                                                              ; altsyncram_urn1                          ; work         ;
+------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; pcie_tx[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; pcie_tx[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; pcie_tx[2]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; pcie_tx[3]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; refclk        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; npor          ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; pcie_rx[0]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; pcie_rx[1]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; pcie_rx[2]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; pcie_rx[3]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; pcie_tx[0](n) ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; pcie_tx[1](n) ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; pcie_tx[2](n) ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; pcie_tx[3](n) ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; refclk(n)     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; pcie_rx[0](n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; pcie_rx[1](n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; pcie_rx[2](n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; pcie_rx[3](n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                      ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; refclk                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; npor                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|state                                                                                                              ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[15]                                                                                                     ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[12]                                                                                                     ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[11]                                                                                                     ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[10]                                                                                                     ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[13]                                                                                                     ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[1]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[2]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[3]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[4]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[14]                                                                                                     ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[5]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[6]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[7]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[8]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[9]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[16]                                                                                                     ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[0]                                                                                                      ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|in_pld_sync_sm_en                                                                                                  ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|dl_ltssm_reg[4]                                                                                                    ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|dl_ltssm_reg[3]                                                                                                    ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|dl_ltssm_reg[2]                                                                                                    ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|dl_ltssm_reg[1]                                                                                                    ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|dl_ltssm_reg[0]                                                                                                    ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|sync_regs[8]  ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|sync_regs[15] ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|sync_regs[14] ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|sync_regs[13] ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|sync_regs[12] ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|sync_regs[11] ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|sync_regs[10] ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_av_hd_dpcmn_bitsync2:bitsync_rx_ltd|altpcie_av_hd_dpcmn_bitsync:altpcie_av_hd_dpcmn_bitsync2|sync_regs[9]  ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|comb~0                                                                                                             ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|arst_r[2]                                                                                                          ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|arst_r[1]                                                                                                          ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|arst_r[0]                                                                                                          ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|reset_status                                                                                                                                                             ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                ; 0                 ; 0       ;
;      - npor~_wirecell                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[7]~DUPLICATE                                                                                            ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[8]~DUPLICATE                                                                                            ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[9]~DUPLICATE                                                                                            ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[16]~DUPLICATE                                                                                           ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[0]~DUPLICATE                                                                                            ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[2]~DUPLICATE                                                                                            ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[3]~DUPLICATE                                                                                            ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[4]~DUPLICATE                                                                                            ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[14]~DUPLICATE                                                                                           ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[5]~DUPLICATE                                                                                            ; 0                 ; 0       ;
;      - pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[6]~DUPLICATE                                                                                            ; 0                 ; 0       ;
; pcie_rx[0]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; pcie_rx[1]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; pcie_rx[2]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; pcie_rx[3]                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; refclk(n)                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; pcie_rx[0](n)                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; pcie_rx[1](n)                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; pcie_rx[2](n)                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; pcie_rx[3](n)                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                  ; Location                 ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; npor                                                                                                                                                                                                                                                                                                                                                                                                                  ; PIN_R17                  ; 56      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|always0~0                                                                                                                                                                                                                                                                                         ; LABCELL_X9_Y34_N54       ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|Equal12~0                                                                                                                                                                                                                             ; LABCELL_X23_Y33_N9       ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always0~0                                                                                                                                                                                                                             ; MLABCELL_X21_Y32_N0      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always1~0                                                                                                                                                                                                                             ; LABCELL_X16_Y32_N51      ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always6~2                                                                                                                                                                                                                             ; LABCELL_X19_Y32_N15      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[11]~1                                                                                                                                                                                                                       ; LABCELL_X16_Y30_N42      ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[0]~0                                                                                                                                                                                                                         ; LABCELL_X16_Y32_N54      ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[8]~1                                                                                                                                                                                                                       ; LABCELL_X18_Y31_N33      ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[8]~2                                                                                                                                                                                                                       ; LABCELL_X18_Y31_N57      ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr~1                                                                                                                                                                                                                      ; MLABCELL_X21_Y32_N27     ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]                                                                                                                                                                                                                               ; LABCELL_X13_Y31_N51      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]                                                                                                                                                                                                                               ; LABCELL_X11_Y31_N39      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]                                                                                                                                                                                                                               ; LABCELL_X11_Y31_N30      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]                                                                                                                                                                                                                               ; LABCELL_X11_Y31_N21      ; 2       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[4]~0                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y34_N39       ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|Selector0~7                                                                                                                                                                                                                        ; LABCELL_X16_Y33_N45      ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|Selector21~0                                                                                                                                                                                                                       ; LABCELL_X17_Y34_N42      ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst|waitrequest                                                                                                                                                                                             ; LABCELL_X19_Y32_N36      ; 61      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0                                                                                                                                                                       ; LABCELL_X16_Y33_N51      ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0                                                                                                                                                                     ; LABCELL_X11_Y31_N12      ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0                                                                                                                                                                     ; LABCELL_X12_Y33_N51      ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0                                                                                                                                                                      ; LABCELL_X11_Y32_N9       ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[1]~3                                                                                                                                                                                             ; LABCELL_X16_Y36_N42      ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[2]~2                                                                                                                                                                                           ; LABCELL_X16_Y36_N51      ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[0]~2                                                                                                                                                                                           ; LABCELL_X16_Y36_N57      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[3]~2                                                                                                                                                                                            ; LABCELL_X16_Y36_N39      ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[0]~0                                                                                                                                                                                               ; LABCELL_X18_Y36_N42      ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[0]~1                                                                                                                                                                                               ; LABCELL_X18_Y36_N24      ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[3]~4                                                                                                                                                                                               ; LABCELL_X17_Y35_N39      ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0[0]~1                                                                                                                                                                                                  ; LABCELL_X18_Y36_N30      ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0_p[0]~1                                                                                                                                                                                                ; MLABCELL_X15_Y36_N21     ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1]~0                                                                                                                                                                                         ; LABCELL_X18_Y36_N36      ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_WRITE                                                                                                                                                                                          ; FF_X15_Y31_N17           ; 13      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.SAMPLE_TB                                                                                                                                                                                            ; FF_X15_Y35_N32           ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[0]~0                                                                                                                                                                                                            ; LABCELL_X17_Y33_N54      ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[10]~12                                                                                                                                                                                                           ; LABCELL_X22_Y34_N54      ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[10]~16                                                                                                                                                                                                           ; LABCELL_X17_Y36_N54      ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[12]~15                                                                                                                                                                                                           ; LABCELL_X22_Y34_N6       ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[8]~6                                                                                                                                                                                                             ; LABCELL_X18_Y34_N54      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                       ; FF_X10_Y33_N35           ; 171     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|ifsel_notdone_resync                                                                                                                                                                                                                                                                                                                                      ; FF_X9_Y34_N38            ; 245     ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                          ; FF_X40_Y30_N38           ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                           ; FF_X40_Y30_N5            ; 242     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                   ; FF_X30_Y27_N38           ; 530     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                       ; FF_X30_Y27_N44           ; 516     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|g_exit_detectquiet.cnt_dect_quiet_low[2]~0                                                                                                                  ; MLABCELL_X15_Y19_N48     ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_rs_hip:g_soft_reset.altpcie_rs_hip|npor_sync                                                                                                                                                   ; FF_X13_Y19_N20           ; 34      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|altpcie_tl_cfg_pipe:g_tl_cfg_sync.altpcie_tl_cfg_pipe_inst|always0~0                                                                                                                                   ; LABCELL_X12_Y23_N51      ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|arst_r[2]                                                                                                                                                                                              ; FF_X10_Y27_N31           ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always5~0 ; LABCELL_X10_Y29_N30      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[1].sv_xcvr_avmm_csr_inst|always5~0 ; LABCELL_X10_Y30_N54      ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[2].sv_xcvr_avmm_csr_inst|always5~0 ; LABCELL_X10_Y33_N36      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[3].sv_xcvr_avmm_csr_inst|always5~1 ; MLABCELL_X8_Y33_N57      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|comb~0                                                                                                                                                                                                 ; LABCELL_X10_Y27_N0       ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout                                                                                                                                                                                             ; HIP_X1_Y15_N0            ; 3057    ; Clock                                   ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|hold_count[15]~0                                                                                                                                                                                       ; LABCELL_X11_Y19_N36      ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|reset_status                                                                                                                                                                                                                                                 ; FF_X10_Y27_N22           ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|Equal3~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y18_N36     ; 30      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|app_rstn                                                                                                                                                                                                                                                                                                                   ; FF_X16_Y21_N41           ; 104     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|exits_r                                                                                                                                                                                                                                                                                                                    ; FF_X16_Y21_N44           ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|npor_sync_pld_clk                                                                                                                                                                                                                                                                                                          ; FF_X12_Y18_N14           ; 52      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcierd_hip_rs:rs_hip|recovery_cnt[16]~0                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y17_N42     ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~0                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N30      ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~1                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N48      ; 58      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~10                                                                                                                                                                                                                    ; LABCELL_X18_Y22_N21      ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~11                                                                                                                                                                                                                    ; LABCELL_X18_Y22_N3       ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~12                                                                                                                                                                                                                    ; LABCELL_X18_Y22_N12      ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~13                                                                                                                                                                                                                    ; LABCELL_X18_Y22_N15      ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~14                                                                                                                                                                                                                    ; LABCELL_X18_Y22_N57      ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~15                                                                                                                                                                                                                    ; LABCELL_X18_Y22_N33      ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~2                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N45      ; 42      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~3                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N9       ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~4                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N51      ; 44      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~5                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N42      ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~6                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N36      ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~7                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N0       ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~8                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N6       ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|Equal0~9                                                                                                                                                                                                                     ; LABCELL_X18_Y22_N18      ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cfg_status:i_cfg_stat|rstn_rr                                                                                                                                                                                                                      ; FF_X19_Y21_N29           ; 437     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|AdTrWriteReqVld_o~0                                                                                                                                                                                                             ; LABCELL_X27_Y20_N51      ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|addr_decode_reg[4]                                                                                                                                                                                                              ; FF_X21_Y21_N26           ; 25      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|always0~2                                                                                                                                                                                                                       ; LABCELL_X27_Y20_N30      ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_avalon:i_avalon|avalon_state_reg.CRA_PIPE                                                                                                                                                                                                       ; FF_X25_Y23_N5            ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|AvlRuptEnable_reg[16]~0                                                                                                                                                                                                   ; LABCELL_X23_Y20_N33      ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[0]~1                                                                                                                                                                                                    ; LABCELL_X27_Y20_N57      ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[16]~0                                                                                                                                                                                                   ; LABCELL_X23_Y20_N0       ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt|PciRuptEnable_reg[8]~2                                                                                                                                                                                                    ; MLABCELL_X25_Y20_N54     ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|ram_write~1                                                                                                                                                                                                                    ; LABCELL_X22_Y20_N36      ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|ram_write~0                                                                                                                                                                                                                    ; LABCELL_X23_Y20_N24      ; 4       ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|PndgRdHeader_o[56]                                                                                                                                                                                                                               ; LABCELL_X29_Y28_N51      ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always24~1                                                                                                                                                                                                                                       ; LABCELL_X31_Y32_N0       ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always25~0                                                                                                                                                                                                                                       ; LABCELL_X33_Y31_N12      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always26~0                                                                                                                                                                                                                                       ; LABCELL_X33_Y31_N39      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always27~0                                                                                                                                                                                                                                       ; LABCELL_X30_Y32_N3       ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always28~0                                                                                                                                                                                                                                       ; LABCELL_X33_Y31_N57      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always29~0                                                                                                                                                                                                                                       ; LABCELL_X33_Y31_N27      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always30~1                                                                                                                                                                                                                                       ; LABCELL_X33_Y31_N9       ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|always31~0                                                                                                                                                                                                                                       ; LABCELL_X33_Y31_N24      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|chk_hdr_rise                                                                                                                                                                                                                                     ; LABCELL_X33_Y32_N18      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|cpl_add_cntr[3]~3                                                                                                                                                                                                                                ; LABCELL_X33_Y32_N45      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[29]                                                                                                                                                                                                                                   ; FF_X25_Y28_N53           ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|header_reg[68]~0                                                                                                                                                                                                                                 ; LABCELL_X27_Y28_N48      ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[11]                                                                                                                                                                                                                                     ; FF_X30_Y26_N5            ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[14]                                                                                                                                                                                                                                     ; FF_X30_Y26_N41           ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[1]                                                                                                                                                                                                                                      ; FF_X29_Y26_N56           ; 73      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[2]                                                                                                                                                                                                                                      ; FF_X25_Y28_N41           ; 11      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[6]                                                                                                                                                                                                                                      ; FF_X29_Y28_N59           ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                                                                                                                                                                                      ; FF_X23_Y26_N23           ; 50      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|_~0                                                                                                                                                                         ; LABCELL_X29_Y26_N51      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|_~6                                                                                                                                                                         ; MLABCELL_X21_Y26_N57     ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|valid_rreq~6                                                                                                                                                                ; MLABCELL_X25_Y26_N18     ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|valid_wreq                                                                                                                                                                  ; LABCELL_X24_Y27_N30      ; 14      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[10]~1                                                                                                                                                                                                                          ; LABCELL_X40_Y24_N36      ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp|rd_addr_cntr[5]~1                                                                                                                                                                                                                                    ; MLABCELL_X28_Y32_N27     ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|_~3                                                                                                                                                                                                                 ; LABCELL_X33_Y26_N12      ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|_~6                                                                                                                                                                                                                 ; MLABCELL_X34_Y26_N36     ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|q_b[15]                                                                                                                                                                                     ; M10K_X41_Y29_N0          ; 36      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|valid_rreq                                                                                                                                                                                                          ; LABCELL_X40_Y26_N51      ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|valid_wreq                                                                                                                                                                                                          ; LABCELL_X33_Y26_N21      ; 14      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|CplBuffRdAddr_o~0                                                                                                                                                                                                                                     ; LABCELL_X40_Y26_N18      ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|always17~0                                                                                                                                                                                                                                            ; LABCELL_X45_Y23_N21      ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|always1~0                                                                                                                                                                                                                                             ; LABCELL_X46_Y23_N33      ; 103     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dat_cntr[8]~4                                                                                                                                                                                                                                     ; LABCELL_X46_Y23_N51      ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|fifo_transmit                                                                                                                                                                                                                                         ; LABCELL_X13_Y23_N15      ; 66      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|nph_cred_cons_reg[2]~1                                                                                                                                                                                                                                ; LABCELL_X13_Y27_N57      ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[16]~7                                                                                                                                                                                                                         ; LABCELL_X33_Y25_N42      ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[37]~21                                                                                                                                                                                                                        ; LABCELL_X37_Y26_N33      ; 9       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_data_in_reg[54]~29                                                                                                                                                                                                                        ; LABCELL_X36_Y23_N57      ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr~0                                                                                                                                                                                                                                ; MLABCELL_X34_Y23_N6      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|rdbp_fifo_sel                                                                                                                                                                                                                                         ; LABCELL_X42_Y24_N54      ; 123     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|_~5                                                                                                                                                                             ; LABCELL_X13_Y23_N57      ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|_~6                                                                                                                                                                             ; LABCELL_X40_Y22_N21      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|valid_rreq~0                                                                                                                                                                    ; LABCELL_X13_Y23_N48      ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|valid_wreq                                                                                                                                                                      ; LABCELL_X40_Y22_N48      ; 15      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_sop_out_reg~0                                                                                                                                                                                                                                      ; LABCELL_X13_Y23_N27      ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|wr_dat_cntr[3]~3                                                                                                                                                                                                                                      ; LABCELL_X42_Y22_N27      ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[11]~0                                                                                                                                                                                                                            ; LABCELL_X45_Y26_N48      ; 67      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                                                                                                                                                                                        ; FF_X46_Y26_N29           ; 72      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Equal12~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y31_N57      ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Equal3~0                                                                                                                                                                                                                                            ; LABCELL_X43_Y29_N51      ; 68      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|Equal6~1                                                                                                                                                                                                                                            ; LABCELL_X45_Y30_N57      ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|always7~2                                                                                                                                                                                                                                           ; LABCELL_X42_Y31_N39      ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[5]~4                                                                                                                                                                                                                                  ; LABCELL_X45_Y31_N15      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|curr_bcnt_reg[7]~0                                                                                                                                                                                                                                  ; LABCELL_X43_Y29_N54      ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|payload_consumed_cntr[4]~2                                                                                                                                                                                                                          ; LABCELL_X46_Y31_N54      ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[2]                                                                                                                                                                                                                                     ; FF_X42_Y30_N17           ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[4]                                                                                                                                                                                                                                     ; FF_X42_Y30_N23           ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp|txresp_state[8]                                                                                                                                                                                                                                     ; FF_X45_Y31_N14           ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain[67]~1                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y27_N21      ; 34      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[6]~0                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y27_N0       ; 28      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|cmdfifo_datain_reg[90]~1                                                                                                                                                                                                                                                                 ; LABCELL_X45_Y29_N18      ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|_~5                                                                                                                                                                                                                ; MLABCELL_X47_Y23_N0      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|_~6                                                                                                                                                                                                                ; MLABCELL_X47_Y23_N57     ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|valid_rreq                                                                                                                                                                                                         ; MLABCELL_X47_Y23_N9      ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|valid_wreq                                                                                                                                                                                                         ; LABCELL_X45_Y24_N12      ; 19      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|_~5                                                                                                                                                                                                                    ; LABCELL_X43_Y25_N36      ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|_~6                                                                                                                                                                                                                    ; LABCELL_X45_Y25_N57      ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|valid_rreq~1                                                                                                                                                                                                           ; LABCELL_X42_Y25_N27      ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|valid_wreq                                                                                                                                                                                                             ; LABCELL_X43_Y26_N21      ; 15      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|_~1                                                                                                                                                                                                                    ; LABCELL_X48_Y24_N54      ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|valid_rreq                                                                                                                                                                                                             ; LABCELL_X43_Y24_N27      ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|cfgctl_addr_strobe                                                                                                                                                                                                                                                                                              ; FF_X17_Y22_N53           ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|rstn_rr                                                                                                                                                                                                                                                                                                         ; FF_X33_Y25_N17           ; 1476    ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|rxm_read_data_valid                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y28_N48      ; 16      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|comb~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y25_N24      ; 3       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y29_N27      ; 20      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                           ; FF_X37_Y29_N50           ; 4       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                               ; MLABCELL_X25_Y26_N36     ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                                       ; MLABCELL_X21_Y27_N18     ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118]                                                                                                                                                                                 ; FF_X27_Y27_N20           ; 38      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                ; MLABCELL_X28_Y26_N57     ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                    ; FF_X18_Y26_N44           ; 66      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                            ; FF_X27_Y26_N50           ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|address_register[23]~0                                                                                                                                                                                                                                                  ; LABCELL_X23_Y29_N24      ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|always4~0                                                                                                                                                                                                                                                               ; LABCELL_X23_Y29_N6       ; 11      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar0_translator|burstcount_register_lint[8]~2                                                                                                                                                                                                                                           ; LABCELL_X23_Y29_N0       ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                           ; LABCELL_X37_Y29_N18      ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|comb~0                                                                                                                                                                                                                                                                                     ; LABCELL_X36_Y29_N24      ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y27_N39      ; 4       ; Read enable, Write enable               ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|rp_valid                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y29_N21      ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|data_reg[8]~0                                                                                                                                                                                                                                                                ; LABCELL_X27_Y26_N30      ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                      ; FF_X22_Y26_N44           ; 103     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y29_N9       ; 33      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                             ; LABCELL_X30_Y31_N48      ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y31_N51     ; 19      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                             ; FF_X28_Y31_N29           ; 4       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                     ; LABCELL_X30_Y31_N21      ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                         ; LABCELL_X24_Y28_N39      ; 93      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                               ; LABCELL_X24_Y32_N48      ; 48      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~0                                                                                                                                                                         ; LABCELL_X22_Y33_N21      ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[118]                                                                                                                                                                   ; FF_X25_Y31_N56           ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                  ; MLABCELL_X21_Y32_N12     ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                      ; FF_X24_Y32_N20           ; 55      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                              ; FF_X24_Y32_N2            ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|address_register[52]~0                                                                                                                                                                                                                                                  ; MLABCELL_X21_Y28_N36     ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|always4~0                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y28_N45     ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|burstcount_register_lint[5]~0                                                                                                                                                                                                                                           ; MLABCELL_X21_Y28_N48     ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar2_translator|internal_beginbursttransfer~0                                                                                                                                                                                                                                           ; LABCELL_X22_Y28_N0       ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                             ; MLABCELL_X28_Y31_N57     ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                   ; LABCELL_X30_Y31_N33      ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:alt_xcvr_reconfig_0_reconfig_mgmt_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[2]~0                                                                                                                                                                                                               ; LABCELL_X29_Y31_N30      ; 96      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|data_reg[3]~0                                                                                                                                                                                                                                                  ; LABCELL_X23_Y32_N36      ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                        ; FF_X25_Y30_N14           ; 101     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_rsp_width_adapter|always10~2                                                                                                                                                                                                                                                     ; LABCELL_X30_Y31_N36      ; 41      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_rsp_width_adapter|always9~0                                                                                                                                                                                                                                                      ; LABCELL_X30_Y31_N51      ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y28_N12      ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:pcie_cv_hip_avmm_0_cra_agent_rsp_fifo|mem[0][116]                                                                                                                                                                                                                                                                        ; FF_X34_Y28_N29           ; 4       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                          ; LABCELL_X22_Y24_N51      ; 45      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|always10~1                                                                                                                                                                                    ; LABCELL_X23_Y24_N3       ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[138]                                                                                                                                                                              ; FF_X22_Y23_N32           ; 44      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                             ; LABCELL_X27_Y24_N6       ; 61      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                 ; FF_X24_Y24_N38           ; 77      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_burst_adapter:pcie_cv_hip_avmm_0_cra_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                         ; FF_X23_Y25_N26           ; 12      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|address_register[23]~0                                                                                                                                                                                                                                                  ; LABCELL_X23_Y28_N48      ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|always4~0                                                                                                                                                                                                                                                               ; LABCELL_X23_Y28_N39      ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:pcie_cv_hip_avmm_0_rxm_bar4_translator|burstcount_register_lint[8]~2                                                                                                                                                                                                                                           ; LABCELL_X23_Y28_N42      ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~5                                                                                                                                                                                                                        ; MLABCELL_X34_Y28_N27     ; 19      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|comb~0                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y28_N27      ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:pcie_cv_hip_avmm_0_cra_agent|rp_valid                                                                                                                                                                                                                                                                                ; LABCELL_X33_Y28_N3       ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|byte_cnt_reg[2]~0                                                                                                                                                                                                                                                         ; LABCELL_X22_Y24_N15      ; 55      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                   ; FF_X22_Y25_N50           ; 104     ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:pcie_cv_hip_avmm_0_cra_rsp_width_adapter|always10~0                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y28_N6      ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; refclk~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                                                                                          ; REFCLKDIVIDER_X0_Y27_N31 ; 1046    ; Clock                                   ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                      ; Location                 ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+----------------------+------------------+---------------------------+
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout ; HIP_X1_Y15_N0            ; 3057    ; Global Clock         ; GCLK3            ; --                        ;
; refclk~input~FITTER_INSERTED                                                                                                                                                                                              ; REFCLKDIVIDER_X0_Y27_N31 ; 1046    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|rstn_rr                                       ; 1476    ;
; ~GND                                                                                                                                                ; 571     ;
; pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 530     ;
; pcie_cv_qsys:qsys_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; 516     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                        ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                               ; Location                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ot12:auto_generated|ALTSYNCRAM              ; M10K block ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0          ; db/reconfig_map_0.mif             ; M10K_X14_Y31_N0, M10K_X14_Y33_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ALTSYNCRAM                            ; AUTO       ; Single Port      ; Single Clock ; 8            ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256   ; 8                           ; 32                          ; --                          ; --                          ; 256                 ; 1           ; 0          ; None                              ; M10K_X26_Y21_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb|altsyncram:altsyncram_component|altsyncram_nui1:auto_generated|ALTSYNCRAM                            ; AUTO       ; Single Port      ; Single Clock ; 8            ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 256   ; 8                           ; 32                          ; --                          ; --                          ; 256                 ; 1           ; 0          ; None                              ; M10K_X26_Y22_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_vl91:auto_generated|a_dpfifo_6s91:dpfifo|altsyncram_7hn1:FIFOram|ALTSYNCRAM                ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 82           ; 16           ; 82           ; yes                    ; no                      ; yes                    ; yes                     ; 1312  ; 16                          ; 79                          ; 16                          ; 79                          ; 1264                ; 2           ; 0          ; None                              ; M10K_X26_Y25_N0, M10K_X26_Y26_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_rvr1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 66           ; 512          ; 66           ; yes                    ; no                      ; yes                    ; no                      ; 33792 ; 512                         ; 1                           ; 512                         ; 1                           ; 512                 ; 1           ; 0          ; None                              ; M10K_X38_Y32_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|altsyncram_bhn1:FIFOram|ALTSYNCRAM                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 57           ; 16           ; 57           ; yes                    ; no                      ; yes                    ; yes                     ; 912   ; 16                          ; 55                          ; 16                          ; 55                          ; 880                 ; 2           ; 0          ; None                              ; M10K_X41_Y29_N0, M10K_X38_Y29_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans|altpciexpav_stif_a2p_vartrans:vartrans|altsyncram:altsyncram_component|altsyncram_6492:auto_generated|ALTSYNCRAM ; AUTO       ; True Dual Port   ; Single Clock ; 2            ; 64           ; 2            ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 2                           ; 64                          ; 2                           ; 64                          ; 128                 ; 4           ; 0          ; None                              ; M10K_X26_Y19_N0, M10K_X26_Y20_N0, M10K_X26_Y24_N0, M10K_X14_Y22_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Mode       ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|altsyncram_chn1:FIFOram|ALTSYNCRAM                    ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 66           ; 16           ; 66           ; yes                    ; no                      ; yes                    ; yes                     ; 1056  ; 16                          ; 66                          ; 16                          ; 66                          ; 1056                ; 2           ; 0          ; None                              ; M10K_X14_Y25_N0, M10K_X14_Y23_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff|altsyncram_8vn1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 128          ; 64           ; 128          ; 64           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 128                         ; 64                          ; 128                         ; 64                          ; 8192                ; 2           ; 0          ; None                              ; M10K_X38_Y28_N0, M10K_X38_Y27_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|altsyncram_1in1:FIFOram|ALTSYNCRAM                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 99           ; 64           ; 99           ; yes                    ; no                      ; yes                    ; yes                     ; 6336  ; 64                          ; 97                          ; 64                          ; 97                          ; 6208                ; 3           ; 0          ; None                              ; M10K_X41_Y23_N0, M10K_X38_Y23_N0, M10K_X41_Y22_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram|ALTSYNCRAM                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 16           ; 99           ; 16           ; 99           ; yes                    ; no                      ; yes                    ; yes                     ; 1584  ; 16                          ; 98                          ; 16                          ; 98                          ; 1568                ; 3           ; 0          ; None                              ; M10K_X41_Y24_N0, M10K_X38_Y25_N0, M10K_X41_Y26_N0                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:wrdat_fifo|scfifo_p391:auto_generated|a_dpfifo_0a91:dpfifo|altsyncram_hhn1:FIFOram|ALTSYNCRAM                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 64           ; 64           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 4096  ; 64                          ; 64                          ; 64                          ; 64                          ; 4096                ; 2           ; 0          ; None                              ; M10K_X38_Y24_N0, M10K_X41_Y25_N0                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Grounded Input Enables ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_urn1:auto_generated|ALTSYNCRAM                                                                                                                                                    ; AUTO       ; Single Port      ; Single Clock ; 1024         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 32768 ; 1024                        ; 32                          ; --                          ; --                          ; 32768               ; 4           ; 0          ; pcie_cv_qsys_onchip_memory2_0.hex ; M10K_X38_Y30_N0, M10K_X38_Y31_N0, M10K_X38_Y26_N0, M10K_X41_Y27_N0 ; Don't care           ; Don't care      ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+-----------------------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Routing Usage Summary                                   ;
+------------------------------+--------------------------+
; Routing Resource Type        ; Usage                    ;
+------------------------------+--------------------------+
; Block interconnects          ; 10,877 / 374,484 ( 3 % ) ;
; C12 interconnects            ; 87 / 16,664 ( < 1 % )    ;
; C2 interconnects             ; 3,499 / 155,012 ( 2 % )  ;
; C4 interconnects             ; 1,845 / 72,600 ( 3 % )   ;
; DQS bus muxes                ; 0 / 30 ( 0 % )           ;
; DQS-18 I/O buses             ; 0 / 30 ( 0 % )           ;
; DQS-9 I/O buses              ; 0 / 30 ( 0 % )           ;
; Direct links                 ; 975 / 374,484 ( < 1 % )  ;
; Global clocks                ; 2 / 16 ( 13 % )          ;
; Horizontal periphery clocks  ; 0 / 72 ( 0 % )           ;
; Local interconnects          ; 2,116 / 112,960 ( 2 % )  ;
; Quadrant clocks              ; 0 / 88 ( 0 % )           ;
; R14 interconnects            ; 263 / 15,868 ( 2 % )     ;
; R14/C12 interconnect drivers ; 315 / 27,256 ( 1 % )     ;
; R3 interconnects             ; 4,492 / 169,296 ( 3 % )  ;
; R6 interconnects             ; 7,323 / 330,800 ( 2 % )  ;
; Spine clocks                 ; 9 / 480 ( 2 % )          ;
; Wire stub REs                ; 0 / 20,834 ( 0 % )       ;
+------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Outputs with single-ended I/O Standard found.                         ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 19        ; 0            ; 0            ; 19        ; 19        ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 16           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 19           ; 19           ; 19           ; 19           ; 19           ; 0         ; 19           ; 19           ; 0         ; 0         ; 19           ; 3            ; 19           ; 19           ; 19           ; 19           ; 3            ; 19           ; 19           ; 19           ; 19           ; 3            ; 19           ; 19           ; 19           ; 19           ; 19           ; 19           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; pcie_tx[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_tx[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_tx[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_tx[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; refclk             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; npor               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_rx[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_rx[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_rx[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_rx[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_tx[0](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_tx[1](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_tx[2](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_tx[3](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; refclk(n)          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_rx[0](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_rx[1](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_rx[2](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pcie_rx[3](n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                         ; Destination Clock(s)                                                                                                                    ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout ; qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout ; 193.2             ;
; refclk                                                                                                                                  ; refclk                                                                                                                                  ; 117.2             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                            ; Destination Register                                                                                                                                                                                                                                     ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|output_fifo_wrreq_reg                                                                      ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|full_dff           ; 0.911             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|full_dff             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|scfifo:tx_output_fifo|scfifo_6m91:auto_generated|a_dpfifo_ds91:dpfifo|full_dff           ; 0.836             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|full_dff                                                 ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_5m91:auto_generated|a_dpfifo_cs91:dpfifo|full_dff                                               ; 0.732             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[7]                                                                             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                           ; 0.689             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[4]                                                                             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                           ; 0.645             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|bytes_to_4KB_reg[3]                                                                        ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[30]                                                                          ; 0.622             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7] ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.619             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[8]                                                                             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[30]                                                                          ; 0.619             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|bytes_to_4KB_reg[4]                                                                        ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rd_addr_reg[30]                                                                          ; 0.618             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[8]                                                                    ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[12]                                                                 ; 0.605             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[2]                                                                             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                           ; 0.603             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]        ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.602             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS     ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.590             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[3]                                                                    ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|outstanding_tag_cntr[3]                                                                  ; 0.584             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[4]                                                                           ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS               ; 0.570             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[2]                                                       ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[9]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[6]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[7]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[8]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[0]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[1]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[2]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[3]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[4]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[5]                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[1]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[4]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[3]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[2]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[9]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[8]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[7]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[6]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[2]                                                   ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[1]                                                   ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write                                                            ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[0]                                      ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|address[0]                                      ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                    ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[0]                                                                                                                                                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|req_and_use_mutex                                                       ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_arbiter:arbiter|grant[4]                                                                                                                                                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_OC_CALEN_DATA_STATE                                           ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|write_reg                                       ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.SET_ADDR_OFFSET_REQ_STATE                                         ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.REQUEST_CONTROL_STATE                                             ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ADDRESS_OFFSET_STATE                                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DATA_STATE                                                  ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|read                                            ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.000000                                                            ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_busy                                    ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WAIT_FOR_NEXT_STATE                                               ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[1]                                                       ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[0]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[5]                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_read                                                             ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[103]        ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]        ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|lif_inwait                                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|lif_wrwait                                                                 ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ACQUIRE_PMUTEX_STATE                                              ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[0]                                                       ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]                                                   ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:alt_xcvr_reconfig_0_reconfig_mgmt_agent_rsp_fifo|mem_used[1]                                                                                                  ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[102]        ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg           ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]        ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]        ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]        ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_direct:direct.sc_direct|reg_arb_req                                                                                                                                          ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8] ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3] ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2] ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6] ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5] ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4] ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[0]                                                  ; 0.567             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[12]                                                                               ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|empty_dff                                             ; 0.557             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[10]                                                                                                                           ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|pif_ser_shift_load                                                                                                                   ; 0.554             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|rx_state[7]                                                                           ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS               ; 0.553             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|rxm_irq_sreg                                                                               ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                           ; 0.552             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[9]                                                                             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                           ; 0.552             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|cfg_prmcsr[2]                                                                                                                                        ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                           ; 0.552             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                           ; 0.552             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[5]                                                                             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                           ; 0.552             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[6]                                                                             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|txavl_state[0]                                                                           ; 0.552             ;
; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg           ; pcie_cv_qsys:qsys_top|pcie_cv_qsys_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:alt_xcvr_reconfig_0_reconfig_mgmt_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; 0.550             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[2]                                                                          ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                  ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[1]                                                                          ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[1]                                                                  ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|cpl_dwsent_reg[0]                                                                          ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_35a1:auto_generated|a_dpfifo_aba1:dpfifo|altsyncram_1in1:FIFOram|q_b[31]                         ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_u4a1:auto_generated|a_dpfifo_5ba1:dpfifo|altsyncram_nhn1:FIFOram|q_b[31]                             ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[13]                                                                               ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[17]                                                                               ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl|tx_state[14]                                                                               ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[0]                                                                  ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|txcpl_buffer_size[2]                                                                ; 0.538             ;
; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[8]                                                                                                                            ; pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|pif_ser_shift_load                                                                                                                   ; 0.535             ;
; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[7]                                                                    ; pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpciexpav_stif_app:avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txavl_cntrl:txavl|remain_rdbytecnt_reg[12]                                                                 ; 0.532             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CGXFC7C7F23C8 for design "PCIe_CV"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "pcie_cv_qsys:qsys_top|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ot12:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 10 pins of 10 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Warning (184028): 9 pin(s) must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin(s)
    Warning (184027): Pin refclk must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 3
    Warning (184027): Pin pcie_rx[0] must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 7
    Warning (184027): Pin pcie_rx[1] must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 7
    Warning (184027): Pin pcie_rx[2] must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 7
    Warning (184027): Pin pcie_rx[3] must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 7
    Warning (184027): Pin pcie_tx[0] must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 5
    Warning (184027): Pin pcie_tx[1] must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 5
    Warning (184027): Pin pcie_tx[2] must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 5
    Warning (184027): Pin pcie_tx[3] must use differential I/O standard -- the Fitter will automatically assign 1.5-V PCML differential I/O standard to pin File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 5
Info (184025): 9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "pcie_tx[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "pcie_tx[0](n)". File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 5
    Info (184026): differential I/O pin "pcie_tx[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "pcie_tx[1](n)". File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 5
    Info (184026): differential I/O pin "pcie_tx[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "pcie_tx[2](n)". File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 5
    Info (184026): differential I/O pin "pcie_tx[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "pcie_tx[3](n)". File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 5
    Info (184026): differential I/O pin "refclk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "refclk(n)". File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 3
    Info (184026): differential I/O pin "pcie_rx[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "pcie_rx[0](n)". File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 7
    Info (184026): differential I/O pin "pcie_rx[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "pcie_rx[1](n)". File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 7
    Info (184026): differential I/O pin "pcie_rx[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "pcie_rx[2](n)". File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 7
    Info (184026): differential I/O pin "pcie_rx[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "pcie_rx[3](n)". File: C:/Users/Jeff/Documents/Jeff/Verilog/PCIe_CV.v Line: 7
Info (184020): Starting Fitter periphery placement operations
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11178): Promoted 2 clocks (2 global)
    Info (11162): pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|coreclkout~CLKENA0 with 4007 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): refclk~input~FITTER_INSERTEDCLKENA0 with 1001 fanout uses global clock CLKCTRL_G2
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_cal_av
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_av_edge_detect_clk -period 10 [get_registers *alt_cal_av*|*pd*_det|alt_edge_det_ff?]
        Info (332166): set_clock_groups -exclusive -group [get_clocks {alt_cal_av_edge_detect_clk}]
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: 'pcie_cv_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'pcie_cv_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'pcie_cv_qsys/synthesis/submodules/altera_pci_express.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 10.000 -waveform {0.000 5.000} -name refclk refclk
    Info (332110): create_clock -period 0.800 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.800 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.800 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_clock -period 0.800 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 5 -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|clkcdr1t} -divide_by 10 -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|refclk} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|refiqclk0} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulsex6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkpx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkx6up} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|refiqclk0} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|refiqclk1} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|refiqclk1} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|refiqclk1} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout}
    Info (332110): create_clock -period 8.000 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes} -divide_by 10 -multiply_by 2 -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): create_generated_clock -source {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_tx_pcs_pma_interface|wys|clockoutto8gpcs} -duty_cycle 50.00 -name {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk} {qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk}
    Info (332110): set_max_delay -to [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
    Info (332110): set_min_delay -to [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_max_delay -to [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] 20.000
    Info (332110): set_min_delay -to [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_IN }] -10.000
    Info (332110): set_max_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] 20.000
    Info (332110): set_min_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT }] -10.000
    Info (332110): set_max_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
    Info (332110): set_max_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] 20.000
    Info (332110): set_min_delay -from [get_ports { pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_common_pld_pcs_interface_rbc:inst_av_hssi_common_pld_pcs_interface|pldnfrzdrv }] -10.000
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'pcie_cv_qsys/synthesis/submodules/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'pcie_cv_sdc.sdc'
Warning (332043): Overwriting existing clock: refclk
Warning (332189): derive_pll_clocks was called multiple times with different options. Repeated calls to derive_pll_clocks do not modify existing clocks.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|pldclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top~BURIED_SYNC_DATA127
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[1].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[2].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_rx_pcs_rbc:inst_av_hssi_8g_rx_pcs|wys~BURIED_SYNC_DATA357
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pcs:inst_av_pcs|av_pcs_ch:ch[3].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys~BURIED_SYNC_DATA93
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_rx_pma:av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser~BURIED_SYNC_DATA74
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser|lfclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA159
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst|avmmclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
    Info (332098): From: qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst|avmmclk  to: pcie_cv_qsys:qsys_top|altpcie_cv_hip_avmm_hwtcl:pcie_cv_hip_avmm_0|altpcie_cv_hip_ast_hwtcl:c5_hip_ast|altpcie_av_hip_ast_hwtcl:altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom:altpcie_av_hip_128bit_atom|av_xcvr_pipe_native_hip:g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_native:inst_av_xcvr_native|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[3].av_hssi_avmm_interface_inst~BURIED_SYNC_DATA44
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 53 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 alt_cal_av_edge_detect_clk
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_cavhip.arriav_hd_altpe2_hip_top|coreclkout
    Info (332111):   10.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout
    Info (332111):    0.800 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|av_xcvr_tx_pll_inst|pll[0].pll.cmu_pll.tx_pll|clkcdr
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[0].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[1].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[2].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_rx_pcs|wys|txpmaclk
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pcs|ch[3].inst_av_pcs_ch|inst_av_hssi_8g_tx_pcs|wys|txpmalocalclk
    Info (332111):   10.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.800 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_cdr|clk90bdes
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[0].rx_pma.rx_pma_deser|clk90b
    Info (332111):   10.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.800 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_cdr|clk90bdes
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[1].rx_pma.rx_pma_deser|clk90b
    Info (332111):   10.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.800 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_cdr|clk90bdes
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[2].rx_pma.rx_pma_deser|clk90b
    Info (332111):   10.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.cdr_refclk_mux0|clkout
    Info (332111):    0.800 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_cdr|clk90bdes
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_rx_pma|rx_pmas[3].rx_pma.rx_pma_deser|clk90b
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.800 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulseout
    Info (332111):    0.800 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkpout
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[1].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclkout
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.800 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[2].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|cpulse
    Info (332111):    0.800 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|hfclkp
    Info (332111):    4.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|lfclkp
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[0]
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[1]
    Info (332111):    8.000 qsys_top|pcie_cv_hip_avmm_0|c5_hip_ast|altpcie_av_hip_ast_hwtcl|altpcie_av_hip_128bit_atom|g_pcie_xcvr.av_xcvr_pipe_native_hip|inst_av_xcvr_native|inst_av_pma|av_tx_pma|tx_pma_insts[3].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb|pclk[2]
    Info (332111):   10.000       refclk
    Info (332111):   10.000 sv_reconfig_pma_testbus_clk_0
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:16
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:18
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:12
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:23
Info (11888): Total time spent on timing analysis during the Fitter is 20.68 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:20
Info (144001): Generated suppressed messages file C:/Users/Jeff/Documents/Jeff/Verilog/output_files/PCIe_CV.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 2905 megabytes
    Info: Processing ended: Sun Oct 29 14:55:59 2017
    Info: Elapsed time: 00:02:25
    Info: Total CPU time (on all processors): 00:06:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Jeff/Documents/Jeff/Verilog/output_files/PCIe_CV.fit.smsg.


