/*
 * Copyright (c) 2015-2016, 2018 The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/dts-v1/;

#include "skeleton.dtsi"
#include <dt-bindings/clock/qcom,gcc-ipq4019.h>
#include <dt-bindings/clock/qcom,adcc-ipq4019.h>
#include <dt-bindings/sound/ipq40xx-audio.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	model = "Qualcomm Atheros, Inc. IPQ4019";
	compatible = "qcom,ipq4019";
	interrupt-parent = <&intc>;

	aliases {
		spi0 = &spi_0;
		spi1 = &spi_1;
		i2c0 = &i2c_0;
		i2c1 = &i2c_1;
		ethernet0 = "/soc/edma/gmac0";
		ethernet1 = "/soc/edma/gmac1";
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			enable-method = "qcom,kpss-acc-v2";
			next-level-cache = <&L2>;
			qcom,acc = <&acc0>;
			qcom,saw = <&saw0>;
			reg = <0x0>;
			clocks = <&gcc GCC_APPS_CLK_SRC>;
			clock-frequency = <0>;
			operating-points = <
				/* kHz	uV (fixed) */
				48000	1100000
				200000	1100000
				500000	1100000
				716000  1100000
			>;
			clock-latency = <256000>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			enable-method = "qcom,kpss-acc-v2";
			next-level-cache = <&L2>;
			qcom,acc = <&acc1>;
			qcom,saw = <&saw1>;
			reg = <0x1>;
			clocks = <&gcc GCC_APPS_CLK_SRC>;
			clock-frequency = <0>;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			enable-method = "qcom,kpss-acc-v2";
			next-level-cache = <&L2>;
			qcom,acc = <&acc2>;
			qcom,saw = <&saw2>;
			reg = <0x2>;
			clocks = <&gcc GCC_APPS_CLK_SRC>;
			clock-frequency = <0>;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			enable-method = "qcom,kpss-acc-v2";
			next-level-cache = <&L2>;
			qcom,acc = <&acc3>;
			qcom,saw = <&saw3>;
			reg = <0x3>;
			clocks = <&gcc GCC_APPS_CLK_SRC>;
			clock-frequency = <0>;
		};

		L2: l2-cache {
			compatible = "qcom,arch-cache";
			cache-level = <2>;
			qcom,saw = <&saw_l2>;
		};
	};

	pmu {
		compatible = "arm,cortex-a7-pmu";
		interrupts = <GIC_PPI 7 (GIC_CPU_MASK_SIMPLE(4) |
					 IRQ_TYPE_LEVEL_HIGH)>;
	};

	clocks {
		sleep_clk: sleep_clk {
			compatible = "fixed-clock";
			clock-frequency = <32768>;
			#clock-cells = <0>;
		};
	};

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		compatible = "simple-bus";

		intc: interrupt-controller@b000000 {
			compatible = "qcom,msm-qgic2";
			interrupt-controller;
			#interrupt-cells = <3>;
			reg = <0x0b000000 0x1000>,
			<0x0b002000 0x1000>;
		};

		gcc: clock-controller@1800000 {
			compatible = "qcom,gcc-ipq4019";
			#clock-cells = <1>;
			#reset-cells = <1>;
			reg = <0x1800000 0x60000>;
		};


		timer {
			compatible = "arm,armv7-timer";
			interrupts = <1 2 0xf08>,
				     <1 3 0xf08>,
				     <1 4 0xf08>,
				     <1 1 0xf08>;
			clock-frequency = <48000000>;
			always-on;
		};


		tlmm: pinctrl@0x01000000 {
			compatible = "qcom,ipq4019-pinctrl";
			reg = <0x01000000 0x300000>;
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
			#interrupt-cells = <2>;
			interrupts = <0 208 0>;
		};

		blsp_dma: dma@7884000 {
			compatible = "qcom,bam-v1.7.0";
			reg = <0x07884000 0x23000>;
			interrupts = <GIC_SPI 238 IRQ_TYPE_NONE>;
			clocks = <&gcc GCC_BLSP1_AHB_CLK>;
			clock-names = "bam_clk";
			#dma-cells = <1>;
			qcom,ee = <0>;
			status = "disabled";
		};

		spi_0: spi@78b5000 {
			compatible = "qcom,spi-qup-v2.2.1";
			reg = <0x78b5000 0x600>;
			interrupts = <GIC_SPI 95 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gcc GCC_BLSP1_QUP1_SPI_APPS_CLK>,
				 <&gcc GCC_BLSP1_AHB_CLK>;
			clock-names = "core", "iface";
			#address-cells = <1>;
			#size-cells = <0>;
			dmas = <&blsp_dma 5>, <&blsp_dma 4>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		spi_1: spi@78b6000 {
			compatible = "qcom,spi-qup-v2.2.1";
			reg = <0x78b6000 0x600>;
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gcc GCC_BLSP1_QUP2_SPI_APPS_CLK>,
				 <&gcc GCC_BLSP1_AHB_CLK>;
			clock-names = "core", "iface";
			#address-cells = <1>;
			#size-cells = <0>;
			dmas = <&blsp_dma 7>, <&blsp_dma 6>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

		i2c_0: i2c@78b7000 { /* BLSP1 QUP3 */
			compatible = "qcom,i2c-qup-v2.2.1";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x78b7000 0x600>;
			interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
				 <&gcc GCC_BLSP1_QUP1_I2C_APPS_CLK>;
			clock-names = "iface", "core";
			clock-frequency  = <100000>;
			qup-clock-frequency  = <19050000>;
			dmas = <&blsp_dma 9>, <&blsp_dma 8>;
			dma-names = "rx", "tx";
			status = "disabled";
                };

		i2c_1: i2c@78b8000 { /* BLSP1 QUP4 */
			compatible = "qcom,i2c-qup-v2.2.1";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x78b8000 0x600>;
			interrupts = <GIC_SPI 98 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&gcc GCC_BLSP1_AHB_CLK>,
				 <&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>;
			clock-names = "iface", "core";
			clock-frequency  = <100000>;
			qup-clock-frequency  = <19050000>;
			duty-cycle = <0x5edb>;
			dmas = <&blsp_dma 11>, <&blsp_dma 10>;
			dma-names = "rx", "tx";
			noise-reject-scl = <0x1>;
			noise-reject-sda = <0x1>;
			status = "disabled";
                };

		rng@0x00022000 {
			compatible = "qcom,prng";
			reg = <0x00022000 0x140>;
			clocks = <&gcc GCC_PRNG_AHB_CLK>;
			clock-names = "core";
			status = "disabled";
		};

		cryptobam: dma@8e04000 {
			compatible = "qcom,bam-v1.7.0";
			reg = <0x08e04000 0x20000>;
			interrupts = <GIC_SPI 207 0>;
			clocks = <&gcc GCC_CRYPTO_AHB_CLK>;
			clock-names = "bam_clk";
			#dma-cells = <1>;
			qcom,ee = <1>;
			qcom,controlled-remotely;
			status = "disabled";
		};

		crypto@8e3a000 {
			compatible = "qcom,crypto-v5.1";
			reg = <0x08e3a000 0x6000>;
			clocks = <&gcc GCC_CRYPTO_AHB_CLK>,
				 <&gcc GCC_CRYPTO_AXI_CLK>,
				 <&gcc GCC_CRYPTO_CLK>;
			clock-names = "iface", "bus", "core";
			dmas = <&cryptobam 2>, <&cryptobam 3>;
			dma-names = "rx", "tx";
			status = "disabled";
		};

                acc0: clock-controller@b088000 {
                        compatible = "qcom,kpss-acc-v2";
                        reg = <0x0b088000 0x1000>, <0xb008000 0x1000>;
                };

                acc1: clock-controller@b098000 {
                        compatible = "qcom,kpss-acc-v2";
                        reg = <0x0b098000 0x1000>, <0xb008000 0x1000>;
                };

                acc2: clock-controller@b0a8000 {
                        compatible = "qcom,kpss-acc-v2";
                        reg = <0x0b0a8000 0x1000>, <0xb008000 0x1000>;
                };

                acc3: clock-controller@b0b8000 {
                        compatible = "qcom,kpss-acc-v2";
                        reg = <0x0b0b8000 0x1000>, <0xb008000 0x1000>;
                };

                saw0: regulator@b089000 {
                        compatible = "qcom,saw2";
                        reg = <0x02089000 0x1000>, <0x0b009000 0x1000>;
                        regulator;
                };

                saw1: regulator@b099000 {
                        compatible = "qcom,saw2";
                        reg = <0x0b099000 0x1000>, <0x0b009000 0x1000>;
                        regulator;
                };

                saw2: regulator@b0a9000 {
                        compatible = "qcom,saw2";
                        reg = <0x0b0a9000 0x1000>, <0x0b009000 0x1000>;
                        regulator;
                };

                saw3: regulator@b0b9000 {
                        compatible = "qcom,saw2";
                        reg = <0x0b0b9000 0x1000>, <0x0b009000 0x1000>;
                        regulator;
                };

		saw_l2: regulator@b012000 {
			compatible = "qcom,saw2";
			reg = <0xb012000 0x1000>;
			regulator;
		};

		sdhci@7824000 {
			compatible = "qcom,sdhci-msm-v4";
			reg = <0x7824900 0x11c>, <0x7824000 0x800>;
			interrupts = <0 123 0>, <0 138 0>;
			bus-width = <8>;
			resets = <&gcc GCC_SDHCI_DDR_PLL_RESET>;
			reset-names = "sdhci_ddr_pll_reset";
			clocks = <&gcc GCC_SDCC1_APPS_CLK>, <&gcc GCC_SDCC1_AHB_CLK>;
			clock-names = "core", "iface";
			clock-frequency = <192000000>;
			status = "disabled";
		};
		 edma@c080000 {
			compatible = "qcom,ess-edma";
			reg = <0xc080000 0x8000>;
			qcom,page-mode = <0>;
			qcom,rx_head_buf_size = <1540>;
			qcom,num_gmac = <2>;
			qcom,mdio_supported;
			interrupts = <0 65 1>,
					<0 66 1>,
					<0 67 1>,
					<0 68 1>,
					<0 69 1>,
					<0 70 1>,
					<0 71 1>,
					<0 72 1>,
					<0 73 1>,
					<0 74 1>,
					<0 75 1>,
					<0 76 1>,
					<0 77 1>,
					<0 78 1>,
					<0 79 1>,
					<0 80 1>,
					<0 240 1>,
					<0 241 1>,
					<0 242 1>,
					<0 243 1>,
					<0 244 1>,
					<0 245 1>,
					<0 246 1>,
					<0 247 1>,
					<0 248 1>,
					<0 249 1>,
					<0 250 1>,
					<0 251 1>,
					<0 252 1>,
					<0 253 1>,
					<0 254 1>,
					<0 255 1>;
			gmac0 {
				local-mac-address = [000000000000];
				qcom,phy_mdio_addr = <4>;
				qcom,poll_required = <1>;
				qcom,forced_speed = <1000>;
				qcom,forced_duplex = <1>;
				vlan_tag = <2 0x20>;
			};
			gmac1 {
				local-mac-address = [000000000000];
				qcom,phy_mdio_addr = <3>;
				qcom,poll_required = <1>;
				qcom,forced_speed = <1000>;
				qcom,forced_duplex = <1>;
				vlan_tag = <1 0x10>;
			};
		};

		ess-switch@c000000 {
			compatible = "qcom,ess-switch";
			reg = <0xc000000 0x80000>; /* 512KB */
			switch_access_mode = "local bus";
			resets = <&gcc ESS_RESET>;
			reset-names = "ess_rst";
			clocks = <&gcc GCC_ESS_CLK>;
			clock-names = "ess_clk";
			switch_cpu_bmp = <0x1>;  /* cpu port bitmap */
			switch_lan_bmp = <0x1e>; /* lan port bitmap */
			switch_wan_bmp = <0x20>; /* wan port bitmap */
		};

		ess-psgmii@98000 {
			compatible = "qcom,ess-psgmii";
			reg = <0x98000 0x800>; /* 2k */
			psgmii_access_mode = "local bus";
		};

		mdio@90000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "qcom,ipq40xx-mdio";
			reg = <0x90000 0x64>;
			phy0: ethernet-phy@0 {
				reg = <0>;
			};
			phy1: ethernet-phy@1 {
				reg = <1>;
			};
			phy2: ethernet-phy@2 {
				reg = <2>;
			};
			phy3: ethernet-phy@3 {
				reg = <3>;
			};
			phy4: ethernet-phy@4 {
				reg = <4>;
			};
		};

		vccq_sd0: regulator@0 {
			compatible = "qcom,regulator-ipq4019";
			regulator-name = "SD0 VccQ";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <3000000>;
			states = <3000000 0x3
				1800000 0x1>;
			reg = <0x01948000 0x4>;
			mask = <0x3>;
			status="disabled";
		};

		serial@78af000 {
			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
			reg = <0x78af000 0x200>;
			interrupts = <0 107 0>;
			status = "disabled";
			clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>,
				<&gcc GCC_BLSP1_AHB_CLK>;
			clock-names = "core", "iface";
			dmas = <&blsp_dma 1>, <&blsp_dma 0>;
			dma-names = "rx", "tx";
		};

		serial@78b0000 {
			compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
			reg = <0x78b0000 0x200>;
			interrupts = <0 108 0>;
			status = "disabled";
			clocks = <&gcc GCC_BLSP1_UART2_APPS_CLK>,
				<&gcc GCC_BLSP1_AHB_CLK>;
			clock-names = "core", "iface";
			dmas = <&blsp_dma 3>, <&blsp_dma 2>;
			dma-names = "rx", "tx";
		};

		watchdog@b017000 {
			compatible = "qcom,kpss-wdt-ipq4019";
			reg = <0xb017000 0x40>;
			interrupt-names = "bark_irq";
			interrupts = <0 3 0>;
			clocks = <&sleep_clk>;
			timeout-sec = <10>;
			status = "disabled";
		};

		restart@4ab000 {
			compatible = "qcom,pshold";
			reg = <0x4ab000 0x4>;
		};

                usb3_ss_phy: ssphy@0 {
                        compatible = "qca,uni-ssphy";
                        reg = <0x9a000 0x800>;
                        reg-names = "phy_base";
                        resets = <&gcc USB3_UNIPHY_PHY_ARES>;
                        reset-names = "por_rst";
                        qca,host = <1>;
                        qca,emulation = <0>;
                        status = "disabled";
                };

                dummy_ss_phy: ssphy@1 {
                        compatible = "qca,dummy-ssphy";
                        status = "disabled";
                };

                usb3_hs_phy: hsphy@a6000 {
                        compatible = "qca,baldur-usb3-hsphy";
                        reg = <0xa6000 0x40>;
                        reg-names = "phy_base";
                        resets = <&gcc USB3_HSPHY_POR_ARES>, <&gcc USB3_HSPHY_S_ARES>;
                        reset-names = "por_rst", "srif_rst";
                        qca,host = <1>;
                        qca,emulation = <0>;
                        status = "disabled";
                };

                usb2_hs_phy: hsphy@a8000 {
                        compatible = "qca,baldur-usb2-hsphy";
                        reg = <0xa8000 0x40>;
                        reg-names = "phy_base";
                        resets = <&gcc USB2_HSPHY_POR_ARES>, <&gcc USB2_HSPHY_S_ARES>;
                        reset-names = "por_rst", "srif_rst";
                        qca,host = <1>;
                        qca,emulation = <0>;
                        status = "disabled";
                };

		usb3: usb3@8a00000 {
                        compatible = "qca,dwc3";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        ranges;
                        reg = <0x8af8800 0x100>;
                        reg-names = "qscratch_base";
                        clocks = <&gcc GCC_USB3_MASTER_CLK>,
                                <&gcc GCC_USB3_SLEEP_CLK>,
                                <&gcc GCC_USB3_MOCK_UTMI_CLK>;
                        clock-names = "master",
                                "sleep",
                                "mock_utmi";
                        qca,host = <1>;
                        status = "disabled";

                        dwc3@8a00000 {
                                compatible = "snps,dwc3";
                                reg = <0x8a00000 0xf8000>;
                                interrupts = <0 132 0>;
                                usb-phy = <&usb3_hs_phy>, <&usb3_ss_phy>;
                                phy-names = "usb2-phy", "usb3-phy";
                                tx-fifo-resize;
                                dr_mode = "host";
                        };
                };

                usb2: usb2@6000000 {
                        compatible = "qca,dwc3";
                        #address-cells = <1>;
                        #size-cells = <1>;
                        ranges;
                        reg = <0x60f8800 0x100>;
                        reg-names = "qscratch_base";
                        clocks = <&gcc GCC_USB2_MASTER_CLK>,
                                <&gcc GCC_USB2_SLEEP_CLK>,
                                <&gcc GCC_USB2_MOCK_UTMI_CLK>;
                        clock-names = "master",
                                "sleep",
                                "mock_utmi";
                        qca,host = <1>;
                        status = "disabled";

                        dwc3@6000000 {
                                compatible = "snps,dwc3";
                                reg = <0x6000000 0xf8000>;
                                interrupts = <0 136 0>;
                                usb-phy = <&usb2_hs_phy>, <&dummy_ss_phy>;
                                phy-names = "usb2-phy", "usb3-phy";
                                tx-fifo-resize;
                                dr_mode = "host";
                        };
                };

               wifi0: wifi@a000000 {
                       compatible = "qca,wifi-ipq40xx";
                       reg = <0xa000000 0x200000>;
                       core-id = <0x0>;
                       resets = <&gcc WIFI0_CPU_INIT_RESET>,
                               <&gcc WIFI0_RADIO_SRIF_RESET>,
                               <&gcc WIFI0_RADIO_WARM_RESET>,
                               <&gcc WIFI0_RADIO_COLD_RESET>,
                               <&gcc WIFI0_CORE_WARM_RESET>,
                               <&gcc WIFI0_CORE_COLD_RESET>;
                       reset-names = "wifi_cpu_init",
                               "wifi_radio_srif",
                               "wifi_radio_warm",
                               "wifi_radio_cold",
                               "wifi_core_warm",
                               "wifi_core_cold";
                       clocks = <&gcc GCC_WCSS2G_CLK>,
                               <&gcc GCC_WCSS2G_REF_CLK>,
                               <&gcc GCC_WCSS2G_RTC_CLK>;
                       clock-names = "wifi_wcss_cmd", "wifi_wcss_ref", "wifi_wcss_rtc";
                       interrupts = <0 0x20 0x1>,
                               <0 0x21 0x1>,
                               <0 0x22 0x1>,
                               <0 0x23 0x1>,
                               <0 0x24 0x1>,
                               <0 0x25 0x1>,
                               <0 0x26 0x1>,
                               <0 0x27 0x1>,
                               <0 0x28 0x1>,
                               <0 0x29 0x1>,
                               <0 0x2a 0x1>,
                               <0 0x2b 0x1>,
                               <0 0x2c 0x1>,
                               <0 0x2d 0x1>,
                               <0 0x2e 0x1>,
                               <0 0x2f 0x1>,
                               <0 0xa8 0x0>;
                       interrupt-names = "msi0", "msi1", "msi2", "msi3", "msi4", "msi5", "msi6",
                               "msi7", "msi8", "msi9", "msi10", "msi11", "msi12", "msi13", "msi14",
                               "msi15", "legacy";
                       status = "ok";
                       qca,msi_addr = <0x0b006040>;
                       qca,msi_base = <0x40>;
                       qcom,ath10k-pre-calibration-data = [00];
               };
               wifi1: wifi@a800000 {
                       compatible = "qca,wifi-ipq40xx";
                       reg = <0xa800000 0x200000>;
                       core-id = <0x1>;
                       resets = <&gcc WIFI1_CPU_INIT_RESET>,
                               <&gcc WIFI1_RADIO_SRIF_RESET>,
                               <&gcc WIFI1_RADIO_WARM_RESET>,
                               <&gcc WIFI1_RADIO_COLD_RESET>,
                               <&gcc WIFI1_CORE_WARM_RESET>,
                               <&gcc WIFI1_CORE_COLD_RESET>;
                       reset-names = "wifi_cpu_init",
                               "wifi_radio_srif",
                               "wifi_radio_warm",
                               "wifi_radio_cold",
                               "wifi_core_warm",
                               "wifi_core_cold";
                       clocks = <&gcc GCC_WCSS5G_CLK>,
                               <&gcc GCC_WCSS5G_REF_CLK>,
                               <&gcc GCC_WCSS5G_RTC_CLK>;
                       clock-names = "wifi_wcss_cmd", "wifi_wcss_ref", "wifi_wcss_rtc";
                       interrupts = <0 0x30 0x1>,
                               <0 0x31 0x1>,
                               <0 0x32 0x1>,
                               <0 0x33 0x1>,
                               <0 0x34 0x1>,
                               <0 0x35 0x1>,
                               <0 0x36 0x1>,
                               <0 0x37 0x1>,
                               <0 0x38 0x1>,
                               <0 0x39 0x1>,
                               <0 0x3a 0x1>,
                               <0 0x3b 0x1>,
                               <0 0x3c 0x1>,
                               <0 0x3d 0x1>,
                               <0 0x3e 0x1>,
                               <0 0x3f 0x1>,
                               <0 0xa9 0x0>;
                       interrupt-names = "msi0", "msi1", "msi2", "msi3", "msi4", "msi5", "msi6",
                               "msi7", "msi8", "msi9", "msi10", "msi11", "msi12", "msi13", "msi14",
                               "msi15", "legacy";
                       status = "ok";
                       qca,msi_addr = <0x0b006040>;
                       qca,msi_base = <0x50>;
                       qcom,ath10k-pre-calibration-data = [00];
               };

                qcom,restart_reason {
                        compatible = "qca,scm_restart_reason";
			dload_status = <1>;
                };

		tz_usr_iface: qti,tz_usr_iface {
			compatible = "qti,tz-usr-iface";
			status = "disabled";
		};

		adcc: clock-controller@7700038 {
			compatible = "qcom,adcc-ipq4019";
			#clock-cells = <1>;
			#reset-cells = <1>;
			reg = <0x7700038 0x1DC>;
		};

		audio: audio@7700000 {
			compatible = "qca,ipq4019-audio-adss";
			reg = <0x7700000 0x34>;
			resets = <&gcc AUDIO_BLK_ARES>;
			reset-names = "blk_rst";
		};

		mbox0: mbox@7708000 {
			dma-index = <0>;
			compatible = "qca,ipq4019-mbox";
			reg = <0x7708000 0x1000>;
			interrupts = <0 156 0>;
			tx-channel = <MBOX0_TX_ID>;
			rx-channel = <MBOX0_RX_ID>;
		};

		mbox3: mbox@770e000 {
			dma-index = <3>;
			compatible = "qca,ipq4019-mbox";
			reg = <0x770E000 0x1000>;
			interrupts = <0 159 0>;
			tx-channel = <MBOX3_TX_ID>;
			rx-channel = <MBOX3_RX_ID>;
		};

		stereo0: stereo@7709000 {
			stereo-index = <STEREO0_ID>;
			compatible = "qca,ipq4019-stereo";
			reg = <0x7709000 0x1000>;
		};

		stereo3: stereo@770f000 {
			stereo-index = <STEREO3_ID>;
			compatible = "qca,ipq4019-stereo";
			reg = <0x770F000 0x1000>;
		};

		i2s: ipq4019-pcm-i2s@0 {
			compatible = "qca,ipq4019-i2s";
			dma-tx-channel = <MBOX0_TX_ID>;
			stereo-tx-port = <STEREO0_ID>;
			dma-rx-channel = <MBOX3_RX_ID>;
			stereo-rx-port = <STEREO3_ID>;
			clocks = <&adcc ADCC_TXB_CLK_SRC>,
				<&adcc ADCC_TXM_CLK_SRC>,
				<&adcc ADCC_RXB_CLK_SRC>,
				<&adcc ADCC_RXM_CLK_SRC>;
			clock-names = "audio_tx_bclk",
				"audio_tx_mclk",
				"audio_rx_bclk",
				"audio_rx_mclk";
			status = "disabled";
		};

		i2splatform: qca-pcm-i2s@7709000 {
			compatible = "qca,ipq4019-pcm-i2s";
			reg = <0x7709000 0x1000>;
			status = "disabled";
		};

		sound: sound@0 {
			compatible = "qca,ipq4019-audio";
			status = "disabled";
		};

	};
};
