// Seed: 483602475
module module_0 (
    output tri1  id_0,
    output wire  id_1,
    output uwire id_2
);
  logic id_4;
  ;
  time id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd0,
    parameter id_3 = 32'd36
) (
    input tri id_0,
    input wor _id_1,
    output tri0 id_2,
    output uwire _id_3,
    input wor id_4
    , id_10,
    output uwire id_5,
    input wire id_6,
    input supply1 id_7,
    input uwire id_8
);
  logic [id_1 : id_3] id_11;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
endmodule
