<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>A_IO_L2_in_0_x1</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>12702722</Best-caseLatency>
<Average-caseLatency>37871618</Average-caseLatency>
<Worst-caseLatency>63040514</Worst-caseLatency>
<Best-caseRealTimeLatency>42.338 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.126 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.210 sec</Worst-caseRealTimeLatency>
<Interval-min>12702722</Interval-min>
<Interval-max>63040514</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<A_IO_L2_in_0_x1_loop_1_A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3>
<TripCount>3072</TripCount>
<Latency>
<range>
<min>12628992</min>
<max>62966784</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>42092429</min>
<max>209868287</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4111</min>
<max>20497</max>
</range>
</IterationLatency>
<A_IO_L2_in_0_x1_loop_4>
<TripCount>4</TripCount>
<Latency>4108</Latency>
<AbsoluteTimeLatency>13691</AbsoluteTimeLatency>
<IterationLatency>1027</IterationLatency>
<A_IO_L2_in_0_x1_loop_5_A_IO_L2_in_0_x1_loop_6_A_IO_L2_in_0_x1_loop_7>
<TripCount>512</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>3412</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x1_loop_5_A_IO_L2_in_0_x1_loop_6_A_IO_L2_in_0_x1_loop_7>
<A_IO_L2_in_0_x1_loop_8_A_IO_L2_in_0_x1_loop_9_A_IO_L2_in_0_x1_loop_10>
<TripCount>512</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>3412</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x1_loop_8_A_IO_L2_in_0_x1_loop_9_A_IO_L2_in_0_x1_loop_10>
</A_IO_L2_in_0_x1_loop_4>
<A_IO_L2_in_0_x1_loop_11_A_IO_L2_in_0_x1_loop_13_A_IO_L2_in_0_x1_loop_14>
<TripCount>8192</TripCount>
<Latency>16385</Latency>
<AbsoluteTimeLatency>54611</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_0_x1_loop_11_A_IO_L2_in_0_x1_loop_13_A_IO_L2_in_0_x1_loop_14>
<A_IO_L2_in_0_x1_loop_16>
<TripCount>4</TripCount>
<Latency>4108</Latency>
<AbsoluteTimeLatency>13691</AbsoluteTimeLatency>
<IterationLatency>1027</IterationLatency>
<A_IO_L2_in_0_x1_loop_17_A_IO_L2_in_0_x1_loop_18_A_IO_L2_in_0_x1_loop_19>
<TripCount>512</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>3412</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x1_loop_17_A_IO_L2_in_0_x1_loop_18_A_IO_L2_in_0_x1_loop_19>
<A_IO_L2_in_0_x1_loop_20_A_IO_L2_in_0_x1_loop_21_A_IO_L2_in_0_x1_loop_22>
<TripCount>512</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>3412</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x1_loop_20_A_IO_L2_in_0_x1_loop_21_A_IO_L2_in_0_x1_loop_22>
</A_IO_L2_in_0_x1_loop_16>
<A_IO_L2_in_0_x1_loop_23_A_IO_L2_in_0_x1_loop_25_A_IO_L2_in_0_x1_loop_26>
<TripCount>8192</TripCount>
<Latency>16385</Latency>
<AbsoluteTimeLatency>54611</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>4</PipelineDepth>
</A_IO_L2_in_0_x1_loop_23_A_IO_L2_in_0_x1_loop_25_A_IO_L2_in_0_x1_loop_26>
</A_IO_L2_in_0_x1_loop_1_A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3>
<A_IO_L2_in_0_x1_loop_28_A_IO_L2_in_0_x1_loop_30_A_IO_L2_in_0_x1_loop_31>
<TripCount>8192</TripCount>
<Latency>73728</Latency>
<AbsoluteTimeLatency>245735</AbsoluteTimeLatency>
<IterationLatency>9</IterationLatency>
<A_IO_L2_in_0_x1_loop_32>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</A_IO_L2_in_0_x1_loop_32>
</A_IO_L2_in_0_x1_loop_28_A_IO_L2_in_0_x1_loop_30_A_IO_L2_in_0_x1_loop_31>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<FF>2649</FF>
<LUT>3013</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>A_IO_L2_in_0_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x15_dout</name>
<Object>fifo_A_A_IO_L2_in_0_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x15_empty_n</name>
<Object>fifo_A_A_IO_L2_in_0_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_0_x15_read</name>
<Object>fifo_A_A_IO_L2_in_0_x15</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x16_din</name>
<Object>fifo_A_A_IO_L2_in_1_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x16_full_n</name>
<Object>fifo_A_A_IO_L2_in_1_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_A_IO_L2_in_1_x16_write</name>
<Object>fifo_A_A_IO_L2_in_1_x16</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x125_din</name>
<Object>fifo_A_PE_0_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x125_full_n</name>
<Object>fifo_A_PE_0_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_A_PE_0_0_x125_write</name>
<Object>fifo_A_PE_0_0_x125</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
