LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_unsigned.all;
USE ieee.std_logic_arith.all;



--  Entity Declaration

ENTITY PWM_sig IS
	-- {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
	PORT
	(
		rst : IN STD_LOGIC;
		gclk : IN STD_LOGIC;
		
		DC : IN INTEGER; -- Dfpga
		pwm : OUT STD_LOGIC
	);
	-- {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!

END PWM_sig;


--  Architecture Body

ARCHITECTURE PWM_sig_architecture OF PWM_sig IS

signal cou : integer := 0;
signal flag : std_logic;
signal FixedDC: integer;
signal gclk : std_logic;
begin

process(gclk,rst)

begin

if rst = '1' then 
	cou<= 0;
	flag<= '1';
	pwm<='0';
	
elsif gclk'event and gclk = '1' then

	FixedDC<=((5*(10**4))+((5*(10**4)*DC)/(4095))); -- Dfpga -> fixed duty cycle terms (1..2ms)

	if flag = '1' then 
		if (cou < 1000000) then
			cou<= cou+1;
			pwm<= '0';
		else
			flag<='0'; 
			cou<= 0;
		end if; 
	else 
		if (cou < 1000000) then
			cou<=cou + 1;
				if cou<=FixedDC then
					pwm<='1';
				else
					pwm<='0';
				end if;
		else 
			cou<= 0;
			flag<='0';
		end if;
end if;
end if;
end process;

END PWM_sig_architecture;