$date
	Wed Nov 16 20:32:38 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testsignextend $end
$var wire 32 ! extended_imm [31:0] $end
$var reg 1 " clk $end
$var reg 16 # immediate [15:0] $end
$scope module dut $end
$var wire 32 $ extended_imm [31:0] $end
$var wire 16 % immediate [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10101010101010 %
b10101010101010 $
b10101010101010 #
1"
b10101010101010 !
$end
#1000
0"
#2000
1"
