// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// CTRL
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 ~
// 0x17 : Memory 'TX_message' (1 * 32b)
//        Word n : bit [31:0] - TX_message[n]
// 0x18 ~
// 0x1f : Memory 'RX_message' (1 * 32b)
//        Word n : bit [31:0] - RX_message[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XAXI_SPI_DRIVER_CTRL_ADDR_AP_CTRL         0x00
#define XAXI_SPI_DRIVER_CTRL_ADDR_GIE             0x04
#define XAXI_SPI_DRIVER_CTRL_ADDR_IER             0x08
#define XAXI_SPI_DRIVER_CTRL_ADDR_ISR             0x0c
#define XAXI_SPI_DRIVER_CTRL_ADDR_TX_MESSAGE_BASE 0x10
#define XAXI_SPI_DRIVER_CTRL_ADDR_TX_MESSAGE_HIGH 0x17
#define XAXI_SPI_DRIVER_CTRL_WIDTH_TX_MESSAGE     32
#define XAXI_SPI_DRIVER_CTRL_DEPTH_TX_MESSAGE     1
#define XAXI_SPI_DRIVER_CTRL_ADDR_RX_MESSAGE_BASE 0x18
#define XAXI_SPI_DRIVER_CTRL_ADDR_RX_MESSAGE_HIGH 0x1f
#define XAXI_SPI_DRIVER_CTRL_WIDTH_RX_MESSAGE     32
#define XAXI_SPI_DRIVER_CTRL_DEPTH_RX_MESSAGE     1

