onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider {TB: fifo_multichrdctrl_tb ALL signals}
add wave -noupdate /fifo_multichrdctrl_tb/clk
add wave -noupdate /fifo_multichrdctrl_tb/i_rst_accum
add wave -noupdate /fifo_multichrdctrl_tb/i_acc_trigger_accum
add wave -noupdate /fifo_multichrdctrl_tb/i_data_valid_accum
add wave -noupdate /fifo_multichrdctrl_tb/i_data_accum
add wave -noupdate /fifo_multichrdctrl_tb/o_acc_valid
add wave -noupdate /fifo_multichrdctrl_tb/rst
add wave -noupdate /fifo_multichrdctrl_tb/i_channel_rd_select
add wave -noupdate /fifo_multichrdctrl_tb/i_rd_en
add wave -noupdate /fifo_multichrdctrl_tb/o_channel_rd_select
add wave -noupdate /fifo_multichrdctrl_tb/o_rd_data
add wave -noupdate /fifo_multichrdctrl_tb/o_rd_valid
add wave -noupdate -radix unsigned /fifo_multichrdctrl_tb/o_fill_count
add wave -noupdate /fifo_multichrdctrl_tb/i_rd_data_channels
add wave -noupdate /fifo_multichrdctrl_tb/o_rd_en_channels
add wave -noupdate /fifo_multichrdctrl_tb/i_rd_valid_channels
add wave -noupdate /fifo_multichrdctrl_tb/i_ready_channels
add wave -noupdate /fifo_multichrdctrl_tb/i_empty_channels
add wave -noupdate /fifo_multichrdctrl_tb/i_empty_next_channels
add wave -noupdate /fifo_multichrdctrl_tb/i_full_channels
add wave -noupdate /fifo_multichrdctrl_tb/i_full_next_channels
add wave -noupdate -radix unsigned /fifo_multichrdctrl_tb/i_fill_count_channels
add wave -noupdate /fifo_multichrdctrl_tb/o_rd_valid_channels
add wave -noupdate /fifo_multichrdctrl_tb/o_ready_channels
add wave -noupdate /fifo_multichrdctrl_tb/o_empty_channels
add wave -noupdate /fifo_multichrdctrl_tb/o_empty_next_channels
add wave -noupdate /fifo_multichrdctrl_tb/o_full_channels
add wave -noupdate /fifo_multichrdctrl_tb/o_full_next_channels
add wave -noupdate /fifo_multichrdctrl_tb/o_fill_count_channels
add wave -noupdate /fifo_multichrdctrl_tb/i_cmd_valid
add wave -noupdate /fifo_multichrdctrl_tb/i_cmd_rdchsel
add wave -noupdate /fifo_multichrdctrl_tb/i_cmd_rdcnt
add wave -noupdate /fifo_multichrdctrl_tb/o_cmd_ready
add wave -noupdate /fifo_multichrdctrl_tb/o_singlechannel_wr_valid
add wave -noupdate /fifo_multichrdctrl_tb/o_singlechannel_wr_data
add wave -noupdate /fifo_multichrdctrl_tb/i_singlechannel_wr_dready
add wave -noupdate -divider {DUT: 'fifo_multichrdctrl' IN ports}
add wave -noupdate /fifo_multichrdctrl_tb/dut/rst
add wave -noupdate /fifo_multichrdctrl_tb/dut/i_multichannel_rd_data
add wave -noupdate /fifo_multichrdctrl_tb/dut/i_cmd_rdcnt
add wave -noupdate /fifo_multichrdctrl_tb/dut/clk
add wave -noupdate /fifo_multichrdctrl_tb/dut/i_singlechannel_wr_dready
add wave -noupdate /fifo_multichrdctrl_tb/dut/i_cmd_valid
add wave -noupdate /fifo_multichrdctrl_tb/dut/i_multichannel_rd_valid
add wave -noupdate /fifo_multichrdctrl_tb/dut/i_cmd_rdchsel
add wave -noupdate -divider {DUT: 'fifo_multichrdctrl' OUT ports}
add wave -noupdate /fifo_multichrdctrl_tb/dut/o_multichannel_rd_en
add wave -noupdate /fifo_multichrdctrl_tb/dut/o_singlechannel_wr_data
add wave -noupdate /fifo_multichrdctrl_tb/dut/o_multichannel_rd_select
add wave -noupdate /fifo_multichrdctrl_tb/dut/o_cmd_ready
add wave -noupdate /fifo_multichrdctrl_tb/dut/o_singlechannel_wr_valid
add wave -noupdate -divider {DUT: 'fifo_multichrdctrl' INTERNAL signals}
add wave -noupdate -childformat {{{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[63]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[62]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[61]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[60]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[59]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[58]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[57]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[56]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[55]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[54]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[53]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[52]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[51]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[50]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[49]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[48]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[47]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[46]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[45]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[44]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[43]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[42]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[41]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[40]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[39]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[38]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[37]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[36]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[35]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[34]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[33]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[32]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[31]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[30]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[29]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[28]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[27]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[26]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[25]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[24]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[23]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[22]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[21]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[20]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[19]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[18]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[17]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[16]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[15]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[14]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[13]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[12]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[11]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[10]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[9]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[8]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[7]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[6]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[5]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[4]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[3]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[2]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[1]} -radix unsigned} {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[0]} -radix unsigned}} -expand -subitemconfig {{/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[63]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[62]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[61]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[60]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[59]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[58]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[57]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[56]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[55]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[54]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[53]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[52]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[51]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[50]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[49]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[48]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[47]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[46]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[45]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[44]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[43]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[42]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[41]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[40]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[39]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[38]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[37]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[36]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[35]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[34]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[33]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[32]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[31]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[30]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[29]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[28]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[27]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[26]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[25]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[24]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[23]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[22]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[21]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[20]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[19]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[18]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[17]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[16]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[15]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[14]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[13]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[12]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[11]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[10]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[9]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[8]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[7]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[6]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[5]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[4]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[3]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[2]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[1]} {-height 15 -radix unsigned} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram[0]} {-height 15 -radix unsigned}} {/fifo_multichrdctrl_tb/inst_fifo_accumulator/inst_fifo_wrselector/inst_fifo_multichannel/genblk1[0]/inst_fifo_ring/ram}
add wave -noupdate /fifo_multichrdctrl_tb/dut/rdchsel
add wave -noupdate /fifo_multichrdctrl_tb/dut/wr_data
add wave -noupdate /fifo_multichrdctrl_tb/dut/rdcnt
add wave -noupdate /fifo_multichrdctrl_tb/dut/rd_delay_counter
add wave -noupdate /fifo_multichrdctrl_tb/dut/multichannel_rd_en
add wave -noupdate /fifo_multichrdctrl_tb/dut/doing_stuff
add wave -noupdate /fifo_multichrdctrl_tb/dut/wr_valid
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/clk
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/i_rst
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/i_acc_trigger
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/i_data_valid
add wave -noupdate -radix unsigned /fifo_multichrdctrl_tb/inst_fifo_accumulator/i_data
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/o_acc_valid
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/i_rd_en_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/o_rd_valid_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/o_ready_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/o_empty_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/o_empty_next_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/o_full_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/o_full_next_channels
add wave -noupdate -radix unsigned /fifo_multichrdctrl_tb/inst_fifo_accumulator/o_fill_count_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/channel_rd_select
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/channel_rounds_cnt
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/rst_channels
add wave -noupdate -radix unsigned /fifo_multichrdctrl_tb/inst_fifo_accumulator/wr_channel_select
add wave -noupdate -radix unsigned /fifo_multichrdctrl_tb/inst_fifo_accumulator/o_rd_data_channels
add wave -noupdate -radix unsigned /fifo_multichrdctrl_tb/inst_fifo_accumulator/wr_data
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/rd_en_channels
add wave -noupdate -radix unsigned /fifo_multichrdctrl_tb/inst_fifo_accumulator/wr_data_p1
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/wr_data_p2
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/wr_valid
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/wr_valid_p1
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/wr_valid_p2
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/wr_accumulate
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/rd_data_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/ready_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/empty_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/empty_next_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/full_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/full_next_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/fill_count_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/items_written_round
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/items_accumulated_channels
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/items_accumulated_channels_next
add wave -noupdate /fifo_multichrdctrl_tb/inst_fifo_accumulator/acc_state
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {15065000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 424
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {3887527263 ps} {3949377513 ps}
