

================================================================
== Vitis HLS Report for 'compute_all_scores'
================================================================
* Date:           Mon Dec 20 19:03:28 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.911 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1452|     1452|  5.808 us|  5.808 us|  1452|  1452|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3  |     1450|     1450|         8|          1|          1|  1444|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n2 = alloca i32 1"   --->   Operation 11 'alloca' 'n2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 12 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 14 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_target_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %scores_source_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln92 = store i11 0, i11 %indvar_flatten20" [GAT_compute.cpp:92]   --->   Operation 19 'store' 'store_ln92' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln92 = store i3 0, i3 %nh" [GAT_compute.cpp:92]   --->   Operation 20 'store' 'store_ln92' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln92 = store i10 0, i10 %indvar_flatten" [GAT_compute.cpp:92]   --->   Operation 21 'store' 'store_ln92' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln92 = store i5 0, i5 %n1" [GAT_compute.cpp:92]   --->   Operation 22 'store' 'store_ln92' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln92 = store i5 0, i5 %n2" [GAT_compute.cpp:92]   --->   Operation 23 'store' 'store_ln92' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [GAT_compute.cpp:92]   --->   Operation 24 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%nh_1 = load i3 %nh" [GAT_compute.cpp:92]   --->   Operation 25 'load' 'nh_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i11 %indvar_flatten20" [GAT_compute.cpp:92]   --->   Operation 26 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i3 %nh_1" [GAT_compute.cpp:92]   --->   Operation 27 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [3/3] (0.99ns) (grouped into DSP with root node empty)   --->   "%mul_ln92 = mul i9 %zext_ln92, i9 100" [GAT_compute.cpp:92]   --->   Operation 28 'mul' 'mul_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.61ns)   --->   "%icmp_ln92 = icmp_eq  i11 %indvar_flatten20_load, i11 1444" [GAT_compute.cpp:92]   --->   Operation 29 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.73ns)   --->   "%add_ln92_1 = add i11 %indvar_flatten20_load, i11 1" [GAT_compute.cpp:92]   --->   Operation 30 'add' 'add_ln92_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split3, void" [GAT_compute.cpp:92]   --->   Operation 31 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [GAT_compute.cpp:93]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.57ns)   --->   "%add_ln92 = add i3 %nh_1, i3 1" [GAT_compute.cpp:92]   --->   Operation 33 'add' 'add_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.60ns)   --->   "%icmp_ln93 = icmp_eq  i10 %indvar_flatten_load, i10 361" [GAT_compute.cpp:93]   --->   Operation 34 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.27ns)   --->   "%select_ln92_1 = select i1 %icmp_ln93, i3 %add_ln92, i3 %nh_1" [GAT_compute.cpp:92]   --->   Operation 35 'select' 'select_ln92_1' <Predicate = (!icmp_ln92)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.72ns)   --->   "%add_ln93_1 = add i10 %indvar_flatten_load, i10 1" [GAT_compute.cpp:93]   --->   Operation 36 'add' 'add_ln93_1' <Predicate = (!icmp_ln92)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%select_ln93_3 = select i1 %icmp_ln93, i10 1, i10 %add_ln93_1" [GAT_compute.cpp:93]   --->   Operation 37 'select' 'select_ln93_3' <Predicate = (!icmp_ln92)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln92 = store i11 %add_ln92_1, i11 %indvar_flatten20" [GAT_compute.cpp:92]   --->   Operation 38 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln92 = store i3 %select_ln92_1, i3 %nh" [GAT_compute.cpp:92]   --->   Operation 39 'store' 'store_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln93 = store i10 %select_ln93_3, i10 %indvar_flatten" [GAT_compute.cpp:93]   --->   Operation 40 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.13>
ST_2 : Operation 41 [2/3] (0.99ns) (grouped into DSP with root node empty)   --->   "%mul_ln92 = mul i9 %zext_ln92, i9 100" [GAT_compute.cpp:92]   --->   Operation 41 'mul' 'mul_ln92' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%n2_load = load i5 %n2" [GAT_compute.cpp:94]   --->   Operation 42 'load' 'n2_load' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%xor_ln92 = xor i1 %icmp_ln93, i1 1" [GAT_compute.cpp:92]   --->   Operation 43 'xor' 'xor_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.63ns)   --->   "%icmp_ln94 = icmp_eq  i5 %n2_load, i5 19" [GAT_compute.cpp:94]   --->   Operation 44 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln92 = and i1 %icmp_ln94, i1 %xor_ln92" [GAT_compute.cpp:92]   --->   Operation 45 'and' 'and_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln93)   --->   "%or_ln93 = or i1 %and_ln92, i1 %icmp_ln93" [GAT_compute.cpp:93]   --->   Operation 46 'or' 'or_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln93 = select i1 %or_ln93, i5 0, i5 %n2_load" [GAT_compute.cpp:93]   --->   Operation 47 'select' 'select_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln94 = add i5 %select_ln93, i5 1" [GAT_compute.cpp:94]   --->   Operation 48 'add' 'add_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.38ns)   --->   "%store_ln94 = store i5 %add_ln94, i5 %n2" [GAT_compute.cpp:94]   --->   Operation 49 'store' 'store_ln94' <Predicate = (!icmp_ln92)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.65>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%n1_1 = load i5 %n1"   --->   Operation 50 'load' 'n1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/3] (0.00ns) (grouped into DSP with root node empty)   --->   "%mul_ln92 = mul i9 %zext_ln92, i9 100" [GAT_compute.cpp:92]   --->   Operation 51 'mul' 'mul_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%n1_cast = zext i5 %n1_1"   --->   Operation 52 'zext' 'n1_cast' <Predicate = (!icmp_ln93 & !and_ln92)> <Delay = 0.00>
ST_3 : Operation 53 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty = add i9 %mul_ln92, i9 %n1_cast" [GAT_compute.cpp:92]   --->   Operation 53 'add' 'empty' <Predicate = (!icmp_ln93 & !and_ln92)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.27ns)   --->   "%select_ln92 = select i1 %icmp_ln93, i5 0, i5 %n1_1" [GAT_compute.cpp:92]   --->   Operation 54 'select' 'select_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i3 %add_ln92" [GAT_compute.cpp:92]   --->   Operation 55 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln92 & icmp_ln93 & !and_ln92)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.55ns)   --->   "%mul_ln92_1 = mul i9 %zext_ln92_1, i9 100" [GAT_compute.cpp:92]   --->   Operation 56 'mul' 'mul_ln92_1' <Predicate = (!icmp_ln92 & icmp_ln93 & !and_ln92)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i3 %select_ln92_1" [GAT_compute.cpp:99]   --->   Operation 57 'zext' 'zext_ln99' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.55ns)   --->   "%mul_ln99 = mul i10 %zext_ln99, i10 100" [GAT_compute.cpp:99]   --->   Operation 58 'mul' 'mul_ln99' <Predicate = (!icmp_ln92)> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i10 %mul_ln99" [GAT_compute.cpp:92]   --->   Operation 59 'trunc' 'trunc_ln92' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.70ns)   --->   "%add_ln93 = add i5 %select_ln92, i5 1" [GAT_compute.cpp:93]   --->   Operation 60 'add' 'add_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.27ns)   --->   "%select_ln93_1 = select i1 %and_ln92, i5 %add_ln93, i5 %select_ln92" [GAT_compute.cpp:93]   --->   Operation 61 'select' 'select_ln93_1' <Predicate = (!icmp_ln92)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.38ns)   --->   "%store_ln93 = store i5 %select_ln93_1, i5 %n1" [GAT_compute.cpp:93]   --->   Operation 62 'store' 'store_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.69>
ST_4 : Operation 63 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty = add i9 %mul_ln92, i9 %n1_cast" [GAT_compute.cpp:92]   --->   Operation 63 'add' 'empty' <Predicate = (!icmp_ln93 & !and_ln92)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln93_2)   --->   "%select_ln92_2 = select i1 %icmp_ln93, i9 %mul_ln92_1, i9 %empty" [GAT_compute.cpp:92]   --->   Operation 64 'select' 'select_ln92_2' <Predicate = (!icmp_ln92 & !and_ln92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%add_ln93_cast = zext i5 %add_ln93" [GAT_compute.cpp:93]   --->   Operation 65 'zext' 'add_ln93_cast' <Predicate = (!icmp_ln92 & and_ln92)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.71ns)   --->   "%empty_116 = add i9 %trunc_ln92, i9 %add_ln93_cast" [GAT_compute.cpp:92]   --->   Operation 66 'add' 'empty_116' <Predicate = (!icmp_ln92 & and_ln92)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln99_1 = zext i5 %select_ln93_1" [GAT_compute.cpp:99]   --->   Operation 67 'zext' 'zext_ln99_1' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.69ns) (grouped into DSP with root node add_ln99_1)   --->   "%add_ln99 = add i10 %mul_ln99, i10 %zext_ln99_1" [GAT_compute.cpp:99]   --->   Operation 68 'add' 'add_ln99' <Predicate = (!icmp_ln92)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into DSP with root node add_ln99_1)   --->   "%zext_ln93 = zext i10 %add_ln99" [GAT_compute.cpp:93]   --->   Operation 69 'zext' 'zext_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 70 [3/3] (0.99ns) (grouped into DSP with root node add_ln99_1)   --->   "%mul_ln93 = mul i16 %zext_ln93, i16 100" [GAT_compute.cpp:93]   --->   Operation 70 'mul' 'mul_ln93' <Predicate = (!icmp_ln92)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln93_2 = select i1 %and_ln92, i9 %empty_116, i9 %select_ln92_2" [GAT_compute.cpp:93]   --->   Operation 71 'select' 'select_ln93_2' <Predicate = (!icmp_ln92)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%select_ln93_2_cast = zext i9 %select_ln93_2" [GAT_compute.cpp:93]   --->   Operation 72 'zext' 'select_ln93_2_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%scores_source_V_addr = getelementptr i28 %scores_source_V, i64 0, i64 %select_ln93_2_cast" [GAT_compute.cpp:93]   --->   Operation 73 'getelementptr' 'scores_source_V_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (1.19ns)   --->   "%scores_source_V_load = load i9 %scores_source_V_addr" [GAT_compute.cpp:93]   --->   Operation 74 'load' 'scores_source_V_load' <Predicate = (!icmp_ln92)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln99_2 = zext i5 %select_ln93" [GAT_compute.cpp:99]   --->   Operation 75 'zext' 'zext_ln99_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.71ns)   --->   "%add_ln712 = add i9 %trunc_ln92, i9 %zext_ln99_2"   --->   Operation 76 'add' 'add_ln712' <Predicate = (!icmp_ln92)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i9 %add_ln712"   --->   Operation 77 'zext' 'zext_ln712' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%scores_target_V_addr = getelementptr i28 %scores_target_V, i64 0, i64 %zext_ln712"   --->   Operation 78 'getelementptr' 'scores_target_V_addr' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (1.19ns)   --->   "%scores_target_V_load = load i9 %scores_target_V_addr"   --->   Operation 79 'load' 'scores_target_V_load' <Predicate = (!icmp_ln92)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 80 [2/3] (0.99ns) (grouped into DSP with root node add_ln99_1)   --->   "%mul_ln93 = mul i16 %zext_ln93, i16 100" [GAT_compute.cpp:93]   --->   Operation 80 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 81 [1/2] (1.19ns)   --->   "%scores_source_V_load = load i9 %scores_source_V_addr" [GAT_compute.cpp:93]   --->   Operation 81 'load' 'scores_source_V_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i28 %scores_source_V_load" [GAT_compute.cpp:93]   --->   Operation 82 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/2] (1.19ns)   --->   "%scores_target_V_load = load i9 %scores_target_V_addr"   --->   Operation 83 'load' 'scores_target_V_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 400> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln712 = trunc i28 %scores_target_V_load"   --->   Operation 84 'trunc' 'trunc_ln712' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.85ns)   --->   "%temp_V = add i28 %scores_target_V_load, i28 %scores_source_V_load"   --->   Operation 85 'add' 'temp_V' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.85ns)   --->   "%add_ln96 = add i27 %trunc_ln712, i27 %trunc_ln93" [GAT_compute.cpp:96]   --->   Operation 86 'add' 'add_ln96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.81ns)   --->   "%icmp_ln1548 = icmp_sgt  i28 %temp_V, i28 0"   --->   Operation 87 'icmp' 'icmp_ln1548' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i28.i32, i28 %temp_V, i32 27"   --->   Operation 88 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.32ns)   --->   "%min_V = select i1 %tmp, i28 %temp_V, i28 0" [GAT_compute.cpp:98]   --->   Operation 89 'select' 'min_V' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i28 %min_V"   --->   Operation 90 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 91 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.64>
ST_6 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln99_1)   --->   "%mul_ln93 = mul i16 %zext_ln93, i16 100" [GAT_compute.cpp:93]   --->   Operation 92 'mul' 'mul_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln99_3 = zext i5 %select_ln93" [GAT_compute.cpp:99]   --->   Operation 93 'zext' 'zext_ln99_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln99_1 = add i16 %mul_ln93, i16 %zext_ln99_3" [GAT_compute.cpp:99]   --->   Operation 94 'add' 'add_ln99_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 95 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 95 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 96 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln99_1 = add i16 %mul_ln93, i16 %zext_ln99_3" [GAT_compute.cpp:99]   --->   Operation 96 'add' 'add_ln99_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 97 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln103 = ret" [GAT_compute.cpp:103]   --->   Operation 114 'ret' 'ret_ln103' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.20>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_92_1_VITIS_LOOP_93_2_VITIS_LOOP_94_3_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%empty_115 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1444, i64 1444, i64 1444"   --->   Operation 99 'speclooptripcount' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_2_VITIS_LOOP_94_3_str"   --->   Operation 100 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln99_4 = zext i16 %add_ln99_1" [GAT_compute.cpp:99]   --->   Operation 101 'zext' 'zext_ln99_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%all_scores_V_addr = getelementptr i28 %all_scores_V, i64 0, i64 %zext_ln99_4" [GAT_compute.cpp:99]   --->   Operation 102 'getelementptr' 'all_scores_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%specpipeline_ln94 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [GAT_compute.cpp:94]   --->   Operation 103 'specpipeline' 'specpipeline_ln94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [GAT_compute.cpp:94]   --->   Operation 104 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i45 %sext_ln1171, i45 52428"   --->   Operation 105 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln97 = select i1 %icmp_ln1548, i27 %add_ln96, i27 0" [GAT_compute.cpp:97]   --->   Operation 106 'select' 'select_ln97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i27.i18, i27 %select_ln97, i18 0"   --->   Operation 107 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1245 = zext i45 %lhs"   --->   Operation 108 'zext' 'zext_ln1245' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln712 = sext i45 %r_V"   --->   Operation 109 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.96ns) (out node of the LUT)   --->   "%ret_V = add i46 %zext_ln1245, i46 %sext_ln712"   --->   Operation 110 'add' 'ret_V' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i46.i32.i32, i46 %ret_V, i32 18, i32 45"   --->   Operation 111 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.24ns)   --->   "%store_ln99 = store i28 %trunc_ln, i16 %all_scores_V_addr" [GAT_compute.cpp:99]   --->   Operation 112 'store' 'store_ln99' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 40000> <RAM>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi29ELi11ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi28ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.42ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [6]  (0 ns)
	'load' operation ('indvar_flatten_load', GAT_compute.cpp:93) on local variable 'indvar_flatten' [31]  (0 ns)
	'add' operation ('add_ln93_1', GAT_compute.cpp:93) [90]  (0.725 ns)
	'select' operation ('select_ln93_3', GAT_compute.cpp:93) [91]  (0.303 ns)
	'store' operation ('store_ln93', GAT_compute.cpp:93) of variable 'select_ln93_3', GAT_compute.cpp:93 on local variable 'indvar_flatten' [94]  (0.387 ns)

 <State 2>: 2.13ns
The critical path consists of the following:
	'load' operation ('n2_load', GAT_compute.cpp:94) on local variable 'n2' [30]  (0 ns)
	'icmp' operation ('icmp_ln94', GAT_compute.cpp:94) [45]  (0.637 ns)
	'and' operation ('and_ln92', GAT_compute.cpp:92) [46]  (0.122 ns)
	'or' operation ('or_ln93', GAT_compute.cpp:93) [49]  (0 ns)
	'select' operation ('select_ln93', GAT_compute.cpp:93) [50]  (0.278 ns)
	'add' operation ('add_ln94', GAT_compute.cpp:94) [89]  (0.707 ns)
	'store' operation ('store_ln94', GAT_compute.cpp:94) of variable 'add_ln94', GAT_compute.cpp:94 on local variable 'n2' [96]  (0.387 ns)

 <State 3>: 1.65ns
The critical path consists of the following:
	'load' operation ('n1') on local variable 'n1' [19]  (0 ns)
	'select' operation ('select_ln92', GAT_compute.cpp:92) [36]  (0.278 ns)
	'add' operation ('add_ln93', GAT_compute.cpp:93) [47]  (0.707 ns)
	'select' operation ('select_ln93_1', GAT_compute.cpp:93) [53]  (0.278 ns)
	'store' operation ('store_ln93', GAT_compute.cpp:93) of variable 'select_ln93_1', GAT_compute.cpp:93 on local variable 'n1' [95]  (0.387 ns)

 <State 4>: 2.69ns
The critical path consists of the following:
	'add' operation of DSP[65] ('add_ln99', GAT_compute.cpp:99) [55]  (1.7 ns)
	'mul' operation of DSP[65] ('mul_ln93', GAT_compute.cpp:93) [57]  (0.996 ns)

 <State 5>: 2.91ns
The critical path consists of the following:
	'load' operation ('scores_source_V_load', GAT_compute.cpp:93) on array 'scores_source_V' [61]  (1.2 ns)
	'add' operation ('temp.V') [75]  (0.856 ns)
	'select' operation ('min.V', GAT_compute.cpp:98) [79]  (0.324 ns)
	'mul' operation of DSP[81] ('r.V') [81]  (0.535 ns)

 <State 6>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[65] ('mul_ln93', GAT_compute.cpp:93) [57]  (0 ns)
	'add' operation of DSP[65] ('add_ln99_1', GAT_compute.cpp:99) [65]  (0.645 ns)

 <State 7>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[65] ('add_ln99_1', GAT_compute.cpp:99) [65]  (0.645 ns)

 <State 8>: 2.21ns
The critical path consists of the following:
	'mul' operation of DSP[81] ('r.V') [81]  (0 ns)
	'add' operation ('ret.V') [86]  (0.96 ns)
	'store' operation ('store_ln99', GAT_compute.cpp:99) of variable 'trunc_ln' on array 'all_scores_V' [88]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
