// Seed: 635756151
module module_0 (
    input supply1 id_0
    , id_8,
    input supply1 id_1,
    input tri1 id_2,
    output tri id_3,
    input uwire id_4,
    input supply1 id_5,
    output supply1 id_6
);
  assign id_6 = ({id_2} + -1) & id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd52,
    parameter id_3 = 32'd8
) (
    input  tri  _id_0
    , id_7,
    input  tri  id_1,
    output wire id_2,
    input  wire _id_3,
    output tri1 id_4,
    output tri0 id_5
);
  uwire id_8, id_9[id_0 : id_3], id_10, id_11, id_12;
  parameter id_13 = 1;
  assign id_8  = -1;
  assign id_11 = id_8;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_5
  );
  logic id_14 = id_3 - 1;
endmodule
