

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923'
================================================================
* Date:           Mon Jan 26 23:11:27 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.583 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1028|     1028|  10.280 us|  10.280 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_8_VITIS_LOOP_91_9  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    232|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     37|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    254|    -|
|Register         |        -|    -|     152|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     152|    555|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_15_6_24_1_1_U4806  |sparsemux_15_6_24_1_1  |        0|   0|  0|  37|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0|  37|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln90_8_fu_300_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln90_fu_284_p2           |         +|   0|  0|  18|          11|           1|
    |add_ln91_fu_361_p2           |         +|   0|  0|  14|           7|           5|
    |add_ln93_8_fu_431_p2         |         +|   0|  0|  32|          25|          25|
    |col_sum_fu_425_p2            |         +|   0|  0|  31|          24|          24|
    |and_ln93_8_fu_492_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln93_fu_480_p2           |       and|   0|  0|   2|           1|           1|
    |ap_condition_526             |       and|   0|  0|   2|           1|           1|
    |ap_condition_534             |       and|   0|  0|   2|           1|           1|
    |ap_condition_542             |       and|   0|  0|   2|           1|           1|
    |ap_condition_550             |       and|   0|  0|   2|           1|           1|
    |ap_condition_558             |       and|   0|  0|   2|           1|           1|
    |ap_condition_566             |       and|   0|  0|   2|           1|           1|
    |ap_condition_574             |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred173_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred179_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred202_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred206_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred227_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred231_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred252_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred256_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred277_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred281_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred302_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred306_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred334_state3  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred351_state4  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred355_state4  |       and|   0|  0|   2|           1|           1|
    |icmp_ln90_fu_278_p2          |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln93_12_fu_437_p2       |      icmp|   0|  0|  32|          25|           1|
    |select_ln90_fu_326_p3        |    select|   0|  0|   8|           1|           9|
    |select_ln91_fu_314_p3        |    select|   0|  0|   6|           1|           4|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    |xor_ln93_15_fu_486_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln93_16_fu_498_p2        |       xor|   0|  0|   2|           1|           1|
    |xor_ln93_fu_474_p2           |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 232|         142|         113|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten167_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                  |   9|          2|    7|         14|
    |col_sum_16_o                             |  26|          5|   24|        120|
    |col_sum_24_o                             |  26|          5|   24|        120|
    |col_sum_32_o                             |  26|          5|   24|        120|
    |col_sum_40_o                             |  26|          5|   24|        120|
    |col_sum_48_o                             |  26|          5|   24|        120|
    |col_sum_56_o                             |  26|          5|   24|        120|
    |col_sum_8_o                              |  26|          5|   24|        120|
    |i_fu_112                                 |   9|          2|    9|         18|
    |indvar_flatten167_fu_116                 |   9|          2|   11|         22|
    |j_fu_108                                 |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 254|         51|  224|        952|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln93_8_reg_575                |   1|   0|    1|          0|
    |and_ln93_reg_571                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_predicate_pred156_state3       |   1|   0|    1|          0|
    |ap_predicate_pred173_state4       |   1|   0|    1|          0|
    |ap_predicate_pred179_state4       |   1|   0|    1|          0|
    |ap_predicate_pred193_state3       |   1|   0|    1|          0|
    |ap_predicate_pred202_state4       |   1|   0|    1|          0|
    |ap_predicate_pred206_state4       |   1|   0|    1|          0|
    |ap_predicate_pred218_state3       |   1|   0|    1|          0|
    |ap_predicate_pred227_state4       |   1|   0|    1|          0|
    |ap_predicate_pred231_state4       |   1|   0|    1|          0|
    |ap_predicate_pred243_state3       |   1|   0|    1|          0|
    |ap_predicate_pred252_state4       |   1|   0|    1|          0|
    |ap_predicate_pred256_state4       |   1|   0|    1|          0|
    |ap_predicate_pred268_state3       |   1|   0|    1|          0|
    |ap_predicate_pred277_state4       |   1|   0|    1|          0|
    |ap_predicate_pred281_state4       |   1|   0|    1|          0|
    |ap_predicate_pred293_state3       |   1|   0|    1|          0|
    |ap_predicate_pred302_state4       |   1|   0|    1|          0|
    |ap_predicate_pred306_state4       |   1|   0|    1|          0|
    |ap_predicate_pred334_state3       |   1|   0|    1|          0|
    |ap_predicate_pred351_state4       |   1|   0|    1|          0|
    |ap_predicate_pred355_state4       |   1|   0|    1|          0|
    |col_sum_reg_557                   |  24|   0|   24|          0|
    |i_fu_112                          |   9|   0|    9|          0|
    |indvar_flatten167_fu_116          |  11|   0|   11|          0|
    |j_fu_108                          |   7|   0|    7|          0|
    |select_ln91_reg_544               |   6|   0|    6|          0|
    |xor_ln93_16_reg_579               |   1|   0|    1|          0|
    |select_ln91_reg_544               |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 152|  32|   94|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923|  return value|
|col_sum_8_i                                                   |   in|   24|     ap_ovld|                                              col_sum_8|       pointer|
|col_sum_8_o                                                   |  out|   24|     ap_ovld|                                              col_sum_8|       pointer|
|col_sum_8_o_ap_vld                                            |  out|    1|     ap_ovld|                                              col_sum_8|       pointer|
|col_sum_16_i                                                  |   in|   24|     ap_ovld|                                             col_sum_16|       pointer|
|col_sum_16_o                                                  |  out|   24|     ap_ovld|                                             col_sum_16|       pointer|
|col_sum_16_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_16|       pointer|
|col_sum_24_i                                                  |   in|   24|     ap_ovld|                                             col_sum_24|       pointer|
|col_sum_24_o                                                  |  out|   24|     ap_ovld|                                             col_sum_24|       pointer|
|col_sum_24_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_24|       pointer|
|col_sum_32_i                                                  |   in|   24|     ap_ovld|                                             col_sum_32|       pointer|
|col_sum_32_o                                                  |  out|   24|     ap_ovld|                                             col_sum_32|       pointer|
|col_sum_32_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_32|       pointer|
|col_sum_40_i                                                  |   in|   24|     ap_ovld|                                             col_sum_40|       pointer|
|col_sum_40_o                                                  |  out|   24|     ap_ovld|                                             col_sum_40|       pointer|
|col_sum_40_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_40|       pointer|
|col_sum_48_i                                                  |   in|   24|     ap_ovld|                                             col_sum_48|       pointer|
|col_sum_48_o                                                  |  out|   24|     ap_ovld|                                             col_sum_48|       pointer|
|col_sum_48_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_48|       pointer|
|col_sum_56_i                                                  |   in|   24|     ap_ovld|                                             col_sum_56|       pointer|
|col_sum_56_o                                                  |  out|   24|     ap_ovld|                                             col_sum_56|       pointer|
|col_sum_56_o_ap_vld                                           |  out|    1|     ap_ovld|                                             col_sum_56|       pointer|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0  |  out|   10|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0       |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0        |   in|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
+--------------------------------------------------------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:91]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:90]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten167 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten167"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 0, i9 %i" [top.cpp:90]   --->   Operation 12 'store' 'store_ln90' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 8, i7 %j" [top.cpp:91]   --->   Operation 13 'store' 'store_ln91' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body73.8"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten167_load = load i11 %indvar_flatten167" [top.cpp:90]   --->   Operation 15 'load' 'indvar_flatten167_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln90 = icmp_eq  i11 %indvar_flatten167_load, i11 1024" [top.cpp:90]   --->   Operation 16 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln90 = add i11 %indvar_flatten167_load, i11 1" [top.cpp:90]   --->   Operation 17 'add' 'add_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc84.8, void %for.body73.9.preheader.exitStub" [top.cpp:90]   --->   Operation 18 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:90]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:90]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %j_load" [top.cpp:90]   --->   Operation 21 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.92ns)   --->   "%add_ln90_8 = add i9 %i_load, i9 1" [top.cpp:90]   --->   Operation 22 'add' 'add_ln90_8' <Predicate = (!icmp_ln90)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:91]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.44ns)   --->   "%select_ln91 = select i1 %tmp, i6 8, i6 %trunc_ln90" [top.cpp:91]   --->   Operation 24 'select' 'select_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %select_ln91" [top.cpp:90]   --->   Operation 25 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln90 = select i1 %tmp, i9 %add_ln90_8, i9 %i_load" [top.cpp:90]   --->   Operation 26 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i9 %select_ln90" [top.cpp:93]   --->   Operation 27 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln91_8 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln91, i32 4, i32 5" [top.cpp:91]   --->   Operation 28 'partselect' 'lshr_ln91_8' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln93, i2 %lshr_ln91_8" [top.cpp:93]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %tmp_s" [top.cpp:93]   --->   Operation 30 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln93" [top.cpp:93]   --->   Operation 31 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:93]   --->   Operation 32 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln90)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.88ns)   --->   "%add_ln91 = add i7 %zext_ln90, i7 16" [top.cpp:91]   --->   Operation 33 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln90 = store i11 %add_ln90, i11 %indvar_flatten167" [top.cpp:90]   --->   Operation 34 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 %select_ln90, i9 %i" [top.cpp:90]   --->   Operation 35 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 %add_ln91, i7 %j" [top.cpp:91]   --->   Operation 36 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body73.8" [top.cpp:91]   --->   Operation 37 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:92]   --->   Operation 40 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%col_sum_8_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_8" [top.cpp:93]   --->   Operation 41 'read' 'col_sum_8_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%col_sum_16_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_16" [top.cpp:93]   --->   Operation 42 'read' 'col_sum_16_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%col_sum_24_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_24" [top.cpp:93]   --->   Operation 43 'read' 'col_sum_24_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%col_sum_32_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_32" [top.cpp:93]   --->   Operation 44 'read' 'col_sum_32_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%col_sum_40_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_40" [top.cpp:93]   --->   Operation 45 'read' 'col_sum_40_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%col_sum_48_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_48" [top.cpp:93]   --->   Operation 46 'read' 'col_sum_48_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%col_sum_56_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_56" [top.cpp:93]   --->   Operation 47 'read' 'col_sum_56_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.77ns)   --->   "%tmp_8 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.7i24.i24.i6, i6 8, i24 %col_sum_8_read, i6 16, i24 %col_sum_16_read, i6 24, i24 %col_sum_24_read, i6 32, i24 %col_sum_32_read, i6 40, i24 %col_sum_40_read, i6 48, i24 %col_sum_48_read, i6 56, i24 %col_sum_56_read, i24 0, i6 %select_ln91" [top.cpp:93]   --->   Operation 48 'sparsemux' 'tmp_8' <Predicate = true> <Delay = 0.77> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i24 %tmp_8" [top.cpp:93]   --->   Operation 49 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i10 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr" [top.cpp:93]   --->   Operation 50 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln93_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load" [top.cpp:93]   --->   Operation 51 'sext' 'sext_ln93_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.10ns)   --->   "%col_sum = add i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load, i24 %tmp_8" [top.cpp:93]   --->   Operation 52 'add' 'col_sum' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.10ns)   --->   "%add_ln93_8 = add i25 %sext_ln93_8, i25 %sext_ln93" [top.cpp:93]   --->   Operation 53 'add' 'add_ln93_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.12ns)   --->   "%icmp_ln93_12 = icmp_eq  i25 %add_ln93_8, i25 0" [top.cpp:93]   --->   Operation 54 'icmp' 'icmp_ln93_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93_12, void %if.end.i.i210.8, void %if.then.i.i208.8" [top.cpp:93]   --->   Operation 55 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.8.case.565882, i6 8, void %V32.i.i27.i.i180462.8.case.85876, i6 16, void %V32.i.i27.i.i180462.8.case.165877, i6 24, void %V32.i.i27.i.i180462.8.case.245878, i6 32, void %V32.i.i27.i.i180462.8.case.325879, i6 40, void %V32.i.i27.i.i180462.8.case.405880, i6 48, void %V32.i.i27.i.i180462.8.case.485881" [top.cpp:93]   --->   Operation 56 'switch' 'switch_ln93' <Predicate = (icmp_ln93_12)> <Delay = 0.88>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 0" [top.cpp:93]   --->   Operation 57 'write' 'write_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875" [top.cpp:93]   --->   Operation 58 'br' 'br_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 0" [top.cpp:93]   --->   Operation 59 'write' 'write_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875" [top.cpp:93]   --->   Operation 60 'br' 'br_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 0" [top.cpp:93]   --->   Operation 61 'write' 'write_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875" [top.cpp:93]   --->   Operation 62 'br' 'br_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 0" [top.cpp:93]   --->   Operation 63 'write' 'write_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875" [top.cpp:93]   --->   Operation 64 'br' 'br_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 0" [top.cpp:93]   --->   Operation 65 'write' 'write_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875" [top.cpp:93]   --->   Operation 66 'br' 'br_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 0" [top.cpp:93]   --->   Operation 67 'write' 'write_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875" [top.cpp:93]   --->   Operation 68 'br' 'br_ln93' <Predicate = (icmp_ln93_12 & select_ln91 == 8)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 0" [top.cpp:93]   --->   Operation 69 'write' 'write_ln93' <Predicate = (icmp_ln93_12 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5875" [top.cpp:93]   --->   Operation 70 'br' 'br_ln93' <Predicate = (icmp_ln93_12 & select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end.i.i210.8" [top.cpp:93]   --->   Operation 71 'br' 'br_ln93' <Predicate = (icmp_ln93_12)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln93_8, i32 24" [top.cpp:93]   --->   Operation 72 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.8.case.56, i6 8, void %V32.i.i27.i.i180462.8.case.8, i6 16, void %V32.i.i27.i.i180462.8.case.16, i6 24, void %V32.i.i27.i.i180462.8.case.24, i6 32, void %V32.i.i27.i.i180462.8.case.32, i6 40, void %V32.i.i27.i.i180462.8.case.40, i6 48, void %V32.i.i27.i.i180462.8.case.48" [top.cpp:93]   --->   Operation 73 'switch' 'switch_ln93' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum, i32 23" [top.cpp:93]   --->   Operation 74 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%xor_ln93 = xor i1 %tmp_18, i1 1" [top.cpp:93]   --->   Operation 75 'xor' 'xor_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93 = and i1 %tmp_19, i1 %xor_ln93" [top.cpp:93]   --->   Operation 76 'and' 'and_ln93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_8)   --->   "%xor_ln93_15 = xor i1 %tmp_19, i1 1" [top.cpp:93]   --->   Operation 77 'xor' 'xor_ln93_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93_8 = and i1 %tmp_18, i1 %xor_ln93_15" [top.cpp:93]   --->   Operation 78 'and' 'and_ln93_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.33ns)   --->   "%xor_ln93_16 = xor i1 %tmp_18, i1 %tmp_19" [top.cpp:93]   --->   Operation 79 'xor' 'xor_ln93_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %xor_ln93_16, void %for.inc81.8, void %if.end.i.i.i232.8" [top.cpp:93]   --->   Operation 80 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93, void %if.else.i.i.i241.8, void %if.then2.i.i.i240.8" [top.cpp:93]   --->   Operation 81 'br' 'br_ln93' <Predicate = (xor_ln93_16)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_8, void %if.end15.i.i.i248.8, void %if.then9.i.i.i247.8" [top.cpp:93]   --->   Operation 82 'br' 'br_ln93' <Predicate = (xor_ln93_16 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.8.case.565874, i6 8, void %V32.i.i27.i.i180462.8.case.85868, i6 16, void %V32.i.i27.i.i180462.8.case.165869, i6 24, void %V32.i.i27.i.i180462.8.case.245870, i6 32, void %V32.i.i27.i.i180462.8.case.325871, i6 40, void %V32.i.i27.i.i180462.8.case.405872, i6 48, void %V32.i.i27.i.i180462.8.case.485873" [top.cpp:93]   --->   Operation 83 'switch' 'switch_ln93' <Predicate = (xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.88>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end15.i.i.i248.8" [top.cpp:93]   --->   Operation 84 'br' 'br_ln93' <Predicate = (xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81.8" [top.cpp:93]   --->   Operation 85 'br' 'br_ln93' <Predicate = (xor_ln93_16 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.8.case.565866, i6 8, void %V32.i.i27.i.i180462.8.case.85860, i6 16, void %V32.i.i27.i.i180462.8.case.165861, i6 24, void %V32.i.i27.i.i180462.8.case.245862, i6 32, void %V32.i.i27.i.i180462.8.case.325863, i6 40, void %V32.i.i27.i.i180462.8.case.405864, i6 48, void %V32.i.i27.i.i180462.8.case.485865" [top.cpp:93]   --->   Operation 86 'switch' 'switch_ln93' <Predicate = (xor_ln93_16 & and_ln93)> <Delay = 0.88>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81.8" [top.cpp:93]   --->   Operation 87 'br' 'br_ln93' <Predicate = (xor_ln93_16 & and_ln93)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 %col_sum" [top.cpp:93]   --->   Operation 88 'write' 'write_ln93' <Predicate = (select_ln91 == 48)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit" [top.cpp:93]   --->   Operation 89 'br' 'br_ln93' <Predicate = (select_ln91 == 48)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 %col_sum" [top.cpp:93]   --->   Operation 90 'write' 'write_ln93' <Predicate = (select_ln91 == 40)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit" [top.cpp:93]   --->   Operation 91 'br' 'br_ln93' <Predicate = (select_ln91 == 40)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 %col_sum" [top.cpp:93]   --->   Operation 92 'write' 'write_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit" [top.cpp:93]   --->   Operation 93 'br' 'br_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 %col_sum" [top.cpp:93]   --->   Operation 94 'write' 'write_ln93' <Predicate = (select_ln91 == 24)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit" [top.cpp:93]   --->   Operation 95 'br' 'br_ln93' <Predicate = (select_ln91 == 24)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 %col_sum" [top.cpp:93]   --->   Operation 96 'write' 'write_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit" [top.cpp:93]   --->   Operation 97 'br' 'br_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 %col_sum" [top.cpp:93]   --->   Operation 98 'write' 'write_ln93' <Predicate = (select_ln91 == 8)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit" [top.cpp:93]   --->   Operation 99 'br' 'br_ln93' <Predicate = (select_ln91 == 8)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 %col_sum" [top.cpp:93]   --->   Operation 100 'write' 'write_ln93' <Predicate = (select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit" [top.cpp:93]   --->   Operation 101 'br' 'br_ln93' <Predicate = (select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 130 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388608" [top.cpp:93]   --->   Operation 102 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867" [top.cpp:93]   --->   Operation 103 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388608" [top.cpp:93]   --->   Operation 104 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867" [top.cpp:93]   --->   Operation 105 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388608" [top.cpp:93]   --->   Operation 106 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867" [top.cpp:93]   --->   Operation 107 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388608" [top.cpp:93]   --->   Operation 108 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867" [top.cpp:93]   --->   Operation 109 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388608" [top.cpp:93]   --->   Operation 110 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867" [top.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 8388608" [top.cpp:93]   --->   Operation 112 'write' 'write_ln93' <Predicate = (select_ln91 == 8 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867" [top.cpp:93]   --->   Operation 113 'br' 'br_ln93' <Predicate = (select_ln91 == 8 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388608" [top.cpp:93]   --->   Operation 114 'write' 'write_ln93' <Predicate = (select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5867" [top.cpp:93]   --->   Operation 115 'br' 'br_ln93' <Predicate = (select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48 & xor_ln93_16 & !and_ln93 & and_ln93_8)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388607" [top.cpp:93]   --->   Operation 116 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859" [top.cpp:93]   --->   Operation 117 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388607" [top.cpp:93]   --->   Operation 118 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859" [top.cpp:93]   --->   Operation 119 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388607" [top.cpp:93]   --->   Operation 120 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859" [top.cpp:93]   --->   Operation 121 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388607" [top.cpp:93]   --->   Operation 122 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859" [top.cpp:93]   --->   Operation 123 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388607" [top.cpp:93]   --->   Operation 124 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859" [top.cpp:93]   --->   Operation 125 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_8, i24 8388607" [top.cpp:93]   --->   Operation 126 'write' 'write_ln93' <Predicate = (select_ln91 == 8 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859" [top.cpp:93]   --->   Operation 127 'br' 'br_ln93' <Predicate = (select_ln91 == 8 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388607" [top.cpp:93]   --->   Operation 128 'write' 'write_ln93' <Predicate = (select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48 & xor_ln93_16 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.8.exit5859" [top.cpp:93]   --->   Operation 129 'br' 'br_ln93' <Predicate = (select_ln91 != 8 & select_ln91 != 16 & select_ln91 != 24 & select_ln91 != 32 & select_ln91 != 40 & select_ln91 != 48 & xor_ln93_16 & and_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ col_sum_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_24]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_48]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ col_sum_56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                        (alloca           ) [ 01000]
i                                                        (alloca           ) [ 01000]
indvar_flatten167                                        (alloca           ) [ 01000]
specmemcore_ln0                                          (specmemcore      ) [ 00000]
store_ln0                                                (store            ) [ 00000]
store_ln90                                               (store            ) [ 00000]
store_ln91                                               (store            ) [ 00000]
br_ln0                                                   (br               ) [ 00000]
indvar_flatten167_load                                   (load             ) [ 00000]
icmp_ln90                                                (icmp             ) [ 01110]
add_ln90                                                 (add              ) [ 00000]
br_ln90                                                  (br               ) [ 00000]
j_load                                                   (load             ) [ 00000]
i_load                                                   (load             ) [ 00000]
trunc_ln90                                               (trunc            ) [ 00000]
add_ln90_8                                               (add              ) [ 00000]
tmp                                                      (bitselect        ) [ 00000]
select_ln91                                              (select           ) [ 01111]
zext_ln90                                                (zext             ) [ 00000]
select_ln90                                              (select           ) [ 00000]
trunc_ln93                                               (trunc            ) [ 00000]
lshr_ln91_8                                              (partselect       ) [ 00000]
tmp_s                                                    (bitconcatenate   ) [ 00000]
zext_ln93                                                (zext             ) [ 00000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr (getelementptr    ) [ 01100]
add_ln91                                                 (add              ) [ 00000]
store_ln90                                               (store            ) [ 00000]
store_ln90                                               (store            ) [ 00000]
store_ln91                                               (store            ) [ 00000]
br_ln91                                                  (br               ) [ 00000]
specloopname_ln0                                         (specloopname     ) [ 00000]
speclooptripcount_ln0                                    (speclooptripcount) [ 00000]
specpipeline_ln92                                        (specpipeline     ) [ 00000]
col_sum_8_read                                           (read             ) [ 00000]
col_sum_16_read                                          (read             ) [ 00000]
col_sum_24_read                                          (read             ) [ 00000]
col_sum_32_read                                          (read             ) [ 00000]
col_sum_40_read                                          (read             ) [ 00000]
col_sum_48_read                                          (read             ) [ 00000]
col_sum_56_read                                          (read             ) [ 00000]
tmp_8                                                    (sparsemux        ) [ 00000]
sext_ln93                                                (sext             ) [ 00000]
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load (load             ) [ 00000]
sext_ln93_8                                              (sext             ) [ 00000]
col_sum                                                  (add              ) [ 01010]
add_ln93_8                                               (add              ) [ 00000]
icmp_ln93_12                                             (icmp             ) [ 01100]
br_ln93                                                  (br               ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
tmp_18                                                   (bitselect        ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
tmp_19                                                   (bitselect        ) [ 00000]
xor_ln93                                                 (xor              ) [ 00000]
and_ln93                                                 (and              ) [ 01111]
xor_ln93_15                                              (xor              ) [ 00000]
and_ln93_8                                               (and              ) [ 01111]
xor_ln93_16                                              (xor              ) [ 01111]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
switch_ln93                                              (switch           ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
write_ln93                                               (write            ) [ 00000]
br_ln93                                                  (br               ) [ 00000]
ret_ln0                                                  (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="col_sum_8">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_8"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_sum_16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="col_sum_24">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_24"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="col_sum_32">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="col_sum_40">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_40"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="col_sum_48">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="col_sum_56">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_sum_56"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.7i24.i24.i6"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="j_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten167_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten167/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="col_sum_8_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_8_read/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="col_sum_16_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="24" slack="0"/>
<pin id="128" dir="0" index="1" bw="24" slack="0"/>
<pin id="129" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_16_read/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="col_sum_24_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="24" slack="0"/>
<pin id="134" dir="0" index="1" bw="24" slack="0"/>
<pin id="135" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_24_read/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="col_sum_32_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="24" slack="0"/>
<pin id="141" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_32_read/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="col_sum_40_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="24" slack="0"/>
<pin id="146" dir="0" index="1" bw="24" slack="0"/>
<pin id="147" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_40_read/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="col_sum_48_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_48_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="col_sum_56_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_sum_56_read/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="24" slack="0"/>
<pin id="165" dir="0" index="2" bw="24" slack="0"/>
<pin id="166" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="24" slack="0"/>
<pin id="173" dir="0" index="2" bw="24" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="24" slack="0"/>
<pin id="181" dir="0" index="2" bw="24" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_write_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="0"/>
<pin id="189" dir="0" index="2" bw="24" slack="0"/>
<pin id="190" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="24" slack="0"/>
<pin id="197" dir="0" index="2" bw="24" slack="0"/>
<pin id="198" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_write_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="0" index="2" bw="24" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="24" slack="0"/>
<pin id="213" dir="0" index="2" bw="24" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln93/2 write_ln93/3 write_ln93/4 write_ln93/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="10" slack="0"/>
<pin id="236" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="1"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="0" index="3" bw="6" slack="0"/>
<pin id="250" dir="0" index="4" bw="6" slack="0"/>
<pin id="251" dir="0" index="5" bw="6" slack="0"/>
<pin id="252" dir="0" index="6" bw="5" slack="0"/>
<pin id="253" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 switch_ln93/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="11" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln90_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="9" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln91_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="indvar_flatten167_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten167_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln90_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="0"/>
<pin id="280" dir="0" index="1" bw="11" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln90_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="i_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln90_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln90_8_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_8/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="7" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln91_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="6" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln90_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln90_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="9" slack="0"/>
<pin id="329" dir="0" index="2" bw="9" slack="0"/>
<pin id="330" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln90/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln93_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln93/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="lshr_ln91_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="0" index="3" bw="4" slack="0"/>
<pin id="343" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln91_8/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_s_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="2" slack="0"/>
<pin id="352" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln93_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln93/1 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln91_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln90_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="0" index="1" bw="11" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln90_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="9" slack="0"/>
<pin id="374" dir="0" index="1" bw="9" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln91_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="0" index="1" bw="7" slack="0"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="0" index="1" bw="6" slack="0"/>
<pin id="385" dir="0" index="2" bw="24" slack="0"/>
<pin id="386" dir="0" index="3" bw="6" slack="0"/>
<pin id="387" dir="0" index="4" bw="24" slack="0"/>
<pin id="388" dir="0" index="5" bw="6" slack="0"/>
<pin id="389" dir="0" index="6" bw="24" slack="0"/>
<pin id="390" dir="0" index="7" bw="6" slack="0"/>
<pin id="391" dir="0" index="8" bw="24" slack="0"/>
<pin id="392" dir="0" index="9" bw="6" slack="0"/>
<pin id="393" dir="0" index="10" bw="24" slack="0"/>
<pin id="394" dir="0" index="11" bw="6" slack="0"/>
<pin id="395" dir="0" index="12" bw="24" slack="0"/>
<pin id="396" dir="0" index="13" bw="6" slack="0"/>
<pin id="397" dir="0" index="14" bw="24" slack="0"/>
<pin id="398" dir="0" index="15" bw="24" slack="0"/>
<pin id="399" dir="0" index="16" bw="6" slack="1"/>
<pin id="400" dir="1" index="17" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="sext_ln93_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="24" slack="0"/>
<pin id="419" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="sext_ln93_8_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="24" slack="0"/>
<pin id="423" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln93_8/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="col_sum_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="24" slack="0"/>
<pin id="427" dir="0" index="1" bw="24" slack="0"/>
<pin id="428" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_sum/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="add_ln93_8_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="24" slack="0"/>
<pin id="433" dir="0" index="1" bw="24" slack="0"/>
<pin id="434" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln93_8/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln93_12_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="25" slack="0"/>
<pin id="439" dir="0" index="1" bw="25" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln93_12/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_18_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="25" slack="0"/>
<pin id="446" dir="0" index="2" bw="6" slack="0"/>
<pin id="447" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="switch_ln93_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="1"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="0"/>
<pin id="455" dir="0" index="3" bw="6" slack="0"/>
<pin id="456" dir="0" index="4" bw="6" slack="0"/>
<pin id="457" dir="0" index="5" bw="6" slack="0"/>
<pin id="458" dir="0" index="6" bw="5" slack="0"/>
<pin id="459" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_19_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="24" slack="0"/>
<pin id="469" dir="0" index="2" bw="6" slack="0"/>
<pin id="470" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="xor_ln93_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="and_ln93_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="xor_ln93_15_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_15/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="and_ln93_8_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln93_8/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln93_16_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln93_16/2 "/>
</bind>
</comp>

<comp id="504" class="1004" name="switch_ln93_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="1"/>
<pin id="506" dir="0" index="1" bw="5" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="0" index="3" bw="6" slack="0"/>
<pin id="509" dir="0" index="4" bw="6" slack="0"/>
<pin id="510" dir="0" index="5" bw="6" slack="0"/>
<pin id="511" dir="0" index="6" bw="5" slack="0"/>
<pin id="512" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln93/2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="j_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="7" slack="0"/>
<pin id="521" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="526" class="1005" name="i_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="9" slack="0"/>
<pin id="528" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="533" class="1005" name="indvar_flatten167_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="0"/>
<pin id="535" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten167 "/>
</bind>
</comp>

<comp id="540" class="1005" name="icmp_ln90_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="2"/>
<pin id="542" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="544" class="1005" name="select_ln91_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="6" slack="1"/>
<pin id="546" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln91 "/>
</bind>
</comp>

<comp id="552" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="1"/>
<pin id="554" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="col_sum_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="24" slack="1"/>
<pin id="559" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="col_sum "/>
</bind>
</comp>

<comp id="571" class="1005" name="and_ln93_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="2"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93 "/>
</bind>
</comp>

<comp id="575" class="1005" name="and_ln93_8_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="2"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln93_8 "/>
</bind>
</comp>

<comp id="579" class="1005" name="xor_ln93_16_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="2"/>
<pin id="581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln93_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="70" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="70" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="70" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="70" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="90" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="92" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="90" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="92" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="90" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="92" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="90" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="92" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="90" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="92" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="207"><net_src comp="90" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="92" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="215"><net_src comp="90" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="92" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="104" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="219"><net_src comp="104" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="220"><net_src comp="104" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="221"><net_src comp="104" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="222"><net_src comp="104" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="223"><net_src comp="104" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="224"><net_src comp="104" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="225"><net_src comp="106" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="226"><net_src comp="106" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="227"><net_src comp="106" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="228"><net_src comp="106" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="229"><net_src comp="106" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="230"><net_src comp="106" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="231"><net_src comp="106" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="52" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="74" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="76" pin="0"/><net_sink comp="245" pin=3"/></net>

<net id="257"><net_src comp="78" pin="0"/><net_sink comp="245" pin=4"/></net>

<net id="258"><net_src comp="80" pin="0"/><net_sink comp="245" pin=5"/></net>

<net id="259"><net_src comp="82" pin="0"/><net_sink comp="245" pin=6"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="30" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="275" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="34" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="299"><net_src comp="290" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="293" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="290" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="40" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="306" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="42" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="296" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="325"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="306" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="300" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="293" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="314" pin="3"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="46" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="48" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="334" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="338" pin="4"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="365"><net_src comp="322" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="54" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="284" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="326" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="361" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="401"><net_src comp="72" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="403"><net_src comp="120" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="404"><net_src comp="74" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="405"><net_src comp="126" pin="2"/><net_sink comp="382" pin=4"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="382" pin=5"/></net>

<net id="407"><net_src comp="132" pin="2"/><net_sink comp="382" pin=6"/></net>

<net id="408"><net_src comp="78" pin="0"/><net_sink comp="382" pin=7"/></net>

<net id="409"><net_src comp="138" pin="2"/><net_sink comp="382" pin=8"/></net>

<net id="410"><net_src comp="80" pin="0"/><net_sink comp="382" pin=9"/></net>

<net id="411"><net_src comp="144" pin="2"/><net_sink comp="382" pin=10"/></net>

<net id="412"><net_src comp="82" pin="0"/><net_sink comp="382" pin=11"/></net>

<net id="413"><net_src comp="150" pin="2"/><net_sink comp="382" pin=12"/></net>

<net id="414"><net_src comp="84" pin="0"/><net_sink comp="382" pin=13"/></net>

<net id="415"><net_src comp="156" pin="2"/><net_sink comp="382" pin=14"/></net>

<net id="416"><net_src comp="86" pin="0"/><net_sink comp="382" pin=15"/></net>

<net id="420"><net_src comp="382" pin="17"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="239" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="239" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="382" pin="17"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="421" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="417" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="88" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="94" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="431" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="96" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="460"><net_src comp="42" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="76" pin="0"/><net_sink comp="451" pin=3"/></net>

<net id="463"><net_src comp="78" pin="0"/><net_sink comp="451" pin=4"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="451" pin=5"/></net>

<net id="465"><net_src comp="82" pin="0"/><net_sink comp="451" pin=6"/></net>

<net id="471"><net_src comp="98" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="425" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="100" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="443" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="102" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="466" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="474" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="466" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="102" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="443" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="486" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="443" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="466" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="513"><net_src comp="42" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="74" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="516"><net_src comp="78" pin="0"/><net_sink comp="504" pin=4"/></net>

<net id="517"><net_src comp="80" pin="0"/><net_sink comp="504" pin=5"/></net>

<net id="518"><net_src comp="82" pin="0"/><net_sink comp="504" pin=6"/></net>

<net id="522"><net_src comp="108" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="529"><net_src comp="112" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="531"><net_src comp="526" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="532"><net_src comp="526" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="536"><net_src comp="116" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="543"><net_src comp="278" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="314" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="382" pin=16"/></net>

<net id="549"><net_src comp="544" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="550"><net_src comp="544" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="551"><net_src comp="544" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="555"><net_src comp="232" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="560"><net_src comp="425" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="563"><net_src comp="557" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="565"><net_src comp="557" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="567"><net_src comp="557" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="574"><net_src comp="480" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="492" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="498" pin="2"/><net_sink comp="579" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: col_sum_8 | {2 3 4 }
	Port: col_sum_16 | {2 3 4 }
	Port: col_sum_24 | {2 3 4 }
	Port: col_sum_32 | {2 3 4 }
	Port: col_sum_40 | {2 3 4 }
	Port: col_sum_48 | {2 3 4 }
	Port: col_sum_56 | {2 3 4 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1 | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 : col_sum_8 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 : col_sum_16 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 : col_sum_24 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 : col_sum_32 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 : col_sum_40 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 : col_sum_48 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 : col_sum_56 | {2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_923 : top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln90 : 1
		store_ln91 : 1
		indvar_flatten167_load : 1
		icmp_ln90 : 2
		add_ln90 : 2
		br_ln90 : 3
		j_load : 1
		i_load : 1
		trunc_ln90 : 2
		add_ln90_8 : 2
		tmp : 2
		select_ln91 : 3
		zext_ln90 : 4
		select_ln90 : 3
		trunc_ln93 : 4
		lshr_ln91_8 : 4
		tmp_s : 5
		zext_ln93 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load : 8
		add_ln91 : 5
		store_ln90 : 3
		store_ln90 : 4
		store_ln91 : 6
	State 2
		sext_ln93 : 1
		sext_ln93_8 : 1
		col_sum : 1
		add_ln93_8 : 2
		icmp_ln93_12 : 3
		br_ln93 : 4
		tmp_18 : 3
		tmp_19 : 2
		xor_ln93 : 4
		and_ln93 : 4
		xor_ln93_15 : 3
		and_ln93_8 : 3
		xor_ln93_16 : 4
		br_ln93 : 4
		br_ln93 : 4
		br_ln93 : 3
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln90_fu_284       |    0    |    18   |
|          |      add_ln90_8_fu_300      |    0    |    16   |
|    add   |       add_ln91_fu_361       |    0    |    13   |
|          |        col_sum_fu_425       |    0    |    31   |
|          |      add_ln93_8_fu_431      |    0    |    31   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln90_fu_278      |    0    |    18   |
|          |     icmp_ln93_12_fu_437     |    0    |    32   |
|----------|-----------------------------|---------|---------|
| sparsemux|         tmp_8_fu_382        |    0    |    37   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln91_fu_314     |    0    |    6    |
|          |      select_ln90_fu_326     |    0    |    8    |
|----------|-----------------------------|---------|---------|
|          |       xor_ln93_fu_474       |    0    |    2    |
|    xor   |      xor_ln93_15_fu_486     |    0    |    2    |
|          |      xor_ln93_16_fu_498     |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |       and_ln93_fu_480       |    0    |    2    |
|          |      and_ln93_8_fu_492      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  col_sum_8_read_read_fu_120 |    0    |    0    |
|          | col_sum_16_read_read_fu_126 |    0    |    0    |
|          | col_sum_24_read_read_fu_132 |    0    |    0    |
|   read   | col_sum_32_read_read_fu_138 |    0    |    0    |
|          | col_sum_40_read_read_fu_144 |    0    |    0    |
|          | col_sum_48_read_read_fu_150 |    0    |    0    |
|          | col_sum_56_read_read_fu_156 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |       grp_write_fu_162      |    0    |    0    |
|          |       grp_write_fu_170      |    0    |    0    |
|          |       grp_write_fu_178      |    0    |    0    |
|   write  |       grp_write_fu_186      |    0    |    0    |
|          |       grp_write_fu_194      |    0    |    0    |
|          |       grp_write_fu_202      |    0    |    0    |
|          |       grp_write_fu_210      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          grp_fu_245         |    0    |    0    |
|  switch  |      switch_ln93_fu_451     |    0    |    0    |
|          |      switch_ln93_fu_504     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln90_fu_296      |    0    |    0    |
|          |      trunc_ln93_fu_334      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          tmp_fu_306         |    0    |    0    |
| bitselect|        tmp_18_fu_443        |    0    |    0    |
|          |        tmp_19_fu_466        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln90_fu_322      |    0    |    0    |
|          |       zext_ln93_fu_356      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|      lshr_ln91_8_fu_338     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_348        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       sext_ln93_fu_417      |    0    |    0    |
|          |      sext_ln93_8_fu_421     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   220   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------------------------------+--------+
|                                                                |   FF   |
+----------------------------------------------------------------+--------+
|                       and_ln93_8_reg_575                       |    1   |
|                        and_ln93_reg_571                        |    1   |
|                         col_sum_reg_557                        |   24   |
|                            i_reg_526                           |    9   |
|                        icmp_ln90_reg_540                       |    1   |
|                    indvar_flatten167_reg_533                   |   11   |
|                            j_reg_519                           |    7   |
|                       select_ln91_reg_544                      |    6   |
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr_reg_552|   10   |
|                       xor_ln93_16_reg_579                      |    1   |
+----------------------------------------------------------------+--------+
|                              Total                             |   71   |
+----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_write_fu_162 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_170 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_178 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_186 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_194 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_202 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
|  grp_write_fu_210 |  p2  |   4  |  24  |   96   ||    0    ||    9    |
| grp_access_fu_239 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   692  ||  4.724  ||    0    ||    72   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   220  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    0   |   72   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   71   |   292  |
+-----------+--------+--------+--------+
