library ieee;
use ieee.std_logic_1164.all;
use IEEE.numeric_std.all;


ENTITY entrada IS
	PORT(
		FPGA_CLK1_50: IN STD_LOGIC;
		reset 		: IN STD_LOGIC;
		switches 	: IN STD_LOGIC_VECTOR(3 downto 0);
		avl_irq 		: OUT STD_LOGIC;
		avl_read		: IN STD_LOGIC;
		avl_readdata: OUT STD_LOGIC(7 downto 0)
	);
END entrada;


ARCHITECTURE MAIN of entrada IS

	signal cur_inputs : std_logic_vector(7 downto 0):="00000000";
	signal last_inputs : std_logic_vector(7 downto 0):="00000000";	
	signal irq : std_logic:='0';
	
begin
	
	avl_irq<=irq;
	avl_readdata<=last_inputs;

	process(clk)
	begin
		if(not(reset))then
			cur_inputs <= "00000000";
			last_inputs <= "00000000";
			irq <= '0';
		end if;
		cur_inputs<=switches;
		if(current_inputs!=last_inputs)then
			irq<='1';
			if(avl_read)then
				irq<='0';
				last_inputs<=cur_inputs;
			end if;
		end if;
	end process;

end MAIN;