// Seed: 2435319286
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_5 = 0;
  if (id_2 - -1) uwire id_5 = (1), id_6 = -1'h0;
  else wire id_7;
endmodule : SymbolIdentifier
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    output wire id_2,
    input  tri0 id_3,
    output tri  id_4,
    output wor  id_5
);
  tri1 id_7;
  assign id_5 = id_1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  wire id_9 = id_1 * "";
  generate
    assign id_7 = id_9;
    assign id_5 = 1;
  endgenerate
  id_10 :
  assert property (@(posedge id_0) id_1);
endmodule
