t algorithm exact bound time separ event concurr system a abstractdetermin time separ event fundament problem analysi synthesi optim concurr system applic rang logic optim asynchron digit circuit evalu execut time program realtim system present effici algorithm find exact tight bound separ time event arbitrari process graph without condit behavior result gener method present sever previous publish paper handl cyclic graph yield tightest possibl bound event separ algorithm base function decomposit techniqu permit implicit evalu infinit unfold process graph exampl present demonstr util effici solut algorithm form basi explor timingconstrain synthesi techniqu b introduct paper deriv exact algorithm determin tight upper lower bound separ time arbitrari pair system event depend level abstract specifica tion event may repres lowlevel signal transit circuit interfac control flow abstract behavior view abl determin bound separ time two event use inform to simplifi combin sequenti logic extract tempor care inform verifi logic implement meet specifi time constraint identifi remov hazard asynchron circuit focu optim effort datapath synthesi gener use schedul constraint thu determin time separ event fundament problem analysi synthesi optim concurr system develop effici solut determin time separ bound also take account effect start system specif reset start state model concurr system cyclic connect graph node graph repres event arc annot lower upper bound delay event current solut limit graph without condit be havior howev still leav larg use class concurr specif analysi appli approach problem find bound separ time two event either inexact base restrict graph topolog loos bound may enabl possibl optim obtain handl acycl graph support limit form synchron concurr paper compos five section follow introduct formal problem review foundat provid solut finit acycl graph exampl section provid detail algorithm base structur decomposit unfold process graph practic exampl present section final section summar contribut paper problem formal consid simpl concurr system consist three process synchron two channel b intern comput delay rang specifi bracket repeat f synchron a comput repeat f synchron a comput synchron b comput repeat f synchron b comput repres system direct graph call process graph vertic repres event synchron edg annot delay inform process graph system shown figur initi state process specifi mark edg execut initi formal problem use simpl modif eventrul system develop let process graph compos finit set repeat event e vertic graph finit set rule templat r edg graph edg label two object delay rang d d integ d occurr index offset exampl r gamma a gamma bg restrict analysi wellform graph is graph stronglyconnect c cycl c graph c sum valu edg cycl c figur three process synchron point b number line drawn edg indic valu occurr index offset execut model denot k th occurr event refer k occurr index v k let e set event occurr infinit one direct ie k model initi startup behavior process also includ e singl event occurr name root thu set r consist rule gener instanti rule templat r occurr introduc similarli modifi system model also view extens consid cyclic maxonli type graph occurr index offset use specifi much occurr index increment edg executedse section ae oe special startup rule includ set r nonempti finit subset froot dd call infinit direct graph construct vertex set e edg set r unfold process graph figur show unfold process graph exampl figur root figur portion unfold process graph process graph figur two startup edg ad specifi b must occur root execut process graph consist assign time valu event occurr time assign map event occurr global time thu v k time k th occurr event v delay inform r restrict set possibl time assign formal defin constraint time valu introduc event occurr ae oe ae oe constraint v k embodi underli semant process graph execut ie event correspond synchron event occur incid event occur incid event delay number bound interv d d thu earliest time v k occur constrain valu latest valu problem definit problem address paper is given two event e separ occurr index fi strongest bound ffi delta ff max fi exampl determin bound time separ two consecut event would set consid bound a ff address problem find maximum separ sinc ffi obtain s ff algorithm finit unfold process graph build solut problem variat graph algorithm develop mcmillan dill appli finit unfold graph section gener algorithm infinit unfold graph let delta ff strongest bound separ problem given ff ie determin delta ff analyz finit acycl graph creat includ vertic unfold process graph path either ff ffgammafi name result graph r i algorithm consist two simpl step first comput mvalu backward ffgammafi event occurr dh sum valu edg path h comput valu linear time size r revers topolog travers ffgammafi path v k ffgammafi denot assign arbitrari constant valu mv k we use mv k comput delta assign occurr normal topolog order v k ffgammafi minim omit root root a b figur finit acycl graph r obtain process graph figur given paramet a edg label valu vertic label mvalu obtain first step algorithm b edg label valu vertic label mvalu obtain second step obtain appli algorithm exampl figur see figur comput yield follow maximum separ comput delta maximum separ time occurr t separ occurr fi maxim delta ff valu ff problem cours requir infinit number applic algorithm present algebra solut allow us analyz infinit unfold graph illustr difficulti analysi exampl exampl first exampl figur process graph repres two coupl pipelin pipelin coupl c maximum separ e would unbound first pipelin choos delay consecut as could arbitrarili slower second pipelin choos delay consecut es coupl pipelin forc one pipelin wait get far ahead e c figur process graph repres two coupl pipelin unspecifi delay rang start pipelin root initi occurr zero eg root gamma ff shown a ff second exampl figur exhibit interest behavior root initi occurr zero f e c b figur process graph unusu time behavior unspecifi delay rang chang e c figur two process synchron c final exampl figur correspond two simpl process synchron event c clearli startup rule affect initi time behavior process howev exampl demonstr initi startup rule also determin maximum separ everi point infinit execut two startup rule root gamma determin everi delta ff e ff process graph repetit system presum delta ff valu eventu reach steadi state exampl larg ff unfortu nate exampl illustr behavior ff valu nonmonoton period might even start period later stabil constant valu thu simpl criteria determin steadi state reach deriv base behavior delta ff valu function solut solut problem base structur decomposit unfold process graph exploit repetit natur divid unfold process graph segment repres comput finit graph algorithm symbol manner reus comput segment introduc function introduc symbol execut acycl algorithm present section instead comput numer mvalu comput function relat mvalu one anoth present algebra repres manipul function function repres set pair singleton set fhl wig repres function gener set wn ig correspond function associ two oper function function maxim f max g function composi g follow function maxim defin set union f g follow observ lead import effici optim prune rule l l j w prune pair hl sinc x minx l thu function alway repres function composit h defin notic use lefttoright function composit g g h contain one pair g h singleton set function composit perform use distribut ie express mvalu use function associ function f edg u kgamma unfold process f ae function f incorpor minpart maxpart correspond function maxim function incom edg use function composit function maxim creat function f v k relat root f f root figur fragment unfold process graph annot function correspond edg the mvalu given figur a exampl figur see figur relat root b function f ig evalu function yield gamma exactli valu obtain b figur b function f b f use relat root a etc function relat root t ff creat exampl ff construct produc f find separ ffgammafi ff f ff exampl get f evalu use decomposit instead form singl function relat root t ff perform construct segment is determin function relationship root mvalu interior node compos function function relat mvalu interior node t ff see process akin matrix multipl consid unfold process graph use determin decompos graph three seg ment initi segment r contain root event termin segment t contain ffgammafi ff interior segment see figur a root a root b ffgammafiomega ffomega vk vk r figur decompos unfold process graph segment cutset set event occurr everi path root ff goe element cutset let x two cutset say x shift right omegagamma construct squar matrix map mvalu event x mvalu event ie eventsomega occurr lateromega simi larli construct matrix r map root mvalu event x matrix map mvalu event t ff restat maximum separ problem matrix form use tion is function maxim scalar addi tion function composit scalar multiplica tion form rst theta matrix contain singl function relat root t ff use obtain delta ff graph figur possibl decomposit yield f consid find ffomega add anoth segment graph defin cutset z z shift right byomega see figur b get matrix product r st abov r may differ r sinc mvalu comput ffgammafiomega instead ffgammafi decomposit use arrang symbol comput r ie ad segment chang function represent next section character behavior mvalu allow us util decomposit effect repetit mvalu sinc mvalu construct repetit system the process graph valu eventu determin maximum ratio cycl process graph see maximum ratio cycl c cycl ratio dcc equal maximum c simpl cycl g dc c mvalu repeat precis valu event determin repetit use maximum ratio cycl formal exist integ k number unfold process graph rel ffgammafi mvalu repeat occurr period repetit multipl cycl maximum ratio mvalu comput differ event may use differ maximum ratio cycl thu simpl upper bound least common multipl c maximum ratio cycl c figur illustr behavior mvalu process graph figur k valu specif particular process graph exam ple chang delay respect chang k note lower delay bound affect k b figur portion unfoldedprocess graph process graph figur label mvalu s occur three unfold rel thu occurr period repetit one make matric unfold process graph mvalu repeat let matrix obtain cutset properti mvalu vertic topolog left x k repeat with occurr period impli edg topolog left make mvalu independ k there fore k unfold process graph rel ffgammafi function represent r remain independ number unfold let matrix product rt solv delta ff find ad segment ie rst repeatedli ad segment graph comput t maximum n found matrix algebra rewritten r i ident matrix element i ident element function maxim composit respect note annihil function composit matrix closur algorithm use comput middl part con text function maxim composit form close semir key observ allow us implicitli comput infinit number valu comput need abl comput closur diagon element s wn ig scalar closur oper effici comput by ae pair order w q correspond first posit l ie l q q l form closur n theta n matrix on scalar semir oper rs use comput maximum delta ff valu subset integ ff max fi need comput maximum finit number addit delta ff precis sinc rt use comput delta ff done appli finit graph algorithm ff max fi ff need also comput ff divid ffgammaff accomplish choos differ initi matric name r r correspond unfold process graph thu comput maximum delta ff ff ff creat function r exampl appli detail decomposit method exampl figur decompos unfold process graph matric r s shown figur size segment determin k unfold rel ffgammafi node size segment ing function relat a b b exampl root r figur decompos unfold process graph correspond process graph figur closur is yield final product maximum separ ffgamma ff comput function ie yield effici consider two potenti ineffici associ algorithm depend delay rang polynomi size process graph size represent particular function may larg number path two event relat function point potenti seriou howev process graph deriv circuit concern larg exist cycl c dcc almost equal r although theoret interest point like practic concern practic function effici prune size function seem linear respect size process graph applic section describ two applic demonstr practic algorithm realist exampl memori manag unit consid edg u kgamma arbitrari process graph minimum time separ u kgamma v k larger d event u kgamma never constrain time event v k ie v k must alway wait event occur edg u kgamma remov process graph without chang behavior system idea use remov redund circuitri asynchron circuit given conserv bound actual delay speedindepend design superflu edg remov analyz process graph correspond circuit approach taken myer meng use inexact time analysi algorithm ie algorithm necessarili give tight bound separ time clearli abl obtain tight bound potenti enabl remov edg one exampl memori manag unit mmu design interfac caltech asynchron microprocessor process graph for one possibl execut mode mmu consist event edg chosen delay interv k analyz edg use exact algorithm take averag cpu second sparc edg analysi result remov six edg process graph equival remov six transistor circuit result asynchron microprocessor subset caltech asynchron microprocessor model analyz use techniqu describ paper process graph simplifi model consist event edg use implement techniqu describ paper comput instruct fetch cycl period pipelin latenc perform cpu second sparc similar comput use determin realtim properti asynchron microprocessor exampl bound execut time code fragment use minimum maximum separ cycl period instruct type furthermor inform use interfac microprocessor extern synchron compon especi case synchron compon clock use signal produc microprocessor conclus present effici exact solut fundament problem circuit synthesi opti mizat name determin bound separ time event concurr system major contribut paper structur decomposit infinit unfold process graph enabl implicitli analyz obtain tightest possibl bound aspect algorithm algebra formul enabl effici enough practic use furthermor algorithm handl wide rang process graph thu use varieti domain look adapt techniqu graph includ condit behavior thu process everlarg class graph may requir explor tradeoff tight bound comput time concern high effici algorithm practic concert effort also investig problem domain highlevel synthesi hardwaresoftwar codesign potenti applic area acknowledg work support nsf pyi award mip nsf yi award mip darpacsto microsystem program onr monitor contract nj ibm graduat fellowship technic univers denmark author wish thank chri myer sever stimul technic discuss r design analysi comput algorithm approach symbol time verif perform analysi optim asynchron circuit topic algebra combinatori optim network matroid design asynchron mi croprocessor algorithm interfac time verif synthesi time asynchron circuit experi program time tool base sourcelevel time schema specif analysi time constraint signal transit graph tr ctr dinesh ramanathan ravindra jejurikar rajesh k gupta time driven codesign network embed system proceed confer asia south pacif design autom p januari yokohama japan nichola h zamora xiaop hu radu marculescu systemlevel performancepow analysi platformbas design multimedia applic acm transact design autom electron system toda v n pe januari steve haynal forrest brewer model schedul protocolconstrain compon environ proceed th acmiee confer design autom p june new orlean louisiana unit state sangyun kim sunan tugsinavisut peter beerel reduc probabilist time petri net asynchron architectur analysi proceed th acmiee intern workshop time issu specif synthesi digit system decemb monterey california usa ali dasdan anmol mathur rajesh k gupta ratan tool rate analysi rate constraint debug embed system proceed european confer design test p march anmol mathur ali dasdan rajesh k gupta rate analysi embed system read hardwaresoftwar codesign kluwer academ publish norwel ma anmol mathur ali dasdan rajesh k gupta rate analysi embed system acm transact design autom electron system toda v n p juli tod amon gaetano borriello taokuan hu jiwen liu symbol time verif time diagram use presburg formula proceed th annual confer design autom p june anaheim california unit state vijay k madisetti lan shen interfac design corebas system ieee design test v n p octob abhijit davar kelvin lwin alex kondratyev alberto sangiovannivincentelli best world effici asynchron implement synchron specif proceed st annual confer design autom june san diego ca usa peggi b mcgee steven m nowick e g coffman jr effici perform analysi asynchron system base period proceed rd ieeeacmifip intern confer hardwaresoftwar codesign system synthesi septemb jersey citi nj usa michael kishinevski jordi cortadella alex kondratyev asynchron interfac specif analysi synthesi proceed th annual confer design autom p june san francisco california unit state ali dasdan sandi s irani rajesh k gupta effici algorithm optimum cycl mean optimum cost time ratio problem proceed th acmiee confer design autom p june new orlean louisiana unit state yipe cheng dazhong zheng minmax inequ time verif problem max linear constraint discret event dynam system v n p june r marculescu a nandi probabilist applic model systemlevel perfrom analysi proceed confer design autom test europ p march munich germani ali dasdan experiment analysi fastest optimum cycl ratio mean algorithm acm transact design autom electron system toda v n p octob henrik hulgaard steven m burn bound delay time analysi class csp program formal method system design v n p oct jeremi gunawardena maxplu algebra nonexpans map nonlinear theori discret event system theoret comput scienc v n p februari