// Seed: 2180614763
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  logic \id_3 ;
  assign module_1.id_0 = 0;
  always @(id_1 or -1) #1;
  wire id_4;
  assign \id_3 [-1] = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd0
) (
    input tri  id_0,
    input tri1 _id_1
);
  logic [id_1  ==  -1 : 1] id_3;
  ;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    output wand id_0
    , id_2
);
endmodule
module module_3 (
    input  supply1 id_0,
    output uwire   id_1
);
  assign id_1 = id_0;
  module_2 modCall_1 (id_1);
endmodule
