--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Games\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml topModule.twx topModule.ncd -o topModule.twr topModule.pcf
-ucf vgaUcf.ucf

Design file:              topModule.ncd
Physical constraint file: topModule.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 24516 paths analyzed, 758 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.433ns.
--------------------------------------------------------------------------------

Paths for end point check (SLICE_X64Y90.CE), 4963 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          check (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.362ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.786 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to check
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y94.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X69Y90.A2      net (fanout=11)       1.833   newp1POSX<2>
    SLICE_X69Y90.A       Tilo                  0.124   n0625<7>
                                                       Msub_n0625_Madd_xor<5>11
    SLICE_X61Y98.C1      net (fanout=55)       1.801   n0625<5>
    SLICE_X61Y98.BMUX    Topcb                 0.665   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_142
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_13_f7
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X63Y93.A1      net (fanout=2)        1.112   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X63Y93.A       Tilo                  0.124   N96
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_10_f8_SW1
    SLICE_X65Y91.D1      net (fanout=2)        0.986   N96
    SLICE_X65Y91.D       Tilo                  0.124   checkP2
                                                       n0625<11>6_SW1
    SLICE_X64Y91.A2      net (fanout=1)        0.798   N120
    SLICE_X64Y91.A       Tilo                  0.124   colCounter1<1>
                                                       n0625<11>7
    SLICE_X65Y92.B5      net (fanout=2)        0.417   GND_6_o_X_6_o_Mux_94_o
    SLICE_X65Y92.B       Tilo                  0.124   n0624<11>5
                                                       _n1134_inv1
    SLICE_X64Y90.CE      net (fanout=1)        0.334   _n1134_inv
    SLICE_X64Y90.CLK     Tceck                 0.205   check
                                                       check
    -------------------------------------------------  ---------------------------
    Total                                      9.362ns (2.081ns logic, 7.281ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          check (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.360ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.786 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to check
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y94.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X69Y90.A2      net (fanout=11)       1.833   newp1POSX<2>
    SLICE_X69Y90.A       Tilo                  0.124   n0625<7>
                                                       Msub_n0625_Madd_xor<5>11
    SLICE_X61Y98.D1      net (fanout=55)       1.806   n0625<5>
    SLICE_X61Y98.BMUX    Topdb                 0.658   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_15
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_13_f7
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X63Y93.A1      net (fanout=2)        1.112   Mmux_GND_6_o_X_6_o_Mux_94_o_11_f8
    SLICE_X63Y93.A       Tilo                  0.124   N96
                                                       Mmux_GND_6_o_X_6_o_Mux_94_o_10_f8_SW1
    SLICE_X65Y91.D1      net (fanout=2)        0.986   N96
    SLICE_X65Y91.D       Tilo                  0.124   checkP2
                                                       n0625<11>6_SW1
    SLICE_X64Y91.A2      net (fanout=1)        0.798   N120
    SLICE_X64Y91.A       Tilo                  0.124   colCounter1<1>
                                                       n0625<11>7
    SLICE_X65Y92.B5      net (fanout=2)        0.417   GND_6_o_X_6_o_Mux_94_o
    SLICE_X65Y92.B       Tilo                  0.124   n0624<11>5
                                                       _n1134_inv1
    SLICE_X64Y90.CE      net (fanout=1)        0.334   _n1134_inv
    SLICE_X64Y90.CLK     Tceck                 0.205   check
                                                       check
    -------------------------------------------------  ---------------------------
    Total                                      9.360ns (2.074ns logic, 7.286ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          check (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.234ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.786 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to check
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y94.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X68Y90.A2      net (fanout=11)       1.833   newp1POSX<2>
    SLICE_X68Y90.A       Tilo                  0.124   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_172
                                                       Madd_n0624_xor<5>11
    SLICE_X60Y94.D1      net (fanout=55)       1.601   n0624<5>
    SLICE_X60Y94.BMUX    Topdb                 0.658   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f81
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_151
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_13_f7_0
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f8_0
    SLICE_X62Y91.A2      net (fanout=2)        1.338   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f81
    SLICE_X62Y91.A       Tilo                  0.124   n0640<4>
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_10_f8_SW1
    SLICE_X64Y91.D3      net (fanout=2)        0.869   N93
    SLICE_X64Y91.D       Tilo                  0.124   colCounter1<1>
                                                       n0624<11>6_SW1
    SLICE_X65Y92.A1      net (fanout=1)        0.806   N117
    SLICE_X65Y92.A       Tilo                  0.124   n0624<11>5
                                                       n0624<11>7
    SLICE_X65Y92.B6      net (fanout=2)        0.379   newp1POSX[11]_X_6_o_Mux_92_o
    SLICE_X65Y92.B       Tilo                  0.124   n0624<11>5
                                                       _n1134_inv1
    SLICE_X64Y90.CE      net (fanout=1)        0.334   _n1134_inv
    SLICE_X64Y90.CLK     Tceck                 0.205   check
                                                       check
    -------------------------------------------------  ---------------------------
    Total                                      9.234ns (2.074ns logic, 7.160ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point checkP2 (SLICE_X65Y91.CE), 4315 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM3 (RAM)
  Destination:          checkP2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.969ns (Levels of Logic = 5)
  Clock Path Skew:      -0.230ns (1.510 - 1.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM3 to checkP2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y20.DOADO15 Trcko_DOA             2.454   mm/Mram_RAM3
                                                       mm/Mram_RAM3
    SLICE_X75Y102.C2     net (fanout=3)        1.366   ramDataOCheckP2<132>
    SLICE_X75Y102.BMUX   Topcb                 0.665   Mmux_GND_6_o_X_6_o_Mux_121_o_11_f83
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_1411
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_13_f7_5
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_11_f8_2
    SLICE_X66Y93.B2      net (fanout=1)        1.445   Mmux_GND_6_o_X_6_o_Mux_121_o_11_f83
    SLICE_X66Y93.B       Tilo                  0.124   n0641<11>5
                                                       n0641<11>5
    SLICE_X67Y93.A2      net (fanout=2)        0.667   n0641<11>5
    SLICE_X67Y93.A       Tilo                  0.124   N126
                                                       n0641<11>6_SW1
    SLICE_X66Y92.A5      net (fanout=1)        0.415   N126
    SLICE_X66Y92.A       Tilo                  0.124   colCounter2<1>
                                                       n0641<11>7
    SLICE_X64Y92.D3      net (fanout=2)        0.782   GND_6_o_X_6_o_Mux_121_o
    SLICE_X64Y92.D       Tilo                  0.124   _n1153_inv
                                                       _n1153_inv1
    SLICE_X65Y91.CE      net (fanout=1)        0.474   _n1153_inv
    SLICE_X65Y91.CLK     Tceck                 0.205   checkP2
                                                       checkP2
    -------------------------------------------------  ---------------------------
    Total                                      8.969ns (3.820ns logic, 5.149ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mm/Mram_RAM3 (RAM)
  Destination:          checkP2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.940ns (Levels of Logic = 5)
  Clock Path Skew:      -0.230ns (1.510 - 1.740)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mm/Mram_RAM3 to checkP2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y20.DOADO14 Trcko_DOA             2.454   mm/Mram_RAM3
                                                       mm/Mram_RAM3
    SLICE_X75Y102.C1     net (fanout=3)        1.337   ramDataOCheckP2<133>
    SLICE_X75Y102.BMUX   Topcb                 0.665   Mmux_GND_6_o_X_6_o_Mux_121_o_11_f83
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_1411
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_13_f7_5
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_11_f8_2
    SLICE_X66Y93.B2      net (fanout=1)        1.445   Mmux_GND_6_o_X_6_o_Mux_121_o_11_f83
    SLICE_X66Y93.B       Tilo                  0.124   n0641<11>5
                                                       n0641<11>5
    SLICE_X67Y93.A2      net (fanout=2)        0.667   n0641<11>5
    SLICE_X67Y93.A       Tilo                  0.124   N126
                                                       n0641<11>6_SW1
    SLICE_X66Y92.A5      net (fanout=1)        0.415   N126
    SLICE_X66Y92.A       Tilo                  0.124   colCounter2<1>
                                                       n0641<11>7
    SLICE_X64Y92.D3      net (fanout=2)        0.782   GND_6_o_X_6_o_Mux_121_o
    SLICE_X64Y92.D       Tilo                  0.124   _n1153_inv
                                                       _n1153_inv1
    SLICE_X65Y91.CE      net (fanout=1)        0.474   _n1153_inv
    SLICE_X65Y91.CLK     Tceck                 0.205   checkP2
                                                       checkP2
    -------------------------------------------------  ---------------------------
    Total                                      8.940ns (3.820ns logic, 5.120ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp2POSX_2 (FF)
  Destination:          checkP2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.996ns (Levels of Logic = 6)
  Clock Path Skew:      -0.106ns (1.510 - 1.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp2POSX_2 to checkP2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y102.BMUX   Tshcko                0.591   newp2POSX<5>
                                                       newp2POSX_2
    SLICE_X70Y91.A1      net (fanout=11)       1.442   newp2POSX<2>
    SLICE_X70Y91.A       Tilo                  0.124   newp2POSX<11>
                                                       Msub_n0641_Madd_xor<5>11
    SLICE_X61Y96.B2      net (fanout=55)       1.738   n0641<5>
    SLICE_X61Y96.BMUX    Topbb                 0.622   Mmux_GND_6_o_X_6_o_Mux_121_o_11_f8
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_141
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_12_f7_0
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_11_f8
    SLICE_X62Y92.C1      net (fanout=2)        1.262   Mmux_GND_6_o_X_6_o_Mux_121_o_11_f8
    SLICE_X62Y92.C       Tilo                  0.124   N101
                                                       Mmux_GND_6_o_X_6_o_Mux_121_o_10_f8_SW0
    SLICE_X66Y93.A2      net (fanout=2)        0.953   N101
    SLICE_X66Y93.A       Tilo                  0.124   n0641<11>5
                                                       n0641<11>6_SW0
    SLICE_X66Y92.A6      net (fanout=1)        0.307   N125
    SLICE_X66Y92.A       Tilo                  0.124   colCounter2<1>
                                                       n0641<11>7
    SLICE_X64Y92.D3      net (fanout=2)        0.782   GND_6_o_X_6_o_Mux_121_o
    SLICE_X64Y92.D       Tilo                  0.124   _n1153_inv
                                                       _n1153_inv1
    SLICE_X65Y91.CE      net (fanout=1)        0.474   _n1153_inv
    SLICE_X65Y91.CLK     Tceck                 0.205   checkP2
                                                       checkP2
    -------------------------------------------------  ---------------------------
    Total                                      8.996ns (2.038ns logic, 6.958ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point colCounter1_0 (SLICE_X64Y91.B6), 1994 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          colCounter1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.812ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.787 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to colCounter1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y94.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X68Y90.A2      net (fanout=11)       1.833   newp1POSX<2>
    SLICE_X68Y90.A       Tilo                  0.124   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_172
                                                       Madd_n0624_xor<5>11
    SLICE_X60Y94.D1      net (fanout=55)       1.601   n0624<5>
    SLICE_X60Y94.BMUX    Topdb                 0.658   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f81
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_151
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_13_f7_0
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f8_0
    SLICE_X62Y91.A2      net (fanout=2)        1.338   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f81
    SLICE_X62Y91.A       Tilo                  0.124   n0640<4>
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_10_f8_SW1
    SLICE_X64Y91.D3      net (fanout=2)        0.869   N93
    SLICE_X64Y91.D       Tilo                  0.124   colCounter1<1>
                                                       n0624<11>6_SW1
    SLICE_X65Y92.A1      net (fanout=1)        0.806   N117
    SLICE_X65Y92.A       Tilo                  0.124   n0624<11>5
                                                       n0624<11>7
    SLICE_X64Y91.B6      net (fanout=2)        0.527   newp1POSX[11]_X_6_o_Mux_92_o
    SLICE_X64Y91.CLK     Tas                   0.093   colCounter1<1>
                                                       Mmux__n097111
                                                       colCounter1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.812ns (1.838ns logic, 6.974ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          colCounter1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.799ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.787 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to colCounter1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y94.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X68Y90.A2      net (fanout=11)       1.833   newp1POSX<2>
    SLICE_X68Y90.A       Tilo                  0.124   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_172
                                                       Madd_n0624_xor<5>11
    SLICE_X60Y94.C1      net (fanout=55)       1.582   n0624<5>
    SLICE_X60Y94.BMUX    Topcb                 0.664   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f81
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_144
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_13_f7_0
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f8_0
    SLICE_X62Y91.A2      net (fanout=2)        1.338   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f81
    SLICE_X62Y91.A       Tilo                  0.124   n0640<4>
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_10_f8_SW1
    SLICE_X64Y91.D3      net (fanout=2)        0.869   N93
    SLICE_X64Y91.D       Tilo                  0.124   colCounter1<1>
                                                       n0624<11>6_SW1
    SLICE_X65Y92.A1      net (fanout=1)        0.806   N117
    SLICE_X65Y92.A       Tilo                  0.124   n0624<11>5
                                                       n0624<11>7
    SLICE_X64Y91.B6      net (fanout=2)        0.527   newp1POSX[11]_X_6_o_Mux_92_o
    SLICE_X64Y91.CLK     Tas                   0.093   colCounter1<1>
                                                       Mmux__n097111
                                                       colCounter1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.799ns (1.844ns logic, 6.955ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               newp1POSX_2 (FF)
  Destination:          colCounter1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.657ns (Levels of Logic = 6)
  Clock Path Skew:      -0.035ns (0.787 - 0.822)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: newp1POSX_2 to colCounter1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y94.BMUX    Tshcko                0.591   newp1POSX<5>
                                                       newp1POSX_2
    SLICE_X68Y90.A2      net (fanout=11)       1.833   newp1POSX<2>
    SLICE_X68Y90.A       Tilo                  0.124   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_172
                                                       Madd_n0624_xor<5>11
    SLICE_X60Y97.B2      net (fanout=55)       1.701   n0624<5>
    SLICE_X60Y97.BMUX    Topbb                 0.616   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f8
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_141
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_12_f7_0
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f8
    SLICE_X62Y91.A1      net (fanout=2)        1.125   Mmux_newp1POSX[11]_X_6_o_Mux_92_o_11_f8
    SLICE_X62Y91.A       Tilo                  0.124   n0640<4>
                                                       Mmux_newp1POSX[11]_X_6_o_Mux_92_o_10_f8_SW1
    SLICE_X64Y91.D3      net (fanout=2)        0.869   N93
    SLICE_X64Y91.D       Tilo                  0.124   colCounter1<1>
                                                       n0624<11>6_SW1
    SLICE_X65Y92.A1      net (fanout=1)        0.806   N117
    SLICE_X65Y92.A       Tilo                  0.124   n0624<11>5
                                                       n0624<11>7
    SLICE_X64Y91.B6      net (fanout=2)        0.527   newp1POSX[11]_X_6_o_Mux_92_o
    SLICE_X64Y91.CLK     Tas                   0.093   colCounter1<1>
                                                       Mmux__n097111
                                                       colCounter1_0
    -------------------------------------------------  ---------------------------
    Total                                      8.657ns (1.796ns logic, 6.861ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point finish2_1 (SLICE_X68Y116.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               finishNext2_1 (FF)
  Destination:          finish2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.218ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.079 - 0.067)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: finishNext2_1 to finish2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y115.AQ     Tcko                  0.141   finishNext2<1>
                                                       finishNext2_1
    SLICE_X68Y116.BX     net (fanout=1)        0.148   finishNext2<1>
    SLICE_X68Y116.CLK    Tckdi       (-Th)     0.071   finish2<1>
                                                       finish2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.218ns (0.070ns logic, 0.148ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point finish2_0 (SLICE_X68Y116.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.214ns (requirement - (clock path skew + uncertainty - data path))
  Source:               finishNext2_0 (FF)
  Destination:          finish2_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.079 - 0.067)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: finishNext2_0 to finish2_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y115.AMUX   Tshcko                0.182   finishNext2<1>
                                                       finishNext2_0
    SLICE_X68Y116.AX     net (fanout=1)        0.119   finishNext2<0>
    SLICE_X68Y116.CLK    Tckdi       (-Th)     0.075   finish2<1>
                                                       finish2_0
    -------------------------------------------------  ---------------------------
    Total                                      0.226ns (0.107ns logic, 0.119ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point finishNext1_0 (SLICE_X62Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               finish1_1 (FF)
  Destination:          finishNext1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.250ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.072 - 0.058)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: finish1_1 to finishNext1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y116.BMUX   Tshcko                0.181   finish1<1>
                                                       finish1_1
    SLICE_X62Y116.D3     net (fanout=2)        0.156   finish1<1>
    SLICE_X62Y116.CLK    Tah         (-Th)     0.087   finishNext1<1>
                                                       Mmux_finish1[1]_X_6_o_wide_mux_8_OUT11
                                                       finishNext1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.250ns (0.094ns logic, 0.156ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: mm/Mram_RAM1/CLKARDCLKL
  Logical resource: mm/Mram_RAM1/CLKARDCLKL
  Location pin: RAMB36_X2Y18.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: mm/Mram_RAM1/CLKARDCLKU
  Logical resource: mm/Mram_RAM1/CLKARDCLKU
  Location pin: RAMB36_X2Y18.CLKARDCLKU
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: mm/Mram_RAM1/CLKBWRCLKL
  Logical resource: mm/Mram_RAM1/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.433|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 24516 paths, 0 nets, and 3621 connections

Design statistics:
   Minimum period:   9.433ns{1}   (Maximum frequency: 106.011MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 26 13:25:22 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 686 MB



