{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 17:01:42 2015 " "Info: Processing started: Fri Jun 12 17:01:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off plasma -c plasma " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off plasma -c plasma" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-logic " "Info: Found design unit 1: alu-logic" {  } { { "alu.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/alu.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/alu.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bus_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_mux-logic " "Info: Found design unit 1: bus_mux-logic" {  } { { "bus_mux.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/bus_mux.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bus_mux " "Info: Found entity 1: bus_mux" {  } { { "bus_mux.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/bus_mux.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparador_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_gen-behavior " "Info: Found design unit 1: comparador_gen-behavior" {  } { { "comparador_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/comparador_gen.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparador_gen " "Info: Found entity 1: comparador_gen" {  } { { "comparador_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/comparador_gen.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-logic " "Info: Found design unit 1: control-logic" {  } { { "control.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/control.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/control.vhd" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behavior " "Info: Found design unit 1: datapath-behavior" {  } { { "datapath.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/datapath.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/datapath.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ddr_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ddr_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ddr_ctrl-logic " "Info: Found design unit 1: ddr_ctrl-logic" {  } { { "ddr_ctrl.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ddr_ctrl.vhd" 75 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ddr_ctrl " "Info: Found entity 1: ddr_ctrl" {  } { { "ddr_ctrl.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ddr_ctrl.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decopriori.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decopriori.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decopriori-behavior " "Info: Found design unit 1: decopriori-behavior" {  } { { "decopriori.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/decopriori.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decopriori " "Info: Found entity 1: decopriori" {  } { { "decopriori.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/decopriori.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_dma.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file eth_dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_dma-logic " "Info: Found design unit 1: eth_dma-logic" {  } { { "eth_dma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/eth_dma.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 eth_dma " "Info: Found entity 1: eth_dma" {  } { { "eth_dma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/eth_dma.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fibonacci.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fibonacci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibonacci-behavior " "Info: Found design unit 1: fibonacci-behavior" {  } { { "fibonacci.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/fibonacci.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fibonacci " "Info: Found entity 1: fibonacci" {  } { { "fibonacci.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/fibonacci.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_fibonacci.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm_fibonacci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_fibonacci-behavior " "Info: Found design unit 1: fsm_fibonacci-behavior" {  } { { "fsm_fibonacci.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/fsm_fibonacci.vhd" 37 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsm_fibonacci " "Info: Found entity 1: fsm_fibonacci" {  } { { "fsm_fibonacci.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/fsm_fibonacci.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mem_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_ctrl-logic " "Info: Found design unit 1: mem_ctrl-logic" {  } { { "mem_ctrl.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mem_ctrl.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Info: Found entity 1: mem_ctrl" {  } { { "mem_ctrl.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mem_ctrl.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minor_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minor_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minor_gen-behavior " "Info: Found design unit 1: minor_gen-behavior" {  } { { "minor_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/minor_gen.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minor_gen " "Info: Found entity 1: minor_gen" {  } { { "minor_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/minor_gen.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minor_igual_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file minor_igual_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minor_igual_gen-behavior " "Info: Found design unit 1: minor_igual_gen-behavior" {  } { { "minor_igual_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/minor_igual_gen.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 minor_igual_gen " "Info: Found entity 1: minor_igual_gen" {  } { { "minor_igual_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/minor_igual_gen.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mlite_cpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mlite_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mlite_cpu-logic " "Info: Found design unit 1: mlite_cpu-logic" {  } { { "mlite_cpu.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 95 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mlite_cpu " "Info: Found entity 1: mlite_cpu" {  } { { "mlite_cpu.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mlite_pack.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file mlite_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mlite_pack " "Info: Found design unit 1: mlite_pack" {  } { { "mlite_pack.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_pack.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mlite_pack-body " "Info: Found design unit 2: mlite_pack-body" {  } { { "mlite_pack.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_pack.vhd" 422 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-logic " "Info: Found design unit 1: mult-logic" {  } { { "mult.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mult.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Info: Found entity 1: mult" {  } { { "mult.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mult.vhd" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor2a1_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file multiplexor2a1_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor2a1_gen-mux2a1_gen " "Info: Found design unit 1: multiplexor2a1_gen-mux2a1_gen" {  } { { "multiplexor2a1_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/multiplexor2a1_gen.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor2a1_gen " "Info: Found entity 1: multiplexor2a1_gen" {  } { { "multiplexor2a1_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/multiplexor2a1_gen.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_next.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_next.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_next-logic " "Info: Found design unit 1: pc_next-logic" {  } { { "pc_next.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/pc_next.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc_next " "Info: Found entity 1: pc_next" {  } { { "pc_next.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/pc_next.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline-logic " "Info: Found design unit 1: pipeline-logic" {  } { { "pipeline.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/pipeline.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Info: Found entity 1: pipeline" {  } { { "pipeline.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/pipeline.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plasma.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file plasma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plasma-logic " "Info: Found design unit 1: plasma-logic" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 61 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 plasma " "Info: Found entity 1: plasma" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plasma_tbw.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file plasma_tbw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plasma_tbw-behavior " "Info: Found design unit 1: plasma_tbw-behavior" {  } { { "plasma_tbw.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma_tbw.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 plasma_tbw " "Info: Found entity 1: plasma_tbw" {  } { { "plasma_tbw.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma_tbw.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-logic " "Info: Found design unit 1: ram-logic" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Info: Found entity 1: ram" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Info: Found design unit 1: reg-behavior" {  } { { "reg.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/reg.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/reg.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_bank.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_bank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_bank-ram_block " "Info: Found design unit 1: reg_bank-ram_block" {  } { { "reg_bank.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/reg_bank.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_bank " "Info: Found entity 1: reg_bank" {  } { { "reg_bank.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/reg_bank.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_gen-behavior " "Info: Found design unit 1: reg_gen-behavior" {  } { { "reg_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/reg_gen.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_gen " "Info: Found entity 1: reg_gen" {  } { { "reg_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/reg_gen.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-logic " "Info: Found design unit 1: shifter-logic" {  } { { "shifter.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/shifter.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Info: Found entity 1: shifter" {  } { { "shifter.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/shifter.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Info: Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/uart.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "uart.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/uart.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wrapper0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper0-behavior " "Info: Found design unit 1: wrapper0-behavior" {  } { { "wrapper0.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/wrapper0.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wrapper0 " "Info: Found entity 1: wrapper0" {  } { { "wrapper0.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/wrapper0.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file wrapper1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wrapper1-behavior " "Info: Found design unit 1: wrapper1-behavior" {  } { { "wrapper1.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/wrapper1.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 wrapper1 " "Info: Found entity 1: wrapper1" {  } { { "wrapper1.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/wrapper1.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "plasma " "Info: Elaborating entity \"plasma\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_eth plasma.vhd(117) " "Warning (10036): Verilog HDL or VHDL warning at plasma.vhd(117): object \"enable_eth\" assigned a value but never read" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_write_busy plasma.vhd(121) " "Warning (10036): Verilog HDL or VHDL warning at plasma.vhd(121): object \"uart_write_busy\" assigned a value but never read" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_eth_rec plasma.vhd(126) " "Warning (10036): Verilog HDL or VHDL warning at plasma.vhd(126): object \"irq_eth_rec\" assigned a value but never read" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "irq_eth_send plasma.vhd(127) " "Warning (10036): Verilog HDL or VHDL warning at plasma.vhd(127): object \"irq_eth_send\" assigned a value but never read" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlite_cpu mlite_cpu:u1_cpu " "Info: Elaborating entity \"mlite_cpu\" for hierarchy \"mlite_cpu:u1_cpu\"" {  } { { "plasma.vhd" "u1_cpu" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_next mlite_cpu:u1_cpu\|pc_next:u1_pc_next " "Info: Elaborating entity \"pc_next\" for hierarchy \"mlite_cpu:u1_cpu\|pc_next:u1_pc_next\"" {  } { { "mlite_cpu.vhd" "u1_pc_next" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 183 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl " "Info: Elaborating entity \"mem_ctrl\" for hierarchy \"mlite_cpu:u1_cpu\|mem_ctrl:u2_mem_ctrl\"" {  } { { "mlite_cpu.vhd" "u2_mem_ctrl" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 195 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control mlite_cpu:u1_cpu\|control:u3_control " "Info: Elaborating entity \"control\" for hierarchy \"mlite_cpu:u1_cpu\|control:u3_control\"" {  } { { "mlite_cpu.vhd" "u3_control" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 218 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_bank mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank " "Info: Elaborating entity \"reg_bank\" for hierarchy \"mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\"" {  } { { "mlite_cpu.vhd" "u4_reg_bank" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 236 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_mux mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux " "Info: Elaborating entity \"bus_mux\" for hierarchy \"mlite_cpu:u1_cpu\|bus_mux:u5_bus_mux\"" {  } { { "mlite_cpu.vhd" "u5_bus_mux" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 250 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mlite_cpu:u1_cpu\|alu:u6_alu " "Info: Elaborating entity \"alu\" for hierarchy \"mlite_cpu:u1_cpu\|alu:u6_alu\"" {  } { { "mlite_cpu.vhd" "u6_alu" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 270 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter mlite_cpu:u1_cpu\|shifter:u7_shifter " "Info: Elaborating entity \"shifter\" for hierarchy \"mlite_cpu:u1_cpu\|shifter:u7_shifter\"" {  } { { "mlite_cpu.vhd" "u7_shifter" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 278 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mlite_cpu:u1_cpu\|mult:u8_mult " "Info: Elaborating entity \"mult\" for hierarchy \"mlite_cpu:u1_cpu\|mult:u8_mult\"" {  } { { "mlite_cpu.vhd" "u8_mult" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 286 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline " "Info: Elaborating entity \"pipeline\" for hierarchy \"mlite_cpu:u1_cpu\|pipeline:\\pipeline3:u9_pipeline\"" {  } { { "mlite_cpu.vhd" "\\pipeline3:u9_pipeline" { Text "X:/psi2553/15/exp6/final/hw_arquivos/mlite_cpu.vhd" 312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper0 wrapper0:adaptador0 " "Info: Elaborating entity \"wrapper0\" for hierarchy \"wrapper0:adaptador0\"" {  } { { "plasma.vhd" "adaptador0" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_gen wrapper0:adaptador0\|reg_gen:u0 " "Info: Elaborating entity \"reg_gen\" for hierarchy \"wrapper0:adaptador0\|reg_gen:u0\"" {  } { { "wrapper0.vhd" "u0" { Text "X:/psi2553/15/exp6/final/hw_arquivos/wrapper0.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper1 wrapper1:adaptador1 " "Info: Elaborating entity \"wrapper1\" for hierarchy \"wrapper1:adaptador1\"" {  } { { "plasma.vhd" "adaptador1" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg wrapper1:adaptador1\|reg:reg0 " "Info: Elaborating entity \"reg\" for hierarchy \"wrapper1:adaptador1\|reg:reg0\"" {  } { { "wrapper1.vhd" "reg0" { Text "X:/psi2553/15/exp6/final/hw_arquivos/wrapper1.vhd" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibonacci fibonacci:fibo " "Info: Elaborating entity \"fibonacci\" for hierarchy \"fibonacci:fibo\"" {  } { { "plasma.vhd" "fibo" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 258 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_fibonacci fibonacci:fibo\|fsm_fibonacci:u0 " "Info: Elaborating entity \"fsm_fibonacci\" for hierarchy \"fibonacci:fibo\|fsm_fibonacci:u0\"" {  } { { "fibonacci.vhd" "u0" { Text "X:/psi2553/15/exp6/final/hw_arquivos/fibonacci.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath fibonacci:fibo\|datapath:u1 " "Info: Elaborating entity \"datapath\" for hierarchy \"fibonacci:fibo\|datapath:u1\"" {  } { { "fibonacci.vhd" "u1" { Text "X:/psi2553/15/exp6/final/hw_arquivos/fibonacci.vhd" 111 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor2a1_gen fibonacci:fibo\|datapath:u1\|multiplexor2a1_gen:mux1 " "Info: Elaborating entity \"multiplexor2a1_gen\" for hierarchy \"fibonacci:fibo\|datapath:u1\|multiplexor2a1_gen:mux1\"" {  } { { "datapath.vhd" "mux1" { Text "X:/psi2553/15/exp6/final/hw_arquivos/datapath.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "somador_gen.vhd 2 1 " "Warning: Using design file somador_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_gen-Behavioral " "Info: Found design unit 1: somador_gen-Behavioral" {  } { { "somador_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/somador_gen.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 somador_gen " "Info: Found entity 1: somador_gen" {  } { { "somador_gen.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/somador_gen.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_gen fibonacci:fibo\|datapath:u1\|somador_gen:som1 " "Info: Elaborating entity \"somador_gen\" for hierarchy \"fibonacci:fibo\|datapath:u1\|somador_gen:som1\"" {  } { { "datapath.vhd" "som1" { Text "X:/psi2553/15/exp6/final/hw_arquivos/datapath.vhd" 135 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minor_igual_gen fibonacci:fibo\|datapath:u1\|minor_igual_gen:mineq " "Info: Elaborating entity \"minor_igual_gen\" for hierarchy \"fibonacci:fibo\|datapath:u1\|minor_igual_gen:mineq\"" {  } { { "datapath.vhd" "mineq" { Text "X:/psi2553/15/exp6/final/hw_arquivos/datapath.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "minor_gen fibonacci:fibo\|datapath:u1\|minor_gen:min2 " "Info: Elaborating entity \"minor_gen\" for hierarchy \"fibonacci:fibo\|datapath:u1\|minor_gen:min2\"" {  } { { "datapath.vhd" "min2" { Text "X:/psi2553/15/exp6/final/hw_arquivos/datapath.vhd" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_gen fibonacci:fibo\|datapath:u1\|comparador_gen:eq1 " "Info: Elaborating entity \"comparador_gen\" for hierarchy \"fibonacci:fibo\|datapath:u1\|comparador_gen:eq1\"" {  } { { "datapath.vhd" "eq1" { Text "X:/psi2553/15/exp6/final/hw_arquivos/datapath.vhd" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:u2_ram " "Info: Elaborating entity \"ram\" for hierarchy \"ram:u2_ram\"" {  } { { "plasma.vhd" "u2_ram" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 269 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0 " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\"" {  } { { "ram.vhd" "\\altera_ram:lpm_ram_io_component0" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\"" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0 " "Info: Instantiated megafunction \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Info: Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE code0.hex " "Info: Parameter \"LPM_FILE\" = \"code0.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 95 0 0 } } { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 269 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram\", which is child of megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram\|altsyncram:ram_block ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5k91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5k91 " "Info: Found entity 1: altsyncram_5k91" {  } { { "db/altsyncram_5k91.tdf" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/db/altsyncram_5k91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5k91 ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram\|altsyncram:ram_block\|altsyncram_5k91:auto_generated " "Info: Elaborating entity \"altsyncram_5k91\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component0\|altram:sram\|altsyncram:ram_block\|altsyncram_5k91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "code0.hex " "Warning: Byte addressed memory initialization file \"code0.hex\" was read in the word-addressed format" {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "code0.hex 22 10 " "Warning: Width of data items in \"code0.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 22 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 code0.hex " "Warning: Data at line (1) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 1 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 code0.hex " "Warning: Data at line (2) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 code0.hex " "Warning: Data at line (3) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 code0.hex " "Warning: Data at line (4) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 code0.hex " "Warning: Data at line (5) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 code0.hex " "Warning: Data at line (6) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 code0.hex " "Warning: Data at line (7) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 code0.hex " "Warning: Data at line (8) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 code0.hex " "Warning: Data at line (9) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 code0.hex " "Warning: Data at line (10) of memory initialization file \"code0.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code0.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 352 code0.hex " "Critical Warning: Memory depth (2048) in the design file differs from memory depth (352) in the Memory Initialization File \"code0.hex\" -- setting initial value for remaining addresses to 0" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 95 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1 " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\"" {  } { { "ram.vhd" "\\altera_ram:lpm_ram_io_component1" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\"" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 113 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1 " "Info: Instantiated megafunction \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Info: Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE code1.hex " "Info: Parameter \"LPM_FILE\" = \"code1.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 113 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 113 0 0 } } { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 269 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram\", which is child of megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 113 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram\|altsyncram:ram_block ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 113 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6k91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6k91 " "Info: Found entity 1: altsyncram_6k91" {  } { { "db/altsyncram_6k91.tdf" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/db/altsyncram_6k91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6k91 ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram\|altsyncram:ram_block\|altsyncram_6k91:auto_generated " "Info: Elaborating entity \"altsyncram_6k91\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component1\|altram:sram\|altsyncram:ram_block\|altsyncram_6k91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "code1.hex " "Warning: Byte addressed memory initialization file \"code1.hex\" was read in the word-addressed format" {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "code1.hex 22 10 " "Warning: Width of data items in \"code1.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 22 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 code1.hex " "Warning: Data at line (1) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 1 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 code1.hex " "Warning: Data at line (2) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 code1.hex " "Warning: Data at line (3) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 code1.hex " "Warning: Data at line (4) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 code1.hex " "Warning: Data at line (5) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 code1.hex " "Warning: Data at line (6) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 code1.hex " "Warning: Data at line (7) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 code1.hex " "Warning: Data at line (8) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 code1.hex " "Warning: Data at line (9) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 code1.hex " "Warning: Data at line (10) of memory initialization file \"code1.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code1.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 352 code1.hex " "Critical Warning: Memory depth (2048) in the design file differs from memory depth (352) in the Memory Initialization File \"code1.hex\" -- setting initial value for remaining addresses to 0" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 113 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2 " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\"" {  } { { "ram.vhd" "\\altera_ram:lpm_ram_io_component2" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 131 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\"" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 131 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2 " "Info: Instantiated megafunction \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Info: Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE code2.hex " "Info: Parameter \"LPM_FILE\" = \"code2.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 131 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 131 0 0 } } { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 269 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram\", which is child of megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 131 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram\|altsyncram:ram_block ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 131 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7k91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7k91 " "Info: Found entity 1: altsyncram_7k91" {  } { { "db/altsyncram_7k91.tdf" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/db/altsyncram_7k91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7k91 ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram\|altsyncram:ram_block\|altsyncram_7k91:auto_generated " "Info: Elaborating entity \"altsyncram_7k91\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component2\|altram:sram\|altsyncram:ram_block\|altsyncram_7k91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "code2.hex " "Warning: Byte addressed memory initialization file \"code2.hex\" was read in the word-addressed format" {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "code2.hex 22 10 " "Warning: Width of data items in \"code2.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 22 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 code2.hex " "Warning: Data at line (1) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 1 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 code2.hex " "Warning: Data at line (2) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 code2.hex " "Warning: Data at line (3) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 code2.hex " "Warning: Data at line (4) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 code2.hex " "Warning: Data at line (5) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 code2.hex " "Warning: Data at line (6) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 code2.hex " "Warning: Data at line (7) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 code2.hex " "Warning: Data at line (8) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 code2.hex " "Warning: Data at line (9) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 code2.hex " "Warning: Data at line (10) of memory initialization file \"code2.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code2.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 352 code2.hex " "Critical Warning: Memory depth (2048) in the design file differs from memory depth (352) in the Memory Initialization File \"code2.hex\" -- setting initial value for remaining addresses to 0" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 131 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3 " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\"" {  } { { "ram.vhd" "\\altera_ram:lpm_ram_io_component3" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 149 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\"" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 149 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3 " "Info: Instantiated megafunction \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Info: Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE code3.hex " "Info: Parameter \"LPM_FILE\" = \"code3.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 149 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 149 0 0 } } { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 269 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram\", which is child of megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 149 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3 " "Info: Elaborated megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\"" {  } { { "altram.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 149 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8k91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_8k91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8k91 " "Info: Found entity 1: altsyncram_8k91" {  } { { "db/altsyncram_8k91.tdf" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/db/altsyncram_8k91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8k91 ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\|altsyncram_8k91:auto_generated " "Info: Elaborating entity \"altsyncram_8k91\" for hierarchy \"ram:u2_ram\|LPM_RAM_DQ:\\altera_ram:lpm_ram_io_component3\|altram:sram\|altsyncram:ram_block\|altsyncram_8k91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "code3.hex " "Warning: Byte addressed memory initialization file \"code3.hex\" was read in the word-addressed format" {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 1 -1 0 } }  } 0 0 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "code3.hex 22 10 " "Warning: Width of data items in \"code3.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 22 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 code3.hex " "Warning: Data at line (1) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 1 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 code3.hex " "Warning: Data at line (2) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 2 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 code3.hex " "Warning: Data at line (3) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 3 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 code3.hex " "Warning: Data at line (4) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 4 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 code3.hex " "Warning: Data at line (5) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 5 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 code3.hex " "Warning: Data at line (6) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 6 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 code3.hex " "Warning: Data at line (7) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 7 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 code3.hex " "Warning: Data at line (8) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 8 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 code3.hex " "Warning: Data at line (9) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 9 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 code3.hex " "Warning: Data at line (10) of memory initialization file \"code3.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 10 -1 0 } }  } 0 0 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "" 0 -1}  } { { "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/code3.hex" 1 -1 0 } }  } 0 0 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 352 code3.hex " "Critical Warning: Memory depth (2048) in the design file differs from memory depth (352) in the Memory Initialization File \"code3.hex\" -- setting initial value for remaining addresses to 0" {  } { { "ram.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/ram.vhd" 149 0 0 } }  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u3_uart " "Info: Elaborating entity \"uart\" for hierarchy \"uart:u3_uart\"" {  } { { "plasma.vhd" "u3_uart" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|\\dual_port_mem:ram_proc2:dual_port_ram2 " "Info: RAM logic \"mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|\\dual_port_mem:ram_proc2:dual_port_ram2\" is uninferred due to asynchronous read logic" {  } {  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1} { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|\\dual_port_mem:ram_proc2:dual_port_ram1 " "Info: RAM logic \"mlite_cpu:u1_cpu\|reg_bank:u4_reg_bank\|\\dual_port_mem:ram_proc2:dual_port_ram1\" is uninferred due to asynchronous read logic" {  } {  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "IOPT_OPT_REPORT_SAFE_STATE_MACHINE" "\|plasma\|fibonacci:fibo\|fsm_fibonacci:u0\|state " "Info: State machine \"\|plasma\|fibonacci:fibo\|fsm_fibonacci:u0\|state\" will be implemented as a safe state machine." {  } { { "fsm_fibonacci.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/fsm_fibonacci.vhd" 43 -1 0 } }  } 0 0 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "uart.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/uart.vhd" 62 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "address\[0\] GND " "Warning (13410): Pin \"address\[0\]\" is stuck at GND" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "address\[1\] GND " "Warning (13410): Pin \"address\[1\]\" is stuck at GND" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "gpio0_out\[24\] GND " "Warning (13410): Pin \"gpio0_out\[24\]\" is stuck at GND" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "gpio0_out\[25\] GND " "Warning (13410): Pin \"gpio0_out\[25\]\" is stuck at GND" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "gpio0_out\[26\] GND " "Warning (13410): Pin \"gpio0_out\[26\]\" is stuck at GND" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "gpio0_out\[27\] GND " "Warning (13410): Pin \"gpio0_out\[27\]\" is stuck at GND" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "gpio0_out\[28\] GND " "Warning (13410): Pin \"gpio0_out\[28\]\" is stuck at GND" {  } { { "plasma.vhd" "" { Text "X:/psi2553/15/exp6/final/hw_arquivos/plasma.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5544 " "Info: Implemented 5544 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Info: Implemented 68 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "101 " "Info: Implemented 101 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5343 " "Info: Implemented 5343 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Info: Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 17:02:10 2015 " "Info: Processing ended: Fri Jun 12 17:02:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
