-- generated by newgenasym Wed Mar 23 17:40:02 2005

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity MAX6736 is
    port (    
	GND:       IN     STD_LOGIC;    
	\mr*\:     IN     STD_LOGIC;    
	\rst*\:    OUT    STD_LOGIC;    
	VCC1:      INOUT  STD_LOGIC;    
	VCC2:      INOUT  STD_LOGIC);
end MAX6736;
