Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sat Nov 18 12:28:01 2017
| Host         : DESKTOP-E6H7MJN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file example_ibert_7series_gtx_0_timing_summary_routed.rpt -rpx example_ibert_7series_gtx_0_timing_summary_routed.rpx
| Design       : example_ibert_7series_gtx_0
| Device       : 7z035-ffg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.535        0.000                      0                20463        0.034        0.000                      0                20463        0.001        0.000                       0                 12021  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
J_CLK        {0.000 15.000}       30.000          33.333          
Q3_RXCLK0    {0.000 1.551}        3.103           322.269         
Q3_RXCLK1    {0.000 1.551}        3.103           322.269         
Q3_RXCLK2    {0.000 1.551}        3.103           322.269         
Q3_RXCLK3    {0.000 1.551}        3.103           322.269         
Q3_TX0       {0.000 1.551}        3.103           322.269         
REFCLK0_0    {0.000 3.200}        6.400           156.250         
  clkfbout   {0.000 16.000}       32.000          31.250          
  dclk_mmcm  {0.000 5.000}        10.000          100.000         
REFCLK0_1    {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
J_CLK              26.159        0.000                      0                  547        0.044        0.000                      0                  547       14.232        0.000                       0                   278  
Q3_RXCLK0           0.801        0.000                      0                 1080        0.095        0.000                      0                 1080        0.001        0.000                       0                   731  
Q3_RXCLK1           0.535        0.000                      0                 1080        0.091        0.000                      0                 1080        0.001        0.000                       0                   731  
Q3_RXCLK2           0.668        0.000                      0                 1080        0.085        0.000                      0                 1080        0.001        0.000                       0                   731  
Q3_RXCLK3           0.767        0.000                      0                 1080        0.082        0.000                      0                 1080        0.001        0.000                       0                   731  
Q3_TX0              0.697        0.000                      0                 2268        0.085        0.000                      0                 2268        0.001        0.000                       0                  1322  
REFCLK0_0                                                                                                                                                       1.700        0.000                       0                     8  
  clkfbout                                                                                                                                                     30.929        0.000                       0                     2  
  dclk_mmcm         1.780        0.000                      0                13080        0.034        0.000                      0                13080        4.232        0.000                       0                  7481  
REFCLK0_1                                                                                                                                                       4.862        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  J_CLK              J_CLK                   26.697        0.000                      0                  102        0.275        0.000                      0                  102  
**async_default**  Q3_RXCLK0          Q3_RXCLK0                1.910        0.000                      0                    8        0.481        0.000                      0                    8  
**async_default**  Q3_RXCLK1          Q3_RXCLK1                2.124        0.000                      0                    8        0.321        0.000                      0                    8  
**async_default**  Q3_RXCLK2          Q3_RXCLK2                1.985        0.000                      0                    8        0.422        0.000                      0                    8  
**async_default**  Q3_RXCLK3          Q3_RXCLK3                2.024        0.000                      0                    8        0.438        0.000                      0                    8  
**async_default**  dclk_mmcm          dclk_mmcm                6.861        0.000                      0                  114        0.159        0.000                      0                  114  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       26.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.159ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.395ns (11.306%)  route 3.099ns (88.695%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.654     6.771    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X154Y300       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 26.159    

Slack (MET) :             26.159ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.395ns (11.306%)  route 3.099ns (88.695%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.654     6.771    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X154Y300       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 26.159    

Slack (MET) :             26.159ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.395ns (11.306%)  route 3.099ns (88.695%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.654     6.771    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X154Y300       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 26.159    

Slack (MET) :             26.159ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.395ns (11.306%)  route 3.099ns (88.695%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.654     6.771    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X154Y300       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 26.159    

Slack (MET) :             26.159ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.395ns (11.306%)  route 3.099ns (88.695%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.654     6.771    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X154Y300       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 26.159    

Slack (MET) :             26.159ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.395ns (11.306%)  route 3.099ns (88.695%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.654     6.771    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X154Y300       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 26.159    

Slack (MET) :             26.159ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.395ns (11.306%)  route 3.099ns (88.695%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.654     6.771    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X154Y300       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X154Y300       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    32.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 26.159    

Slack (MET) :             26.159ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.395ns (11.306%)  route 3.099ns (88.695%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.903ns = ( 32.903 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.654     6.771    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X154Y300       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.572    32.903    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism              0.365    33.268    
                         clock uncertainty           -0.035    33.232    
    SLICE_X154Y300       RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    32.929    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         32.929    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                 26.159    

Slack (MET) :             26.246ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.395ns (11.598%)  route 3.011ns (88.402%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.566     6.683    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X156Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X156Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y300       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.928    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         32.928    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 26.246    

Slack (MET) :             26.246ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.395ns (11.598%)  route 3.011ns (88.402%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.581     3.277    u_ibert_core/inst/U_ICON/U_CMD/DRCK_IN
    SLICE_X165Y304       FDCE                                         r  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y304       FDCE (Prop_fdce_C_Q)         0.223     3.500 f  u_ibert_core/inst/U_ICON/U_CMD/iTARGET_reg[13]/Q
                         net (fo=4, routed)           0.645     4.145    u_ibert_core/inst/U_ICON/U_CMD/iCORE_ID[1]
    SLICE_X164Y304       LUT6 (Prop_lut6_I2_O)        0.043     4.188 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1/O
                         net (fo=8, routed)           0.468     4.655    u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[18]_INST_0_i_1_n_251
    SLICE_X167Y303       LUT6 (Prop_lut6_I0_O)        0.043     4.698 r  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[9]_INST_0/O
                         net (fo=27, routed)          1.130     5.829    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/CONTROL_IN_I[4]
    SLICE_X158Y305       LUT2 (Prop_lut2_I1_O)        0.043     5.872 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]_i_1__0/O
                         net (fo=17, routed)          0.202     6.074    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X158Y305       LUT6 (Prop_lut6_I4_O)        0.043     6.117 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.566     6.683    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X156Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X156Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X156Y300       RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.928    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.928    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                 26.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.307     1.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y300       FDCE (Prop_fdce_C_Q)         0.091     1.881 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     1.940    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.241     1.801    
    SLICE_X154Y300       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.897    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.222%)  route 0.060ns (39.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.307     1.790    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X155Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y300       FDCE (Prop_fdce_C_Q)         0.091     1.881 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.060     1.941    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X154Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.241     1.801    
    SLICE_X154Y300       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     1.873    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.428%)  route 0.199ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y303       FDCE (Prop_fdce_C_Q)         0.091     1.880 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.199     2.078    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.238     1.804    
    SLICE_X154Y301       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.009    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.428%)  route 0.199ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y303       FDCE (Prop_fdce_C_Q)         0.091     1.880 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.199     2.078    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.238     1.804    
    SLICE_X154Y301       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.009    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.428%)  route 0.199ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y303       FDCE (Prop_fdce_C_Q)         0.091     1.880 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.199     2.078    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.238     1.804    
    SLICE_X154Y301       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.009    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.428%)  route 0.199ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y303       FDCE (Prop_fdce_C_Q)         0.091     1.880 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.199     2.078    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                         clock pessimism             -0.238     1.804    
    SLICE_X154Y301       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.009    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.428%)  route 0.199ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y303       FDCE (Prop_fdce_C_Q)         0.091     1.880 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.199     2.078    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
                         clock pessimism             -0.238     1.804    
    SLICE_X154Y301       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.009    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.428%)  route 0.199ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y303       FDCE (Prop_fdce_C_Q)         0.091     1.880 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.199     2.078    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X154Y301       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
                         clock pessimism             -0.238     1.804    
    SLICE_X154Y301       RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.205     2.009    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.428%)  route 0.199ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y303       FDCE (Prop_fdce_C_Q)         0.091     1.880 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.199     2.078    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X154Y301       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X154Y301       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
                         clock pessimism             -0.238     1.804    
    SLICE_X154Y301       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     2.009    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             J_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.091ns (31.428%)  route 0.199ns (68.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.306     1.789    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X155Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y303       FDCE (Prop_fdce_C_Q)         0.091     1.880 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.199     2.078    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/ADDRD2
    SLICE_X154Y301       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.347     2.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X154Y301       RAMS32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
                         clock pessimism             -0.238     1.804    
    SLICE_X154Y301       RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.205     2.009    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         J_CLK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I      n/a            1.851         30.000      28.149     BUFR_X1Y25      u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X164Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[6]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X168Y303  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X168Y302  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X168Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X168Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X168Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X168Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[18]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X168Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X168Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X156Y300  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X154Y301  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_RXCLK0
  To Clock:  Q3_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        0.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 1.009ns (50.831%)  route 0.976ns (49.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.864     1.576    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.585 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           0.976     3.561    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.593     4.312    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.096     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X140Y156       FDRE (Setup_fdre_C_D)       -0.010     4.363    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.363    
                         arrival time                          -3.561    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.224ns  (logic 0.359ns (16.140%)  route 1.865ns (83.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 4.305 - 3.103 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y156       FDRE (Prop_fdre_C_Q)         0.236     1.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.865     3.455    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X128Y162       LUT5 (Prop_lut5_I2_O)        0.123     3.578 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[19]_i_1__1/O
                         net (fo=1, routed)           0.000     3.578    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[19]_i_1__1_n_251
    SLICE_X128Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.586     4.305    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X128Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[19]/C
                         clock pessimism              0.096     4.401    
                         clock uncertainty           -0.035     4.366    
    SLICE_X128Y162       FDRE (Setup_fdre_C_D)        0.034     4.400    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[19]
  -------------------------------------------------------------------
                         required time                          4.400    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.359ns (16.443%)  route 1.824ns (83.557%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 4.308 - 3.103 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y156       FDRE (Prop_fdre_C_Q)         0.236     1.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.824     3.414    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/init_r1
    SLICE_X136Y162       LUT5 (Prop_lut5_I2_O)        0.123     3.537 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[7]_i_1__4/O
                         net (fo=1, routed)           0.000     3.537    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[7]_i_1__4_n_251
    SLICE_X136Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.589     4.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X136Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[7]/C
                         clock pessimism              0.096     4.404    
                         clock uncertainty           -0.035     4.369    
    SLICE_X136Y162       FDRE (Setup_fdre_C_D)        0.064     4.433    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                          4.433    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.359ns (16.473%)  route 1.820ns (83.527%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 4.308 - 3.103 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y156       FDRE (Prop_fdre_C_Q)         0.236     1.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.820     3.410    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/init_r1
    SLICE_X136Y162       LUT5 (Prop_lut5_I2_O)        0.123     3.533 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[8]_i_1__4/O
                         net (fo=1, routed)           0.000     3.533    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[8]_i_1__4_n_251
    SLICE_X136Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.589     4.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X136Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[8]/C
                         clock pessimism              0.096     4.404    
                         clock uncertainty           -0.035     4.369    
    SLICE_X136Y162       FDRE (Setup_fdre_C_D)        0.065     4.434    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                          4.434    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  0.900    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 1.009ns (52.953%)  route 0.896ns (47.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 4.357 - 3.103 ) 
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.864     1.576    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[27])
                                                      1.009     2.585 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXDATA[27]
                         net (fo=1, routed)           0.896     3.482    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[27]
    SLICE_X147Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.638     4.357    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X147Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[27]/C
                         clock pessimism              0.096     4.453    
                         clock uncertainty           -0.035     4.418    
    SLICE_X147Y159       FDRE (Setup_fdre_C_D)       -0.010     4.408    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[27]
  -------------------------------------------------------------------
                         required time                          4.408    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 0.352ns (16.456%)  route 1.787ns (83.544%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.205ns = ( 4.308 - 3.103 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.639     1.351    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X134Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y156       FDRE (Prop_fdre_C_Q)         0.223     1.574 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.600     2.174    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/pat_id_r1_reg[3][1]
    SLICE_X129Y161       LUT4 (Prop_lut4_I3_O)        0.043     2.217 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.661     2.878    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[2]_1
    SLICE_X122Y162       LUT6 (Prop_lut6_I2_O)        0.043     2.921 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_2__0/O
                         net (fo=1, routed)           0.526     3.447    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_2__0_n_251
    SLICE_X136Y161       LUT6 (Prop_lut6_I0_O)        0.043     3.490 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.490    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_280
    SLICE_X136Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.589     4.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X136Y161       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]/C
                         clock pessimism              0.096     4.404    
                         clock uncertainty           -0.035     4.369    
    SLICE_X136Y161       FDRE (Setup_fdre_C_D)        0.066     4.435    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[2]
  -------------------------------------------------------------------
                         required time                          4.435    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.359ns (17.281%)  route 1.718ns (82.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 4.307 - 3.103 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y156       FDRE (Prop_fdre_C_Q)         0.236     1.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.718     3.308    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/init_r1
    SLICE_X135Y162       LUT5 (Prop_lut5_I2_O)        0.123     3.431 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[4]_i_1__6/O
                         net (fo=1, routed)           0.000     3.431    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[4]_i_1__6_n_251
    SLICE_X135Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.588     4.307    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X135Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[4]/C
                         clock pessimism              0.096     4.403    
                         clock uncertainty           -0.035     4.368    
    SLICE_X135Y162       FDRE (Setup_fdre_C_D)        0.034     4.402    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.402    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.359ns (17.289%)  route 1.717ns (82.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 4.307 - 3.103 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y156       FDRE (Prop_fdre_C_Q)         0.236     1.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.717     3.307    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/init_r1
    SLICE_X134Y162       LUT5 (Prop_lut5_I2_O)        0.123     3.430 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[10]_i_1__4/O
                         net (fo=1, routed)           0.000     3.430    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[10]_i_1__4_n_251
    SLICE_X134Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.588     4.307    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X134Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[10]/C
                         clock pessimism              0.096     4.403    
                         clock uncertainty           -0.035     4.368    
    SLICE_X134Y162       FDRE (Setup_fdre_C_D)        0.034     4.402    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[10]
  -------------------------------------------------------------------
                         required time                          4.402    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.359ns (17.289%)  route 1.717ns (82.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 4.307 - 3.103 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y156       FDRE (Prop_fdre_C_Q)         0.236     1.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.717     3.307    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/init_r1
    SLICE_X135Y162       LUT5 (Prop_lut5_I2_O)        0.123     3.430 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[6]_i_1__4/O
                         net (fo=1, routed)           0.000     3.430    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs[6]_i_1__4_n_251
    SLICE_X135Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.588     4.307    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/RX_CLK_I
    SLICE_X135Y162       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[6]/C
                         clock pessimism              0.096     4.403    
                         clock uncertainty           -0.035     4.368    
    SLICE_X135Y162       FDRE (Setup_fdre_C_D)        0.034     4.402    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_15bit/bit32.p15_32/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          4.402    
                         arrival time                          -3.430    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.975ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.359ns (17.318%)  route 1.714ns (82.682%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.204ns = ( 4.307 - 3.103 ) 
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.642     1.354    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y156       FDRE (Prop_fdre_C_Q)         0.236     1.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.714     3.304    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X132Y163       LUT5 (Prop_lut5_I2_O)        0.123     3.427 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.427    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[25]_i_1__0_n_251
    SLICE_X132Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.588     4.307    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X132Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]/C
                         clock pessimism              0.096     4.403    
                         clock uncertainty           -0.035     4.368    
    SLICE_X132Y163       FDRE (Setup_fdre_C_D)        0.034     4.402    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]
  -------------------------------------------------------------------
                         required time                          4.402    
                         arrival time                          -3.427    
  -------------------------------------------------------------------
                         slack                                  0.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.180%)  route 0.065ns (33.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.322     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y156       FDCE (Prop_fdce_C_Q)         0.100     0.600 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/Q
                         net (fo=2, routed)           0.065     0.665    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg_n_251_[2]
    SLICE_X142Y156       LUT6 (Prop_lut6_I0_O)        0.028     0.693 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt[3]_i_1_n_251
    SLICE_X142Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.197     0.511    
    SLICE_X142Y156       FDCE (Hold_fdce_C_D)         0.087     0.598    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.875%)  route 0.157ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.348     0.526    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X144Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y159       FDRE (Prop_fdre_C_Q)         0.100     0.626 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/Q
                         net (fo=2, routed)           0.157     0.783    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[31]
    SLICE_X142Y159       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y159       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/CLK
                         clock pessimism             -0.175     0.532    
    SLICE_X142Y159       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.686    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.290%)  route 0.058ns (36.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y151       FDRE (Prop_fdre_C_Q)         0.100     0.628 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.058     0.686    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.504     0.737    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.209     0.528    
    SLICE_X144Y151       FDRE (Hold_fdre_C_D)         0.049     0.577    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.608%)  route 0.057ns (36.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y151       FDRE (Prop_fdre_C_Q)         0.100     0.628 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.057     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.504     0.737    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.209     0.528    
    SLICE_X144Y151       FDRE (Hold_fdre_C_D)         0.047     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y151       FDRE (Prop_fdre_C_Q)         0.100     0.628 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.684    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.504     0.737    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.209     0.528    
    SLICE_X144Y151       FDRE (Hold_fdre_C_D)         0.044     0.572    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.572    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.100     0.629 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.060     0.689    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.505     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.209     0.529    
    SLICE_X146Y152       FDRE (Hold_fdre_C_D)         0.047     0.576    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y151       FDRE (Prop_fdre_C_Q)         0.100     0.628 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.060     0.688    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.504     0.737    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X144Y151       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.209     0.528    
    SLICE_X144Y151       FDRE (Hold_fdre_C_D)         0.047     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.445%)  route 0.099ns (43.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.321     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X141Y159       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y159       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b_reg[2]/Q
                         net (fo=2, routed)           0.099     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_b[2]
    SLICE_X140Y158       LUT6 (Prop_lut6_I4_O)        0.028     0.726 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.726    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i0[2]
    SLICE_X140Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/RX_CLK_I
    SLICE_X140Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[2]/C
                         clock pessimism             -0.194     0.513    
    SLICE_X140Y158       FDRE (Hold_fdre_C_D)         0.087     0.600    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/i_ones_counter/cnt_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.726    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genseed32.seed_r2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.100ns (52.118%)  route 0.092ns (47.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.320     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genseed32.seed_r2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y160       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/genseed32.seed_r2_reg[17]/Q
                         net (fo=1, routed)           0.092     0.690    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r2[17]
    SLICE_X141Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.473     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y160       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[22]/C
                         clock pessimism             -0.194     0.512    
    SLICE_X141Y160       FDRE (Hold_fdre_C_D)         0.047     0.559    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/seed_r3_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.500ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.322     0.500    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y156       FDRE (Prop_fdre_C_Q)         0.118     0.618 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/Q
                         net (fo=1, routed)           0.055     0.673    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X140Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.208     0.500    
    SLICE_X140Y156       FDRE (Hold_fdre_C_D)         0.042     0.542    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_RXCLK0
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y37         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y151       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y151       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y151       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X126Y162       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X127Y163       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[17]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X127Y162       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[28]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y159       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y159       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y159       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[26]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y159       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y159       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[28]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y159       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[29]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y158       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y159       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[30]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_RXCLK1
  To Clock:  Q3_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        0.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 1.009ns (45.114%)  route 1.228ns (54.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 4.299 - 3.103 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.854     1.566    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.228     3.803    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X120Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.580     4.299    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X120Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.096     4.395    
                         clock uncertainty           -0.035     4.360    
    SLICE_X120Y164       FDRE (Setup_fdre_C_D)       -0.022     4.338    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.338    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 1.009ns (50.697%)  route 0.981ns (49.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 4.350 - 3.103 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.854     1.566    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
                                                      1.009     2.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXDATA[3]
                         net (fo=1, routed)           0.981     3.557    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[3]
    SLICE_X146Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.631     4.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X146Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[3]/C
                         clock pessimism              0.096     4.446    
                         clock uncertainty           -0.035     4.411    
    SLICE_X146Y169       FDRE (Setup_fdre_C_D)       -0.010     4.401    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 1.009ns (51.557%)  route 0.948ns (48.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.247ns = ( 4.350 - 3.103 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.854     1.566    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[22])
                                                      1.009     2.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXDATA[22]
                         net (fo=1, routed)           0.948     3.524    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[22]
    SLICE_X147Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.631     4.350    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X147Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[22]/C
                         clock pessimism              0.096     4.446    
                         clock uncertainty           -0.035     4.411    
    SLICE_X147Y169       FDRE (Setup_fdre_C_D)       -0.010     4.401    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[22]
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.931ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.893ns  (logic 1.009ns (53.303%)  route 0.884ns (46.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 4.349 - 3.103 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.854     1.566    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[8])
                                                      1.009     2.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXDATA[8]
                         net (fo=1, routed)           0.884     3.459    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[8]
    SLICE_X145Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.630     4.349    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X145Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[8]/C
                         clock pessimism              0.096     4.445    
                         clock uncertainty           -0.035     4.410    
    SLICE_X145Y169       FDRE (Setup_fdre_C_D)       -0.019     4.391    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[8]
  -------------------------------------------------------------------
                         required time                          4.391    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  0.931    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 1.009ns (54.186%)  route 0.853ns (45.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 4.349 - 3.103 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.854     1.566    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[30])
                                                      1.009     2.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXDATA[30]
                         net (fo=1, routed)           0.853     3.429    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[30]
    SLICE_X147Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.630     4.349    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X147Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[30]/C
                         clock pessimism              0.096     4.445    
                         clock uncertainty           -0.035     4.410    
    SLICE_X147Y170       FDRE (Setup_fdre_C_D)       -0.019     4.391    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[30]
  -------------------------------------------------------------------
                         required time                          4.391    
                         arrival time                          -3.429    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 1.009ns (53.988%)  route 0.860ns (46.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 4.349 - 3.103 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.854     1.566    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[18])
                                                      1.009     2.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXDATA[18]
                         net (fo=1, routed)           0.860     3.435    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[18]
    SLICE_X145Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.630     4.349    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X145Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[18]/C
                         clock pessimism              0.096     4.445    
                         clock uncertainty           -0.035     4.410    
    SLICE_X145Y169       FDRE (Setup_fdre_C_D)       -0.009     4.401    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[18]
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 1.009ns (54.008%)  route 0.859ns (45.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 4.349 - 3.103 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.854     1.566    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[16])
                                                      1.009     2.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXDATA[16]
                         net (fo=1, routed)           0.859     3.435    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[16]
    SLICE_X145Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.630     4.349    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X145Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[16]/C
                         clock pessimism              0.096     4.445    
                         clock uncertainty           -0.035     4.410    
    SLICE_X145Y169       FDRE (Setup_fdre_C_D)       -0.009     4.401    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[16]
  -------------------------------------------------------------------
                         required time                          4.401    
                         arrival time                          -3.435    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.413ns (19.921%)  route 1.660ns (80.079%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 4.299 - 3.103 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.629     1.341    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X127Y167       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y167       FDRE (Prop_fdre_C_Q)         0.204     1.545 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[1]/Q
                         net (fo=14, routed)          0.472     2.017    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/pat_id_r1_reg[3][1]
    SLICE_X125Y168       LUT4 (Prop_lut4_I3_O)        0.123     2.140 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.668     2.808    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[2]_1
    SLICE_X122Y171       LUT6 (Prop_lut6_I2_O)        0.043     2.851 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_2__0/O
                         net (fo=1, routed)           0.520     3.371    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_2__0_n_251
    SLICE_X135Y171       LUT6 (Prop_lut6_I0_O)        0.043     3.414 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[6]_i_1__0/O
                         net (fo=1, routed)           0.000     3.414    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_276
    SLICE_X135Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.580     4.299    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X135Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]/C
                         clock pessimism              0.096     4.395    
                         clock uncertainty           -0.035     4.360    
    SLICE_X135Y171       FDRE (Setup_fdre_C_D)        0.034     4.394    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[6]
  -------------------------------------------------------------------
                         required time                          4.394    
                         arrival time                          -3.414    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 1.009ns (54.553%)  route 0.841ns (45.447%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 4.349 - 3.103 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.854     1.566    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[6])
                                                      1.009     2.575 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXDATA[6]
                         net (fo=1, routed)           0.841     3.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[6]
    SLICE_X147Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.630     4.349    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X147Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[6]/C
                         clock pessimism              0.096     4.445    
                         clock uncertainty           -0.035     4.410    
    SLICE_X147Y170       FDRE (Setup_fdre_C_D)       -0.010     4.400    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          4.400    
                         arrival time                          -3.416    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.352ns (17.054%)  route 1.712ns (82.946%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.196ns = ( 4.299 - 3.103 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.629     1.341    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X127Y167       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y167       FDRE (Prop_fdre_C_Q)         0.223     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.491     2.055    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[3][3]
    SLICE_X125Y168       LUT4 (Prop_lut4_I2_O)        0.043     2.098 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.737     2.835    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X123Y171       LUT6 (Prop_lut6_I0_O)        0.043     2.878 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_2__0/O
                         net (fo=1, routed)           0.484     3.362    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_2__0_n_251
    SLICE_X130Y170       LUT6 (Prop_lut6_I0_O)        0.043     3.405 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[13]_i_1__0/O
                         net (fo=1, routed)           0.000     3.405    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_269
    SLICE_X130Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.580     4.299    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X130Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]/C
                         clock pessimism              0.096     4.395    
                         clock uncertainty           -0.035     4.360    
    SLICE_X130Y170       FDRE (Setup_fdre_C_D)        0.034     4.394    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                          4.394    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                  0.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.751%)  route 0.114ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.492ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.314     0.492    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y169       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y169       FDRE (Prop_fdre_C_Q)         0.100     0.592 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[16]/Q
                         net (fo=2, routed)           0.114     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[16]
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.465     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
                         clock pessimism             -0.175     0.523    
    SLICE_X138Y169       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.615    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.313     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y170       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y170       FDRE (Prop_fdre_C_Q)         0.100     0.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/Q
                         net (fo=2, routed)           0.102     0.693    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[27]
    SLICE_X142Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.465     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y169       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/CLK
                         clock pessimism             -0.194     0.504    
    SLICE_X142Y169       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.599    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3
  -------------------------------------------------------------------
                         required time                         -0.599    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.091ns (39.774%)  route 0.138ns (60.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.493ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.315     0.493    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y168       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y168       FDRE (Prop_fdre_C_Q)         0.091     0.584 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[7]/Q
                         net (fo=2, routed)           0.138     0.722    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[7]
    SLICE_X142Y168       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.466     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y168       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3/CLK
                         clock pessimism             -0.194     0.505    
    SLICE_X142Y168       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.623    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -0.623    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.100ns (46.547%)  route 0.115ns (53.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.312     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y171       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y171       FDRE (Prop_fdre_C_Q)         0.100     0.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[11]/Q
                         net (fo=2, routed)           0.115     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[11]
    SLICE_X142Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.464     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y170       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
                         clock pessimism             -0.194     0.503    
    SLICE_X142Y170       SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.598    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.705    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.313     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X133Y168       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y168       FDRE (Prop_fdre_C_Q)         0.100     0.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/Q
                         net (fo=1, routed)           0.055     0.646    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init
    SLICE_X133Y168       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.464     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X133Y168       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.206     0.491    
    SLICE_X133Y168       FDRE (Hold_fdre_C_D)         0.047     0.538    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           0.646    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X116Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y158       FDRE (Prop_fdre_C_Q)         0.100     0.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.645    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X116Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.464     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X116Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.208     0.489    
    SLICE_X116Y158       FDRE (Hold_fdre_C_D)         0.044     0.533    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.319     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X126Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y150       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.056     0.653    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X126Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.472     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X126Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.208     0.497    
    SLICE_X126Y150       FDRE (Hold_fdre_C_D)         0.044     0.541    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.697ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X116Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y158       FDRE (Prop_fdre_C_Q)         0.100     0.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.060     0.649    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X116Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.464     0.697    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X116Y158       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.208     0.489    
    SLICE_X116Y158       FDRE (Hold_fdre_C_D)         0.047     0.536    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.701ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.100     0.594 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.060     0.654    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.468     0.701    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.207     0.494    
    SLICE_X132Y164       FDRE (Hold_fdre_C_D)         0.047     0.541    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.319     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X126Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y150       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.060     0.657    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X126Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.472     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X126Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.208     0.497    
    SLICE_X126Y150       FDRE (Hold_fdre_C_D)         0.047     0.544    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.544    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_RXCLK1
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y38         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X130Y151       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/b_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X147Y169       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[22]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X154Y168       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[23]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X154Y168       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[24]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X147Y169       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[25]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X147Y169       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[29]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y169       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y169       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y168       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y170       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y168       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y168       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y168       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_RXCLK2
  To Clock:  Q3_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.113ns  (logic 1.009ns (47.750%)  route 1.104ns (52.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 4.301 - 3.103 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.858     1.570    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     2.579 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXRESETDONE
                         net (fo=4, routed)           1.104     3.684    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RXRESETDONE_I
    SLICE_X128Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.582     4.301    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/RX_CLK_I
    SLICE_X128Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg/C
                         clock pessimism              0.096     4.397    
                         clock uncertainty           -0.035     4.362    
    SLICE_X128Y182       FDRE (Setup_fdre_C_D)       -0.010     4.352    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/rstd_dly1_reg
  -------------------------------------------------------------------
                         required time                          4.352    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.239ns  (logic 0.445ns (19.875%)  route 1.794ns (80.125%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 4.300 - 3.103 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.622     1.334    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y180       FDRE (Prop_fdre_C_Q)         0.236     1.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=15, routed)          0.709     2.279    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/pat_id_r1_reg[3][0]
    SLICE_X124Y177       LUT4 (Prop_lut4_I1_O)        0.123     2.402 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.638     3.040    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[2]_2
    SLICE_X129Y180       LUT6 (Prop_lut6_I5_O)        0.043     3.083 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_2__0/O
                         net (fo=1, routed)           0.447     3.530    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_2__0_n_251
    SLICE_X136Y178       LUT6 (Prop_lut6_I0_O)        0.043     3.573 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[9]_i_1__0/O
                         net (fo=1, routed)           0.000     3.573    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_273
    SLICE_X136Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.581     4.300    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X136Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]/C
                         clock pessimism              0.096     4.396    
                         clock uncertainty           -0.035     4.361    
    SLICE_X136Y178       FDRE (Setup_fdre_C_D)        0.066     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[9]
  -------------------------------------------------------------------
                         required time                          4.427    
                         arrival time                          -3.573    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.445ns (20.186%)  route 1.760ns (79.814%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 4.302 - 3.103 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.622     1.334    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y180       FDRE (Prop_fdre_C_Q)         0.236     1.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=15, routed)          0.709     2.279    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/pat_id_r1_reg[3][0]
    SLICE_X124Y177       LUT4 (Prop_lut4_I1_O)        0.123     2.402 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.505     2.907    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[2]_2
    SLICE_X127Y177       LUT6 (Prop_lut6_I5_O)        0.043     2.950 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0/O
                         net (fo=1, routed)           0.545     3.496    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_2__0_n_251
    SLICE_X137Y179       LUT6 (Prop_lut6_I0_O)        0.043     3.539 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[17]_i_1__0/O
                         net (fo=1, routed)           0.000     3.539    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_265
    SLICE_X137Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.583     4.302    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X137Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]/C
                         clock pessimism              0.096     4.398    
                         clock uncertainty           -0.035     4.363    
    SLICE_X137Y179       FDRE (Setup_fdre_C_D)        0.034     4.397    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[17]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -3.539    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.445ns (20.837%)  route 1.691ns (79.163%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 4.302 - 3.103 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.622     1.334    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y180       FDRE (Prop_fdre_C_Q)         0.236     1.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=15, routed)          0.709     2.279    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/pat_id_r1_reg[3][0]
    SLICE_X124Y177       LUT4 (Prop_lut4_I1_O)        0.123     2.402 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.659     3.061    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[2]_2
    SLICE_X129Y180       LUT6 (Prop_lut6_I5_O)        0.043     3.104 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0/O
                         net (fo=1, routed)           0.323     3.427    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_2__0_n_251
    SLICE_X135Y180       LUT6 (Prop_lut6_I0_O)        0.043     3.470 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[30]_i_1__0/O
                         net (fo=1, routed)           0.000     3.470    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_252
    SLICE_X135Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.583     4.302    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X135Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]/C
                         clock pessimism              0.096     4.398    
                         clock uncertainty           -0.035     4.363    
    SLICE_X135Y180       FDRE (Setup_fdre_C_D)        0.033     4.396    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[30]
  -------------------------------------------------------------------
                         required time                          4.396    
                         arrival time                          -3.470    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 1.009ns (53.085%)  route 0.892ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.248ns = ( 4.351 - 3.103 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.858     1.570    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/RXUSRCLK2_I
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                                r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXDATA[3])
                                                      1.009     2.579 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXDATA[3]
                         net (fo=1, routed)           0.892     3.471    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_DATA_I[3]
    SLICE_X152Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.632     4.351    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X152Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[3]/C
                         clock pessimism              0.096     4.447    
                         clock uncertainty           -0.035     4.412    
    SLICE_X152Y181       FDRE (Setup_fdre_C_D)        0.000     4.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          4.412    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.941ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.445ns (20.981%)  route 1.676ns (79.019%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.198ns = ( 4.301 - 3.103 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.622     1.334    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y180       FDRE (Prop_fdre_C_Q)         0.236     1.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=15, routed)          0.709     2.279    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/pat_id_r1_reg[3][0]
    SLICE_X124Y177       LUT4 (Prop_lut4_I1_O)        0.123     2.402 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.638     3.040    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[2]_2
    SLICE_X128Y180       LUT6 (Prop_lut6_I5_O)        0.043     3.083 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_2__0/O
                         net (fo=1, routed)           0.329     3.412    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_2__0_n_251
    SLICE_X135Y179       LUT6 (Prop_lut6_I0_O)        0.043     3.455 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[19]_i_1__0/O
                         net (fo=1, routed)           0.000     3.455    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_263
    SLICE_X135Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.582     4.301    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X135Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]/C
                         clock pessimism              0.096     4.397    
                         clock uncertainty           -0.035     4.362    
    SLICE_X135Y179       FDRE (Setup_fdre_C_D)        0.034     4.396    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[19]
  -------------------------------------------------------------------
                         required time                          4.396    
                         arrival time                          -3.455    
  -------------------------------------------------------------------
                         slack                                  0.941    

Slack (MET) :             0.970ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.123ns  (logic 0.445ns (20.964%)  route 1.678ns (79.036%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 4.300 - 3.103 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.622     1.334    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y180       FDRE (Prop_fdre_C_Q)         0.236     1.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=15, routed)          0.709     2.279    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/pat_id_r1_reg[3][0]
    SLICE_X124Y177       LUT4 (Prop_lut4_I1_O)        0.123     2.402 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.615     3.016    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[2]_2
    SLICE_X132Y177       LUT6 (Prop_lut6_I5_O)        0.043     3.059 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[4]_i_2__0/O
                         net (fo=1, routed)           0.354     3.414    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[4]_i_2__0_n_251
    SLICE_X138Y177       LUT6 (Prop_lut6_I0_O)        0.043     3.457 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[4]_i_1__0/O
                         net (fo=1, routed)           0.000     3.457    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_278
    SLICE_X138Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.581     4.300    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X138Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[4]/C
                         clock pessimism              0.096     4.396    
                         clock uncertainty           -0.035     4.361    
    SLICE_X138Y177       FDRE (Setup_fdre_C_D)        0.066     4.427    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[4]
  -------------------------------------------------------------------
                         required time                          4.427    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  0.970    

Slack (MET) :             0.976ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.445ns (21.323%)  route 1.642ns (78.677%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 4.302 - 3.103 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.622     1.334    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y180       FDRE (Prop_fdre_C_Q)         0.236     1.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=15, routed)          0.709     2.279    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/pat_id_r1_reg[3][0]
    SLICE_X124Y177       LUT4 (Prop_lut4_I1_O)        0.123     2.402 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_23bit/bit32.p23_32/prbs[22]_i_3__0/O
                         net (fo=55, routed)          0.616     3.018    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[2]_2
    SLICE_X132Y180       LUT6 (Prop_lut6_I5_O)        0.043     3.061 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_2__0/O
                         net (fo=1, routed)           0.317     3.378    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_2__0_n_251
    SLICE_X135Y180       LUT6 (Prop_lut6_I0_O)        0.043     3.421 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[15]_i_1__0/O
                         net (fo=1, routed)           0.000     3.421    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_267
    SLICE_X135Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.583     4.302    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X135Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]/C
                         clock pessimism              0.096     4.398    
                         clock uncertainty           -0.035     4.363    
    SLICE_X135Y180       FDRE (Setup_fdre_C_D)        0.034     4.397    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[15]
  -------------------------------------------------------------------
                         required time                          4.397    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.082ns  (logic 0.445ns (21.372%)  route 1.637ns (78.628%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.197ns = ( 4.300 - 3.103 ) 
    Source Clock Delay      (SCD):    1.334ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.622     1.334    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X122Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y180       FDRE (Prop_fdre_C_Q)         0.236     1.570 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[0]/Q
                         net (fo=15, routed)          0.534     2.104    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/pat_id_r1_reg[3][0]
    SLICE_X124Y181       LUT4 (Prop_lut4_I1_O)        0.123     2.227 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/prbs[6]_i_3__0/O
                         net (fo=35, routed)          0.619     2.845    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[2]_1
    SLICE_X127Y177       LUT6 (Prop_lut6_I2_O)        0.043     2.888 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0/O
                         net (fo=1, routed)           0.485     3.373    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_2__0_n_251
    SLICE_X139Y177       LUT6 (Prop_lut6_I0_O)        0.043     3.416 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[18]_i_1__0/O
                         net (fo=1, routed)           0.000     3.416    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_264
    SLICE_X139Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.581     4.300    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X139Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]/C
                         clock pessimism              0.096     4.396    
                         clock uncertainty           -0.035     4.361    
    SLICE_X139Y177       FDRE (Setup_fdre_C_D)        0.034     4.395    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                          4.395    
                         arrival time                          -3.416    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.352ns (16.943%)  route 1.726ns (83.057%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 4.303 - 3.103 ) 
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.629     1.341    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X121Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y188       FDRE (Prop_fdre_C_Q)         0.223     1.564 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pat_id_r1_reg[3]/Q
                         net (fo=14, routed)          0.742     2.306    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/pat_id_r1_reg[3][3]
    SLICE_X124Y180       LUT4 (Prop_lut4_I2_O)        0.043     2.349 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0/O
                         net (fo=63, routed)          0.522     2.871    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[30]_i_3__0_n_251
    SLICE_X128Y178       LUT6 (Prop_lut6_I0_O)        0.043     2.914 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[20]_i_2__0/O
                         net (fo=1, routed)           0.462     3.376    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[20]_i_2__0_n_251
    SLICE_X139Y179       LUT6 (Prop_lut6_I0_O)        0.043     3.419 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/DATA_O[20]_i_1__0/O
                         net (fo=1, routed)           0.000     3.419    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit_n_262
    SLICE_X139Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.584     4.303    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X139Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[20]/C
                         clock pessimism              0.096     4.399    
                         clock uncertainty           -0.035     4.364    
    SLICE_X139Y179       FDRE (Setup_fdre_C_D)        0.034     4.398    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[20]
  -------------------------------------------------------------------
                         required time                          4.398    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  0.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.815%)  route 0.114ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.342     0.520    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X150Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y180       FDRE (Prop_fdre_C_Q)         0.100     0.620 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[17]/Q
                         net (fo=2, routed)           0.114     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[17]
    SLICE_X148Y179       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.493     0.726    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X148Y179       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
                         clock pessimism             -0.175     0.551    
    SLICE_X148Y179       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.649    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.188%)  route 0.112ns (52.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.342     0.520    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X150Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y180       FDRE (Prop_fdre_C_Q)         0.100     0.620 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[18]/Q
                         net (fo=2, routed)           0.112     0.732    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[18]
    SLICE_X148Y179       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.493     0.726    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X148Y179       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
                         clock pessimism             -0.175     0.551    
    SLICE_X148Y179       SRL16E (Hold_srl16e_CLK_D)
                                                      0.086     0.637    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.312     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X121Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y188       FDRE (Prop_fdre_C_Q)         0.100     0.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.645    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X121Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.465     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X121Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.208     0.490    
    SLICE_X121Y188       FDRE (Hold_fdre_C_D)         0.047     0.537    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.128ns (56.051%)  route 0.100ns (43.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.313     0.491    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X137Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y180       FDRE (Prop_fdre_C_Q)         0.100     0.591 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/DATA_O_reg[16]/Q
                         net (fo=1, routed)           0.100     0.691    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_expected[16]
    SLICE_X138Y180       LUT2 (Prop_lut2_I1_O)        0.028     0.719 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp[16]_i_1/O
                         net (fo=1, routed)           0.000     0.719    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp[16]_i_1_n_251
    SLICE_X138Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.465     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X138Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp_reg[16]/C
                         clock pessimism             -0.175     0.523    
    SLICE_X138Y180       FDRE (Hold_fdre_C_D)         0.087     0.610    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/error_cmp_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.312     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X121Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y188       FDRE (Prop_fdre_C_Q)         0.100     0.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.645    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X121Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.465     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X121Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.208     0.490    
    SLICE_X121Y188       FDRE (Hold_fdre_C_D)         0.044     0.534    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.534    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.696ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    0.206ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.312     0.490    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X126Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y182       FDRE (Prop_fdre_C_Q)         0.100     0.590 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/init_reg/Q
                         net (fo=1, routed)           0.060     0.650    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init
    SLICE_X126Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.463     0.696    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X126Y182       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                         clock pessimism             -0.206     0.490    
    SLICE_X126Y182       FDRE (Hold_fdre_C_D)         0.047     0.537    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg
  -------------------------------------------------------------------
                         required time                         -0.537    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.661%)  route 0.064ns (33.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.311     0.489    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X131Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y180       FDRE (Prop_fdre_C_Q)         0.100     0.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/Q
                         net (fo=4, routed)           0.064     0.653    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/p_0_in6_in
    SLICE_X130Y180       LUT2 (Prop_lut2_I0_O)        0.028     0.681 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o[27]_i_1__2/O
                         net (fo=1, routed)           0.000     0.681    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/i_4
    SLICE_X130Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.462     0.695    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X130Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[27]/C
                         clock pessimism             -0.195     0.500    
    SLICE_X130Y180       FDRE (Hold_fdre_C_D)         0.060     0.560    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.155%)  route 0.155ns (60.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.341     0.519    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X150Y179       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y179       FDRE (Prop_fdre_C_Q)         0.100     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[20]/Q
                         net (fo=2, routed)           0.155     0.774    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[20]
    SLICE_X148Y179       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.493     0.726    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X148Y179       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3/CLK
                         clock pessimism             -0.175     0.551    
    SLICE_X148Y179       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.653    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[20]_srl3
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.091ns (62.762%)  route 0.054ns (37.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.694ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.310     0.488    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X134Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y178       FDRE (Prop_fdre_C_Q)         0.091     0.579 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg[6]/Q
                         net (fo=2, routed)           0.054     0.633    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/seed_r_reg_n_251_[6]
    SLICE_X135Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.461     0.694    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/RX_CLK_I
    SLICE_X135Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[9]/C
                         clock pessimism             -0.195     0.499    
    SLICE_X135Y178       FDRE (Hold_fdre_C_D)         0.009     0.508    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_clk20/div8.data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.905%)  route 0.118ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.343     0.521    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X150Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y181       FDRE (Prop_fdre_C_Q)         0.100     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg[25]/Q
                         net (fo=3, routed)           0.118     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r1_reg_n_251_[25]
    SLICE_X148Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.495     0.728    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X148Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[25]/C
                         clock pessimism             -0.175     0.553    
    SLICE_X148Y181       FDRE (Hold_fdre_C_D)         0.059     0.612    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_RXCLK2
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y39         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X150Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[23]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X148Y181       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[28]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X148Y181       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X149Y178       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[3]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X149Y178       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X149Y178       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[9]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[24]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y180       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X148Y178       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X142Y179       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X148Y178       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X148Y178       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[2]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X148Y178       u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_RXCLK3
  To Clock:  Q3_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.330ns (14.425%)  route 1.958ns (85.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 4.360 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.958     3.562    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X153Y197       LUT5 (Prop_lut5_I2_O)        0.126     3.688 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[28]_i_1__0/O
                         net (fo=1, routed)           0.000     3.688    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[28]_i_1__0_n_251
    SLICE_X153Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.641     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X153Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]/C
                         clock pessimism              0.096     4.456    
                         clock uncertainty           -0.035     4.421    
    SLICE_X153Y197       FDRE (Setup_fdre_C_D)        0.034     4.455    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[28]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -3.688    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.330ns (14.319%)  route 1.975ns (85.681%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 4.363 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.975     3.579    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X154Y198       LUT5 (Prop_lut5_I2_O)        0.126     3.705 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[27]_i_1__0/O
                         net (fo=1, routed)           0.000     3.705    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[27]_i_1__0_n_251
    SLICE_X154Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.644     4.363    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X154Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[27]/C
                         clock pessimism              0.096     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X154Y198       FDRE (Setup_fdre_C_D)        0.066     4.490    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[27]
  -------------------------------------------------------------------
                         required time                          4.490    
                         arrival time                          -3.705    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.330ns (14.375%)  route 1.966ns (85.625%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 4.363 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.966     3.570    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X154Y198       LUT5 (Prop_lut5_I2_O)        0.126     3.696 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[26]_i_1__0/O
                         net (fo=1, routed)           0.000     3.696    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[26]_i_1__0_n_251
    SLICE_X154Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.644     4.363    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X154Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[26]/C
                         clock pessimism              0.096     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X154Y198       FDRE (Setup_fdre_C_D)        0.066     4.490    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[26]
  -------------------------------------------------------------------
                         required time                          4.490    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.849ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.205ns  (logic 0.330ns (14.968%)  route 1.875ns (85.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 4.360 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.875     3.479    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X153Y197       LUT6 (Prop_lut6_I2_O)        0.126     3.605 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[2]_i_1__3/O
                         net (fo=1, routed)           0.000     3.605    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[2]_i_1__3_n_251
    SLICE_X153Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.641     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X153Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[2]/C
                         clock pessimism              0.096     4.456    
                         clock uncertainty           -0.035     4.421    
    SLICE_X153Y197       FDRE (Setup_fdre_C_D)        0.033     4.454    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          4.454    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.330ns (15.074%)  route 1.859ns (84.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 4.360 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.859     3.463    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X153Y197       LUT6 (Prop_lut6_I2_O)        0.126     3.589 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[3]_i_1__3/O
                         net (fo=1, routed)           0.000     3.589    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[3]_i_1__3_n_251
    SLICE_X153Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.641     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X153Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]/C
                         clock pessimism              0.096     4.456    
                         clock uncertainty           -0.035     4.421    
    SLICE_X153Y197       FDRE (Setup_fdre_C_D)        0.034     4.455    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.330ns (14.941%)  route 1.879ns (85.059%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 4.363 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.879     3.483    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X154Y198       LUT5 (Prop_lut5_I2_O)        0.126     3.609 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[23]_i_1__0/O
                         net (fo=1, routed)           0.000     3.609    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[23]_i_1__0_n_251
    SLICE_X154Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.644     4.363    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X154Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[23]/C
                         clock pessimism              0.096     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X154Y198       FDRE (Setup_fdre_C_D)        0.064     4.488    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[23]
  -------------------------------------------------------------------
                         required time                          4.488    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.330ns (14.934%)  route 1.880ns (85.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 4.363 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.880     3.484    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X154Y198       LUT5 (Prop_lut5_I2_O)        0.126     3.610 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[24]_i_1__0/O
                         net (fo=1, routed)           0.000     3.610    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[24]_i_1__0_n_251
    SLICE_X154Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.644     4.363    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X154Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[24]/C
                         clock pessimism              0.096     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X154Y198       FDRE (Setup_fdre_C_D)        0.065     4.489    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[24]
  -------------------------------------------------------------------
                         required time                          4.489    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.891ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.330ns (15.230%)  route 1.837ns (84.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 4.363 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.837     3.441    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X155Y197       LUT5 (Prop_lut5_I2_O)        0.126     3.567 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.567    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[25]_i_1__0_n_251
    SLICE_X155Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.644     4.363    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X155Y197       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]/C
                         clock pessimism              0.096     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X155Y197       FDRE (Setup_fdre_C_D)        0.034     4.458    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[25]
  -------------------------------------------------------------------
                         required time                          4.458    
                         arrival time                          -3.567    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.193ns  (logic 0.330ns (15.050%)  route 1.863ns (84.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 4.363 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.863     3.467    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X154Y196       LUT5 (Prop_lut5_I2_O)        0.126     3.593 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[22]_i_1__0/O
                         net (fo=1, routed)           0.000     3.593    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[22]_i_1__0_n_251
    SLICE_X154Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.644     4.363    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X154Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[22]/C
                         clock pessimism              0.096     4.459    
                         clock uncertainty           -0.035     4.424    
    SLICE_X154Y196       FDRE (Setup_fdre_C_D)        0.066     4.490    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[22]
  -------------------------------------------------------------------
                         required time                          4.490    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.330ns (15.331%)  route 1.822ns (84.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 4.360 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/RX_CLK_I
    SLICE_X144Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y198       FDRE (Prop_fdre_C_Q)         0.204     1.604 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/init_r1_reg/Q
                         net (fo=90, routed)          1.822     3.426    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/init_r1
    SLICE_X153Y196       LUT5 (Prop_lut5_I2_O)        0.126     3.552 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[0]_i_1/O
                         net (fo=1, routed)           0.000     3.552    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs[0]_i_1_n_251
    SLICE_X153Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.641     4.360    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/RX_CLK_I
    SLICE_X153Y196       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]/C
                         clock pessimism              0.096     4.456    
                         clock uncertainty           -0.035     4.421    
    SLICE_X153Y196       FDRE (Setup_fdre_C_D)        0.034     4.455    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_31bit/bit32.p31_32/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                          4.455    
                         arrival time                          -3.552    
  -------------------------------------------------------------------
                         slack                                  0.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.091ns (59.973%)  route 0.061ns (40.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X159Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y195       FDRE (Prop_fdre_C_Q)         0.091     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[27]/Q
                         net (fo=2, routed)           0.061     0.682    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[27]
    SLICE_X158Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X158Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3/CLK
                         clock pessimism             -0.198     0.541    
    SLICE_X158Y195       SRL16E (Hold_srl16e_CLK_D)
                                                      0.059     0.600    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[27]_srl3
  -------------------------------------------------------------------
                         required time                         -0.600    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.751%)  route 0.114ns (53.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X159Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y194       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[14]/Q
                         net (fo=2, routed)           0.114     0.744    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[14]
    SLICE_X156Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X156Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
                         clock pessimism             -0.175     0.564    
    SLICE_X156Y194       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.658    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X157Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y193       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[13]/Q
                         net (fo=2, routed)           0.103     0.733    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[13]
    SLICE_X156Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X156Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
                         clock pessimism             -0.195     0.544    
    SLICE_X156Y194       SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.643    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.019%)  route 0.100ns (49.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X159Y195       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y195       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[25]/Q
                         net (fo=2, routed)           0.100     0.730    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[25]
    SLICE_X158Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X158Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3/CLK
                         clock pessimism             -0.198     0.541    
    SLICE_X158Y195       SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.639    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[25]_srl3
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.912%)  route 0.143ns (61.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X159Y194       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y194       FDRE (Prop_fdre_C_Q)         0.091     0.621 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[31]/Q
                         net (fo=2, routed)           0.143     0.764    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[31]
    SLICE_X158Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X158Y195       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3/CLK
                         clock pessimism             -0.195     0.544    
    SLICE_X158Y195       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.662    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[31]_srl3
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.997%)  route 0.194ns (66.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X159Y193       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y193       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2_reg[15]/Q
                         net (fo=2, routed)           0.194     0.824    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r2[15]
    SLICE_X156Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X156Y194       SRL16E                                       r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
                         clock pessimism             -0.175     0.564    
    SLICE_X156Y194       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.718    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.100     0.628 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1_reg/Q
                         net (fo=1, routed)           0.055     0.683    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC1
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.504     0.737    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                         clock pessimism             -0.209     0.528    
    SLICE_X145Y199       FDRE (Hold_fdre_C_D)         0.047     0.575    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg
  -------------------------------------------------------------------
                         required time                         -0.575    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.321     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X135Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y199       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.654    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly1
    SLICE_X135Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/RXUSRCLK2_I
    SLICE_X135Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.208     0.499    
    SLICE_X135Y199       FDRE (Hold_fdre_C_D)         0.047     0.546    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.321     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X133Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y199       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.654    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly1
    SLICE_X133Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X133Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
                         clock pessimism             -0.208     0.499    
    SLICE_X133Y199       FDRE (Hold_fdre_C_D)         0.047     0.546    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_RXCLK3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.707ns
    Source Clock Delay      (SCD):    0.499ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.321     0.499    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X135Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y199       FDRE (Prop_fdre_C_Q)         0.100     0.599 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.654    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X135Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.474     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/RXUSRCLK_I
    SLICE_X135Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.208     0.499    
    SLICE_X135Y199       FDRE (Hold_fdre_C_D)         0.047     0.546    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_RXCLK3
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y40         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X135Y199       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X135Y199       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK2_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X133Y199       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rst_i_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X144Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X150Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[17]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X148Y195       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/patgen_rx/pattern_7bit/bit32.p7_32/data_o_reg[28]/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X154Y192       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y194       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[16]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[17]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[18]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         1.551       0.909      SLICE_X156Y193       u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/data_r5_reg[19]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Q3_TX0
  To Clock:  Q3_TX0

Setup :            0  Failing Endpoints,  Worst Slack        0.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.266ns (10.922%)  route 2.169ns (89.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.245ns = ( 4.348 - 3.103 ) 
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.628     1.340    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X129Y180       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y180       FDRE (Prop_fdre_C_Q)         0.223     1.563 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[3]/Q
                         net (fo=44, routed)          2.169     3.732    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/Q[3]
    SLICE_X158Y175       LUT6 (Prop_lut6_I1_O)        0.043     3.775 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/DATA_O[13]_i_1/O
                         net (fo=1, routed)           0.000     3.775    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit_n_260
    SLICE_X158Y175       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.629     4.348    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X158Y175       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[13]/C
                         clock pessimism              0.096     4.444    
                         clock uncertainty           -0.035     4.409    
    SLICE_X158Y175       FDRE (Setup_fdre_C_D)        0.064     4.473    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[13]
  -------------------------------------------------------------------
                         required time                          4.473    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.266ns (13.639%)  route 1.684ns (86.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 4.361 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X149Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y198       FDRE (Prop_fdre_C_Q)         0.223     1.624 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/Q
                         net (fo=60, routed)          1.449     3.073    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[0]
    SLICE_X159Y190       LUT5 (Prop_lut5_I2_O)        0.043     3.116 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.351    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.642     4.361    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/C
                         clock pessimism              0.096     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X159Y190       FDRE (Setup_fdre_C_R)       -0.304     4.118    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.266ns (13.639%)  route 1.684ns (86.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 4.361 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X149Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y198       FDRE (Prop_fdre_C_Q)         0.223     1.624 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/Q
                         net (fo=60, routed)          1.449     3.073    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[0]
    SLICE_X159Y190       LUT5 (Prop_lut5_I2_O)        0.043     3.116 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.351    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.642     4.361    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/C
                         clock pessimism              0.096     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X159Y190       FDRE (Setup_fdre_C_R)       -0.304     4.118    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.266ns (13.639%)  route 1.684ns (86.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 4.361 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X149Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y198       FDRE (Prop_fdre_C_Q)         0.223     1.624 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/Q
                         net (fo=60, routed)          1.449     3.073    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[0]
    SLICE_X159Y190       LUT5 (Prop_lut5_I2_O)        0.043     3.116 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.351    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.642     4.361    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]/C
                         clock pessimism              0.096     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X159Y190       FDRE (Setup_fdre_C_R)       -0.304     4.118    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.266ns (13.639%)  route 1.684ns (86.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 4.361 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X149Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y198       FDRE (Prop_fdre_C_Q)         0.223     1.624 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/Q
                         net (fo=60, routed)          1.449     3.073    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[0]
    SLICE_X159Y190       LUT5 (Prop_lut5_I2_O)        0.043     3.116 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.351    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.642     4.361    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]/C
                         clock pessimism              0.096     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X159Y190       FDRE (Setup_fdre_C_R)       -0.304     4.118    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.266ns (13.639%)  route 1.684ns (86.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 4.361 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X149Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y198       FDRE (Prop_fdre_C_Q)         0.223     1.624 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/Q
                         net (fo=60, routed)          1.449     3.073    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[0]
    SLICE_X159Y190       LUT5 (Prop_lut5_I2_O)        0.043     3.116 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.351    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.642     4.361    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]/C
                         clock pessimism              0.096     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X159Y190       FDRE (Setup_fdre_C_R)       -0.304     4.118    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.266ns (13.639%)  route 1.684ns (86.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 4.361 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X149Y198       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y198       FDRE (Prop_fdre_C_Q)         0.223     1.624 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/Q
                         net (fo=60, routed)          1.449     3.073    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[0]
    SLICE_X159Y190       LUT5 (Prop_lut5_I2_O)        0.043     3.116 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.235     3.351    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.642     4.361    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X159Y190       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]/C
                         clock pessimism              0.096     4.457    
                         clock uncertainty           -0.035     4.422    
    SLICE_X159Y190       FDRE (Setup_fdre_C_R)       -0.304     4.118    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[6]
  -------------------------------------------------------------------
                         required time                          4.118    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 0.345ns (14.842%)  route 1.979ns (85.158%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 4.359 - 3.103 ) 
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.643     1.355    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X142Y154       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y154       FDRE (Prop_fdre_C_Q)         0.259     1.614 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[0]/Q
                         net (fo=60, routed)          1.419     3.033    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[0]
    SLICE_X160Y162       LUT4 (Prop_lut4_I1_O)        0.043     3.076 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[0]_i_2__1/O
                         net (fo=9, routed)           0.560     3.636    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/pat_id_r1_reg[1]
    SLICE_X157Y163       LUT5 (Prop_lut5_I3_O)        0.043     3.679 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/DATA_O[18]_i_1/O
                         net (fo=1, routed)           0.000     3.679    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit_n_253
    SLICE_X157Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.640     4.359    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X157Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[18]/C
                         clock pessimism              0.096     4.455    
                         clock uncertainty           -0.035     4.420    
    SLICE_X157Y163       FDRE (Setup_fdre_C_D)        0.033     4.453    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                          4.453    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.266ns (13.522%)  route 1.701ns (86.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 4.349 - 3.103 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.618     1.330    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X120Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y178       FDRE (Prop_fdre_C_Q)         0.223     1.553 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          1.355     2.908    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[1]
    SLICE_X156Y176       LUT5 (Prop_lut5_I3_O)        0.043     2.951 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.346     3.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X156Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.630     4.349    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X156Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]/C
                         clock pessimism              0.096     4.445    
                         clock uncertainty           -0.035     4.410    
    SLICE_X156Y176       FDRE (Setup_fdre_C_R)       -0.281     4.129    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[1]
  -------------------------------------------------------------------
                         required time                          4.129    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_TX0 rise@3.103ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        1.967ns  (logic 0.266ns (13.522%)  route 1.701ns (86.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 4.349 - 3.103 ) 
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.618     1.330    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X120Y178       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y178       FDRE (Prop_fdre_C_Q)         0.223     1.553 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pat_id_r1_reg[1]/Q
                         net (fo=60, routed)          1.355     2.908    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/Q[1]
    SLICE_X156Y176       LUT5 (Prop_lut5_I3_O)        0.043     2.951 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1/O
                         net (fo=6, routed)           0.346     3.297    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs[6]_i_1_n_251
    SLICE_X156Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.630     4.349    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X156Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]/C
                         clock pessimism              0.096     4.445    
                         clock uncertainty           -0.035     4.410    
    SLICE_X156Y176       FDRE (Setup_fdre_C_R)       -0.281     4.129    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                          4.129    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                                  0.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.341     0.519    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X155Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y177       FDRE (Prop_fdre_C_Q)         0.100     0.619 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[18]/Q
                         net (fo=1, routed)           0.055     0.674    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[22]_0[5]
    SLICE_X154Y177       LUT5 (Prop_lut5_I4_O)        0.028     0.702 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/DATA_O[18]_i_1/O
                         net (fo=1, routed)           0.000     0.702    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit_n_253
    SLICE_X154Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.493     0.726    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X154Y177       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[18]/C
                         clock pessimism             -0.196     0.530    
    SLICE_X154Y177       FDRE (Hold_fdre_C_D)         0.087     0.617    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/TX_CLK_I
    SLICE_X157Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y188       FDRE (Prop_fdre_C_Q)         0.100     0.628 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_7bit/bit32.p7_32/data_o_reg[4]/Q
                         net (fo=1, routed)           0.055     0.683    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[22]_0[2]
    SLICE_X156Y188       LUT5 (Prop_lut5_I4_O)        0.028     0.711 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/DATA_O[4]_i_1/O
                         net (fo=1, routed)           0.000     0.711    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit_n_256
    SLICE_X156Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.504     0.737    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X156Y188       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[4]/C
                         clock pessimism             -0.198     0.539    
    SLICE_X156Y188       FDRE (Hold_fdre_C_D)         0.087     0.626    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    0.516ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.338     0.516    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X149Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y176       FDRE (Prop_fdre_C_Q)         0.100     0.616 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/prbs_reg[24]/Q
                         net (fo=4, routed)           0.063     0.679    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/p_1_in
    SLICE_X148Y176       LUT2 (Prop_lut2_I1_O)        0.028     0.707 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o[31]_i_1__2/O
                         net (fo=1, routed)           0.000     0.707    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/i_0
    SLICE_X148Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.489     0.722    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/TX_CLK_I
    SLICE_X148Y176       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[31]/C
                         clock pessimism             -0.195     0.527    
    SLICE_X148Y176       FDRE (Hold_fdre_C_D)         0.087     0.614    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_31bit/bit32.p31_32/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.614    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns
    Source Clock Delay      (SCD):    0.497ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.319     0.497    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X125Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y150       FDRE (Prop_fdre_C_Q)         0.100     0.597 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.652    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X125Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.472     0.705    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X125Y150       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.208     0.497    
    SLICE_X125Y150       FDRE (Hold_fdre_C_D)         0.049     0.546    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.546    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.706ns
    Source Clock Delay      (SCD):    0.498ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.320     0.498    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X131Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y199       FDRE (Prop_fdre_C_Q)         0.100     0.598 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.055     0.653    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X131Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.473     0.706    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/TXUSRCLK_I
    SLICE_X131Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.208     0.498    
    SLICE_X131Y199       FDRE (Hold_fdre_C_D)         0.049     0.547    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X159Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y155       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[9]/Q
                         net (fo=1, routed)           0.055     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata_i[11]
    SLICE_X159Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X159Y155       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/C
                         clock pessimism             -0.209     0.530    
    SLICE_X159Y155       FDRE (Hold_fdre_C_D)         0.047     0.577    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.353     0.531    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X157Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y152       FDRE (Prop_fdre_C_Q)         0.100     0.631 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[28]/Q
                         net (fo=1, routed)           0.055     0.686    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata_i[34]
    SLICE_X157Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.507     0.740    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X157Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[34]/C
                         clock pessimism             -0.209     0.531    
    SLICE_X157Y152       FDRE (Hold_fdre_C_D)         0.047     0.578    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.578    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.739ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.352     0.530    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X159Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y156       FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[4]/Q
                         net (fo=1, routed)           0.055     0.685    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata_i[4]
    SLICE_X159Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.506     0.739    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X159Y156       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[4]/C
                         clock pessimism             -0.209     0.530    
    SLICE_X159Y156       FDRE (Hold_fdre_C_D)         0.047     0.577    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X157Y158       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y158       FDPE (Prop_fdpe_C_Q)         0.100     0.629 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[0]/Q
                         net (fo=1, routed)           0.055     0.684    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i[0]
    SLICE_X157Y158       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.505     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/TX_CLK_I
    SLICE_X157Y158       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]/C
                         clock pessimism             -0.209     0.529    
    SLICE_X157Y158       FDPE (Hold_fdpe_C_D)         0.047     0.576    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/u_lev/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.576    
                         arrival time                           0.684    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Q3_TX0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             Q3_TX0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_TX0 rise@0.000ns - Q3_TX0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.348     0.526    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/TX_CLK_I
    SLICE_X159Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y163       FDRE (Prop_fdre_C_Q)         0.100     0.626 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/DATA_O_reg[2]/Q
                         net (fo=1, routed)           0.055     0.681    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata_i[2]
    SLICE_X159Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q3_TX0 rise edge)     0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/TXOUTCLK_I[0]
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/O
                         net (fo=1320, routed)        0.501     0.734    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_CLK_I
    SLICE_X159Y163       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[2]/C
                         clock pessimism             -0.208     0.526    
    SLICE_X159Y163       FDRE (Hold_fdre_C_D)         0.047     0.573    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.573    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q3_TX0
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.102         3.103       0.001      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         3.103       0.679      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.409         3.103       1.694      BUFHCE_X1Y36         u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/local_txusr.NON_K7.u_txusr/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X140Y152       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/rst_i_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X160Y154       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X159Y155       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X158Y154       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X160Y155       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X158Y157       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[14]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X160Y155       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X158Y155       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[16]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X160Y156       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X161Y154       u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X161Y164       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[5]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X162Y161       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[60]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X158Y161       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[6]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X162Y163       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/TX_DATA_O_reg[7]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X154Y162       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[21]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X157Y162       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[22]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X155Y160       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[23]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X158Y163       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[24]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X159Y161       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[26]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X158Y160       u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patgen32/pattern_15bit/bit32.p15_32/data_o_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  REFCLK0_0
  To Clock:  REFCLK0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REFCLK0_0
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { GTREFCLK0P_I[0] }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y3    u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         6.400       4.992      BUFGCTRL_X0Y16       u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         6.400       4.992      IBUFDS_GTE2_X0Y6     u_buf_q3_clk0/I
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071         6.400       5.329      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       6.400       93.600     MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            1.500         3.200       1.700      MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         32.000      30.929     MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         32.000      30.929     MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       32.000      68.000     MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y0  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.266ns (3.601%)  route 7.122ns (96.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.775    16.104    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y149       LUT5 (Prop_lut5_I3_O)        0.043    16.147 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.346    16.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.102    18.554    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.281    18.273    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[11]
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -16.493    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.266ns (3.601%)  route 7.122ns (96.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.775    16.104    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y149       LUT5 (Prop_lut5_I3_O)        0.043    16.147 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.346    16.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.102    18.554    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.281    18.273    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[12]
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -16.493    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.266ns (3.601%)  route 7.122ns (96.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.775    16.104    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y149       LUT5 (Prop_lut5_I3_O)        0.043    16.147 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.346    16.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.102    18.554    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.281    18.273    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[13]
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -16.493    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.266ns (3.601%)  route 7.122ns (96.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.775    16.104    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y149       LUT5 (Prop_lut5_I3_O)        0.043    16.147 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.346    16.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.102    18.554    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.281    18.273    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[14]
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -16.493    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.266ns (3.601%)  route 7.122ns (96.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.775    16.104    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y149       LUT5 (Prop_lut5_I3_O)        0.043    16.147 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.346    16.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.102    18.554    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.281    18.273    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[15]
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -16.493    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 0.266ns (3.601%)  route 7.122ns (96.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.346ns = ( 17.346 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.775    16.104    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y149       LUT5 (Prop_lut5_I3_O)        0.043    16.147 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1/O
                         net (fo=6, routed)           0.346    16.493    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[15]_i_1_n_251
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.184    17.346    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X148Y149       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]/C
                         clock pessimism              1.310    18.656    
                         clock uncertainty           -0.102    18.554    
    SLICE_X148Y149       FDRE (Setup_fdre_C_R)       -0.281    18.273    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[5]
  -------------------------------------------------------------------
                         required time                         18.273    
                         arrival time                         -16.493    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.266ns (3.776%)  route 6.779ns (96.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.450    15.778    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y148       LUT5 (Prop_lut5_I0_O)        0.043    15.821 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=4, routed)           0.329    16.151    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251
    SLICE_X150Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.102    18.555    
    SLICE_X150Y148       FDSE (Setup_fdse_C_S)       -0.304    18.251    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[10]
  -------------------------------------------------------------------
                         required time                         18.251    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.266ns (3.776%)  route 6.779ns (96.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.450    15.778    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y148       LUT5 (Prop_lut5_I0_O)        0.043    15.821 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=4, routed)           0.329    16.151    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251
    SLICE_X150Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.102    18.555    
    SLICE_X150Y148       FDSE (Setup_fdse_C_S)       -0.304    18.251    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[3]
  -------------------------------------------------------------------
                         required time                         18.251    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.266ns (3.776%)  route 6.779ns (96.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.450    15.778    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y148       LUT5 (Prop_lut5_I0_O)        0.043    15.821 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=4, routed)           0.329    16.151    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251
    SLICE_X150Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.102    18.555    
    SLICE_X150Y148       FDSE (Setup_fdse_C_S)       -0.304    18.251    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[4]
  -------------------------------------------------------------------
                         required time                         18.251    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        7.045ns  (logic 0.266ns (3.776%)  route 6.779ns (96.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.347ns = ( 17.347 - 10.000 ) 
    Source Clock Delay      (SCD):    9.106ns
    Clock Pessimism Removal (CPR):    1.310ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.634     9.106    u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/MA_DCLK_I
    SLICE_X161Y290       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y290       FDRE (Prop_fdre_C_Q)         0.223     9.329 f  u_ibert_core/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[1]/Q
                         net (fo=78, routed)          6.450    15.778    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[5]
    SLICE_X148Y148       LUT5 (Prop_lut5_I0_O)        0.043    15.821 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1/O
                         net (fo=4, routed)           0.329    16.151    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do[10]_i_1_n_251
    SLICE_X150Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.185    17.347    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/SL_IPORT_I[1]
    SLICE_X150Y148       FDSE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]/C
                         clock pessimism              1.310    18.657    
                         clock uncertainty           -0.102    18.555    
    SLICE_X150Y148       FDSE (Setup_fdse_C_S)       -0.304    18.251    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/reg_do_reg[7]
  -------------------------------------------------------------------
                         required time                         18.251    
                         arrival time                         -16.151    
  -------------------------------------------------------------------
                         slack                                  2.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.277ns (65.061%)  route 0.149ns (34.939%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.784     3.358    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y298       FDRE (Prop_fdre_C_Q)         0.118     3.476 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.148     3.624    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X170Y298       LUT3 (Prop_lut3_I2_O)        0.026     3.650 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.650    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_251
    SLICE_X170Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     3.715 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.715    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_251
    SLICE_X170Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.742 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.743    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_251
    SLICE_X170Y300       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.784 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.784    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_258
    SLICE_X170Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.132     4.372    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]/C
                         clock pessimism             -0.714     3.658    
    SLICE_X170Y300       FDRE (Hold_fdre_C_D)         0.092     3.750    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.289ns (66.019%)  route 0.149ns (33.981%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.784     3.358    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y298       FDRE (Prop_fdre_C_Q)         0.118     3.476 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.148     3.624    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X170Y298       LUT3 (Prop_lut3_I2_O)        0.026     3.650 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.650    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_251
    SLICE_X170Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     3.715 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.715    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_251
    SLICE_X170Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.742 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.743    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_251
    SLICE_X170Y300       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.796 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.796    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_256
    SLICE_X170Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.132     4.372    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]/C
                         clock pessimism             -0.714     3.658    
    SLICE_X170Y300       FDRE (Hold_fdre_C_D)         0.092     3.750    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.296ns (66.554%)  route 0.149ns (33.446%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.784     3.358    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y298       FDRE (Prop_fdre_C_Q)         0.118     3.476 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.148     3.624    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X170Y298       LUT3 (Prop_lut3_I2_O)        0.026     3.650 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.650    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_251
    SLICE_X170Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     3.715 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.715    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_251
    SLICE_X170Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.742 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.743    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_251
    SLICE_X170Y300       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     3.803 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.803    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_257
    SLICE_X170Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.132     4.372    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]/C
                         clock pessimism             -0.714     3.658    
    SLICE_X170Y300       FDRE (Hold_fdre_C_D)         0.092     3.750    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.303ns (67.072%)  route 0.149ns (32.928%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.784     3.358    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y298       FDRE (Prop_fdre_C_Q)         0.118     3.476 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.148     3.624    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X170Y298       LUT3 (Prop_lut3_I2_O)        0.026     3.650 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.650    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_251
    SLICE_X170Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     3.715 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.715    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_251
    SLICE_X170Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.742 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.743    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_251
    SLICE_X170Y300       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     3.810 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.810    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_255
    SLICE_X170Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.132     4.372    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y300       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]/C
                         clock pessimism             -0.714     3.658    
    SLICE_X170Y300       FDRE (Hold_fdre_C_D)         0.092     3.750    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.810    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.304ns (67.145%)  route 0.149ns (32.855%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.784     3.358    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y298       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y298       FDRE (Prop_fdre_C_Q)         0.118     3.476 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]/Q
                         net (fo=3, routed)           0.148     3.624    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[7]
    SLICE_X170Y298       LUT3 (Prop_lut3_I2_O)        0.026     3.650 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2/O
                         net (fo=1, routed)           0.000     3.650    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[4]_i_2_n_251
    SLICE_X170Y298       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.065     3.715 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.715    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[4]_i_1_n_251
    SLICE_X170Y299       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.742 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.743    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[8]_i_1_n_251
    SLICE_X170Y300       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     3.770 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.770    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[12]_i_1_n_251
    SLICE_X170Y301       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.811 r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.811    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]_i_1_n_258
    SLICE_X170Y301       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.132     4.372    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/MA_DCLK_I
    SLICE_X170Y301       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]/C
                         clock pessimism             -0.714     3.658    
    SLICE_X170Y301       FDRE (Hold_fdre_C_D)         0.092     3.750    u_ibert_core/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.750    
                         arrival time                           3.811    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.091ns (16.222%)  route 0.470ns (83.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X159Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDCE (Prop_fdce_C_Q)         0.091     3.418 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.470     3.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.714     3.626    
    SLICE_X160Y300       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.091ns (16.222%)  route 0.470ns (83.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X159Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDCE (Prop_fdce_C_Q)         0.091     3.418 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.470     3.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.714     3.626    
    SLICE_X160Y300       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.091ns (16.222%)  route 0.470ns (83.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X159Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDCE (Prop_fdce_C_Q)         0.091     3.418 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.470     3.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.714     3.626    
    SLICE_X160Y300       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.091ns (16.222%)  route 0.470ns (83.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X159Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDCE (Prop_fdce_C_Q)         0.091     3.418 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.470     3.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.714     3.626    
    SLICE_X160Y300       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.091ns (16.222%)  route 0.470ns (83.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X159Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y298       FDCE (Prop_fdce_C_Q)         0.091     3.418 r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.470     3.888    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD3
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X160Y300       RAMD32                                       r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.714     3.626    
    SLICE_X160Y300       RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.189     3.815    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK           n/a            5.714         10.000      4.286      GTXE2_COMMON_X0Y3    u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/TXPHDLYTSTCLK   n/a            2.442         10.000      7.558      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTXE2_CHANNEL/TXPHDLYTSTCLK   n/a            2.442         10.000      7.558      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTXE2_CHANNEL/TXPHDLYTSTCLK   n/a            2.442         10.000      7.558      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTXE2_CHANNEL/TXPHDLYTSTCLK   n/a            2.442         10.000      7.558      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/TXPHDLYTSTCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/CPLLLOCKDETCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0            n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0      u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X158Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X158Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y300       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK                    n/a            0.768         5.000       4.232      SLICE_X160Y299       u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  REFCLK0_1
  To Clock:  REFCLK0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.862ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REFCLK0_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { GTREFCLK1P_I[0] }

Check Type  Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y13  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y12  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y15  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK1  n/a            1.538         6.400       4.862      GTXE2_CHANNEL_X0Y14  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/GTREFCLK1
Min Period  n/a     GTXE2_COMMON/GTREFCLK1   n/a            1.493         6.400       4.907      GTXE2_COMMON_X0Y3    u_ibert_core/inst/QUAD[0].u_q/u_common/u_gtxe2_common/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I            n/a            1.408         6.400       4.992      IBUFDS_GTE2_X0Y7     u_buf_q3_clk1/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  J_CLK
  To Clock:  J_CLK

Setup :            0  Failing Endpoints,  Worst Slack       26.697ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.697ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.352ns (11.555%)  route 2.694ns (88.445%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.073     6.322    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 26.697    

Slack (MET) :             26.697ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.352ns (11.555%)  route 2.694ns (88.445%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.073     6.322    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 26.697    

Slack (MET) :             26.697ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.352ns (11.555%)  route 2.694ns (88.445%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.073     6.322    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 26.697    

Slack (MET) :             26.697ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.352ns (11.555%)  route 2.694ns (88.445%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.073     6.322    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 26.697    

Slack (MET) :             26.697ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.352ns (11.555%)  route 2.694ns (88.445%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.073     6.322    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 26.697    

Slack (MET) :             26.697ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.352ns (11.555%)  route 2.694ns (88.445%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.073     6.322    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 26.697    

Slack (MET) :             26.697ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.352ns (11.555%)  route 2.694ns (88.445%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.073     6.322    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 26.697    

Slack (MET) :             26.697ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        3.046ns  (logic 0.352ns (11.555%)  route 2.694ns (88.445%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.902ns = ( 32.902 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          1.073     6.322    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X157Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.571    32.902    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/CONTROL_IN_I[0]
    SLICE_X157Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.365    33.267    
                         clock uncertainty           -0.035    33.231    
    SLICE_X157Y300       FDCE (Recov_fdce_C_CLR)     -0.212    33.019    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         33.019    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 26.697    

Slack (MET) :             26.916ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.850ns  (logic 0.352ns (12.350%)  route 2.498ns (87.650%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 32.900 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.877     6.126    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X160Y307       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.569    32.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X160Y307       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.365    33.265    
                         clock uncertainty           -0.035    33.229    
    SLICE_X160Y307       FDPE (Recov_fdpe_C_PRE)     -0.187    33.042    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.042    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 26.916    

Slack (MET) :             26.940ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (J_CLK rise@30.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.352ns (12.450%)  route 2.475ns (87.550%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 32.901 - 30.000 ) 
    Source Clock Delay      (SCD):    3.276ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.382     2.382    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.314     2.696 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.580     3.276    u_ibert_core/inst/U_ICON/U_SYNC/DRCK_IN
    SLICE_X164Y306       FDRE                                         r  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y306       FDRE (Prop_fdre_C_Q)         0.223     3.499 f  u_ibert_core/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.470     3.969    u_ibert_core/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X164Y304       LUT2 (Prop_lut2_I0_O)        0.043     4.012 f  u_ibert_core/inst/U_ICON/U_SYNC/CONTROL_OUT[34]_INST_0_i_1/O
                         net (fo=8, routed)           0.469     4.481    u_ibert_core/inst/U_ICON/U_CMD/p_102_in
    SLICE_X167Y303       LUT6 (Prop_lut6_I1_O)        0.043     4.524 f  u_ibert_core/inst/U_ICON/U_CMD/CONTROL_OUT[8]_INST_0/O
                         net (fo=23, routed)          0.681     5.206    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CONTROL_IN_I[3]
    SLICE_X163Y302       LUT2 (Prop_lut2_I0_O)        0.043     5.249 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.854     6.103    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X156Y307       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.042    32.042    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.289    32.331 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.570    32.901    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X156Y307       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.365    33.266    
                         clock uncertainty           -0.035    33.230    
    SLICE_X156Y307       FDPE (Recov_fdpe_C_PRE)     -0.187    33.043    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         33.043    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 26.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.300%)  route 0.148ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.305     1.788    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X156Y305       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y305       FDPE (Prop_fdpe_C_Q)         0.118     1.906 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.148     2.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X154Y303       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X154Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.212     1.829    
    SLICE_X154Y303       FDCE (Remov_fdce_C_CLR)     -0.050     1.779    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.300%)  route 0.148ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.305     1.788    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X156Y305       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y305       FDPE (Prop_fdpe_C_Q)         0.118     1.906 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.148     2.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X154Y303       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X154Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.212     1.829    
    SLICE_X154Y303       FDCE (Remov_fdce_C_CLR)     -0.050     1.779    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.300%)  route 0.148ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.305     1.788    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X156Y305       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y305       FDPE (Prop_fdpe_C_Q)         0.118     1.906 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.148     2.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X154Y303       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X154Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.212     1.829    
    SLICE_X154Y303       FDCE (Remov_fdce_C_CLR)     -0.050     1.779    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.300%)  route 0.148ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.305     1.788    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X156Y305       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y305       FDPE (Prop_fdpe_C_Q)         0.118     1.906 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.148     2.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X154Y303       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X154Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.212     1.829    
    SLICE_X154Y303       FDCE (Remov_fdce_C_CLR)     -0.050     1.779    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.300%)  route 0.148ns (55.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.788ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.305     1.788    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X156Y305       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y305       FDPE (Prop_fdpe_C_Q)         0.118     1.906 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.148     2.054    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X154Y303       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.346     2.041    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CONTROL_IN_I[0]
    SLICE_X154Y303       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.212     1.829    
    SLICE_X154Y303       FDCE (Remov_fdce_C_CLR)     -0.050     1.779    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.455%)  route 0.153ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X161Y306       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y306       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.153     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X160Y304       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.344     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X160Y304       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.239     1.800    
    SLICE_X160Y304       FDCE (Remov_fdce_C_CLR)     -0.050     1.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.455%)  route 0.153ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X161Y306       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y306       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.153     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X160Y304       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.344     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X160Y304       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.239     1.800    
    SLICE_X160Y304       FDCE (Remov_fdce_C_CLR)     -0.050     1.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.455%)  route 0.153ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X161Y306       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y306       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.153     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X160Y304       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.344     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X160Y304       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.239     1.800    
    SLICE_X160Y304       FDCE (Remov_fdce_C_CLR)     -0.050     1.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.455%)  route 0.153ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X161Y306       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y306       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.153     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X160Y304       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.344     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X160Y304       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.239     1.800    
    SLICE_X160Y304       FDCE (Remov_fdce_C_CLR)     -0.050     1.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock J_CLK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (J_CLK rise@0.000ns - J_CLK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.455%)  route 0.153ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.393     1.393    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.090     1.483 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.303     1.786    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CONTROL_IN_I[0]
    SLICE_X161Y306       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y306       FDPE (Prop_fdpe_C_Q)         0.100     1.886 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=14, routed)          0.153     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X160Y304       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock J_CLK rise edge)      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  u_ibert_core/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.602     1.602    u_ibert_core/inst/u_bufr/DRCK
    BUFR_X1Y25           BUFR (Prop_bufr_I_O)         0.093     1.695 r  u_ibert_core/inst/u_bufr/SERIES7_BUFR.BUFR_inst/O
                         net (fo=277, routed)         0.344     2.039    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/CONTROL_IN_I[0]
    SLICE_X160Y304       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.239     1.800    
    SLICE_X160Y304       FDCE (Remov_fdce_C_CLR)     -0.050     1.750    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q3_RXCLK0
  To Clock:  Q3_RXCLK0

Setup :            0  Failing Endpoints,  Worst Slack        1.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.204ns (26.608%)  route 0.563ns (73.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.204     1.605 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.563     2.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.593     4.312    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.096     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X143Y156       FDCE (Recov_fdce_C_CLR)     -0.295     4.078    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.078    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.204ns (26.608%)  route 0.563ns (73.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.204     1.605 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.563     2.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.593     4.312    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.096     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X143Y156       FDCE (Recov_fdce_C_CLR)     -0.295     4.078    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.078    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.204ns (26.608%)  route 0.563ns (73.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.204     1.605 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.563     2.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.593     4.312    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.096     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X143Y156       FDCE (Recov_fdce_C_CLR)     -0.295     4.078    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.078    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.204ns (26.608%)  route 0.563ns (73.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.204     1.605 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.563     2.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X142Y156       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.593     4.312    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y156       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.096     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X142Y156       FDPE (Recov_fdpe_C_PRE)     -0.270     4.103    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.103    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.944ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.204ns (26.608%)  route 0.563ns (73.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.204     1.605 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.563     2.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y156       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.593     4.312    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y156       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.096     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X143Y156       FDPE (Recov_fdpe_C_PRE)     -0.261     4.112    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.112    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  1.944    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.204ns (26.608%)  route 0.563ns (73.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.204     1.605 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.563     2.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X142Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.593     4.312    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.096     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X142Y156       FDCE (Recov_fdce_C_CLR)     -0.237     4.136    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.136    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.204ns (26.608%)  route 0.563ns (73.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.204     1.605 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.563     2.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X142Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.593     4.312    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.096     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X142Y156       FDCE (Recov_fdce_C_CLR)     -0.237     4.136    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.136    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK0 rise@3.103ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.204ns (26.608%)  route 0.563ns (73.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.209ns = ( 4.312 - 3.103 ) 
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.689     1.401    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.204     1.605 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.563     2.168    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X142Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.593     4.312    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.096     4.408    
                         clock uncertainty           -0.035     4.373    
    SLICE_X142Y156       FDCE (Recov_fdce_C_CLR)     -0.237     4.136    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.136    
                         arrival time                          -2.168    
  -------------------------------------------------------------------
                         slack                                  1.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.091ns (22.939%)  route 0.306ns (77.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.091     0.620 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.306     0.926    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X142Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.175     0.533    
    SLICE_X142Y156       FDCE (Remov_fdce_C_CLR)     -0.088     0.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.091ns (22.939%)  route 0.306ns (77.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.091     0.620 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.306     0.926    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X142Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.175     0.533    
    SLICE_X142Y156       FDCE (Remov_fdce_C_CLR)     -0.088     0.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.091ns (22.939%)  route 0.306ns (77.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.091     0.620 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.306     0.926    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X142Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.175     0.533    
    SLICE_X142Y156       FDCE (Remov_fdce_C_CLR)     -0.088     0.445    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.091ns (22.939%)  route 0.306ns (77.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.091     0.620 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.306     0.926    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X142Y156       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X142Y156       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.175     0.533    
    SLICE_X142Y156       FDPE (Remov_fdpe_C_PRE)     -0.090     0.443    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.091ns (22.939%)  route 0.306ns (77.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.091     0.620 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.306     0.926    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.175     0.533    
    SLICE_X143Y156       FDCE (Remov_fdce_C_CLR)     -0.107     0.426    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.091ns (22.939%)  route 0.306ns (77.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.091     0.620 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.306     0.926    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.175     0.533    
    SLICE_X143Y156       FDCE (Remov_fdce_C_CLR)     -0.107     0.426    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.091ns (22.939%)  route 0.306ns (77.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.091     0.620 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.306     0.926    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y156       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y156       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.175     0.533    
    SLICE_X143Y156       FDCE (Remov_fdce_C_CLR)     -0.107     0.426    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q3_RXCLK0  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK0 rise@0.000ns - Q3_RXCLK0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.091ns (22.939%)  route 0.306ns (77.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.708ns
    Source Clock Delay      (SCD):    0.529ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.351     0.529    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X146Y152       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y152       FDRE (Prop_fdre_C_Q)         0.091     0.620 f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.306     0.926    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y156       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK0 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[0]
    BUFHCE_X1Y37         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr0/O
                         net (fo=729, routed)         0.475     0.708    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y156       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.175     0.533    
    SLICE_X143Y156       FDPE (Remov_fdpe_C_PRE)     -0.110     0.423    u_ibert_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q3_RXCLK1
  To Clock:  Q3_RXCLK1

Setup :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.204ns (34.064%)  route 0.395ns (65.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 4.302 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.633     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.204     1.549 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.395     1.944    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.583     4.302    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.096     4.398    
                         clock uncertainty           -0.035     4.363    
    SLICE_X130Y166       FDCE (Recov_fdce_C_CLR)     -0.295     4.068    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.068    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.204ns (34.064%)  route 0.395ns (65.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 4.302 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.633     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.204     1.549 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.395     1.944    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.583     4.302    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.096     4.398    
                         clock uncertainty           -0.035     4.363    
    SLICE_X130Y166       FDCE (Recov_fdce_C_CLR)     -0.295     4.068    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.068    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.204ns (34.064%)  route 0.395ns (65.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 4.302 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.633     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.204     1.549 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.395     1.944    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.583     4.302    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.096     4.398    
                         clock uncertainty           -0.035     4.363    
    SLICE_X130Y166       FDCE (Recov_fdce_C_CLR)     -0.295     4.068    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.068    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.204ns (34.064%)  route 0.395ns (65.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.199ns = ( 4.302 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.633     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.204     1.549 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.395     1.944    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.583     4.302    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.096     4.398    
                         clock uncertainty           -0.035     4.363    
    SLICE_X130Y166       FDPE (Recov_fdpe_C_PRE)     -0.261     4.102    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.102    
                         arrival time                          -1.944    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.625%)  route 0.311ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 4.303 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.633     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.204     1.549 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.860    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.584     4.303    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.096     4.399    
                         clock uncertainty           -0.035     4.364    
    SLICE_X130Y165       FDCE (Recov_fdce_C_CLR)     -0.295     4.069    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.625%)  route 0.311ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 4.303 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.633     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.204     1.549 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.860    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.584     4.303    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.096     4.399    
                         clock uncertainty           -0.035     4.364    
    SLICE_X130Y165       FDCE (Recov_fdce_C_CLR)     -0.295     4.069    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.209ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.625%)  route 0.311ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 4.303 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.633     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.204     1.549 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.860    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.584     4.303    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.096     4.399    
                         clock uncertainty           -0.035     4.364    
    SLICE_X130Y165       FDCE (Recov_fdce_C_CLR)     -0.295     4.069    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.069    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  2.209    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK1 rise@3.103ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.204ns (39.625%)  route 0.311ns (60.375%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.200ns = ( 4.303 - 3.103 ) 
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.633     1.345    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.204     1.549 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.311     1.860    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y165       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.584     4.303    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y165       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.096     4.399    
                         clock uncertainty           -0.035     4.364    
    SLICE_X130Y165       FDPE (Recov_fdpe_C_PRE)     -0.261     4.103    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.103    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                  2.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.322%)  route 0.153ns (62.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.091     0.585 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.466     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.175     0.524    
    SLICE_X130Y165       FDCE (Remov_fdce_C_CLR)     -0.107     0.417    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.322%)  route 0.153ns (62.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.091     0.585 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.466     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.175     0.524    
    SLICE_X130Y165       FDCE (Remov_fdce_C_CLR)     -0.107     0.417    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.322%)  route 0.153ns (62.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.091     0.585 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y165       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.466     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y165       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.175     0.524    
    SLICE_X130Y165       FDCE (Remov_fdce_C_CLR)     -0.107     0.417    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.417    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.091ns (37.322%)  route 0.153ns (62.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.699ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.091     0.585 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.153     0.738    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y165       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.466     0.699    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y165       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.175     0.524    
    SLICE_X130Y165       FDPE (Remov_fdpe_C_PRE)     -0.110     0.414    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.414    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.831%)  route 0.195ns (68.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.091     0.585 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.780    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.465     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.175     0.523    
    SLICE_X130Y166       FDCE (Remov_fdce_C_CLR)     -0.107     0.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.831%)  route 0.195ns (68.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.091     0.585 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.780    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.465     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.175     0.523    
    SLICE_X130Y166       FDCE (Remov_fdce_C_CLR)     -0.107     0.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.831%)  route 0.195ns (68.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.091     0.585 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.780    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y166       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.465     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y166       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.175     0.523    
    SLICE_X130Y166       FDCE (Remov_fdce_C_CLR)     -0.107     0.416    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.416    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q3_RXCLK1  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK1 rise@0.000ns - Q3_RXCLK1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.091ns (31.831%)  route 0.195ns (68.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.698ns
    Source Clock Delay      (SCD):    0.494ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.316     0.494    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X132Y164       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y164       FDRE (Prop_fdre_C_Q)         0.091     0.585 f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.195     0.780    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X130Y166       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y13  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[1]
    BUFHCE_X1Y38         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr1/O
                         net (fo=729, routed)         0.465     0.698    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X130Y166       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.175     0.523    
    SLICE_X130Y166       FDPE (Remov_fdpe_C_PRE)     -0.110     0.413    u_ibert_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.413    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q3_RXCLK2
  To Clock:  Q3_RXCLK2

Setup :            0  Failing Endpoints,  Worst Slack        1.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.236ns (31.903%)  route 0.504ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.291 - 3.103 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.623     1.335    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.236     1.571 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.504     2.075    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.572     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.096     4.387    
                         clock uncertainty           -0.035     4.352    
    SLICE_X120Y177       FDCE (Recov_fdce_C_CLR)     -0.292     4.060    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.236ns (31.903%)  route 0.504ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.291 - 3.103 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.623     1.335    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.236     1.571 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.504     2.075    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.572     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.096     4.387    
                         clock uncertainty           -0.035     4.352    
    SLICE_X120Y177       FDCE (Recov_fdce_C_CLR)     -0.292     4.060    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.236ns (32.700%)  route 0.486ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.291 - 3.103 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.623     1.335    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.236     1.571 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.486     2.057    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.572     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.096     4.387    
                         clock uncertainty           -0.035     4.352    
    SLICE_X119Y177       FDCE (Recov_fdce_C_CLR)     -0.292     4.060    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.236ns (32.700%)  route 0.486ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.291 - 3.103 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.623     1.335    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.236     1.571 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.486     2.057    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.572     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.096     4.387    
                         clock uncertainty           -0.035     4.352    
    SLICE_X119Y177       FDCE (Recov_fdce_C_CLR)     -0.292     4.060    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.236ns (32.700%)  route 0.486ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.291 - 3.103 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.623     1.335    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.236     1.571 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.486     2.057    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.572     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.096     4.387    
                         clock uncertainty           -0.035     4.352    
    SLICE_X119Y177       FDCE (Recov_fdce_C_CLR)     -0.292     4.060    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.236ns (32.700%)  route 0.486ns (67.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.291 - 3.103 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.623     1.335    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.236     1.571 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.486     2.057    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.572     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.096     4.387    
                         clock uncertainty           -0.035     4.352    
    SLICE_X119Y177       FDCE (Recov_fdce_C_CLR)     -0.292     4.060    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.060    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.236ns (31.903%)  route 0.504ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.291 - 3.103 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.623     1.335    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.236     1.571 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.504     2.075    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y177       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.572     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y177       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.096     4.387    
                         clock uncertainty           -0.035     4.352    
    SLICE_X120Y177       FDPE (Recov_fdpe_C_PRE)     -0.258     4.094    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.094    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK2 rise@3.103ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.236ns (31.903%)  route 0.504ns (68.097%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 4.291 - 3.103 ) 
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.623     1.335    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.236     1.571 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.504     2.075    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y177       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.572     4.291    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y177       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.096     4.387    
                         clock uncertainty           -0.035     4.352    
    SLICE_X120Y177       FDPE (Recov_fdpe_C_PRE)     -0.258     4.094    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.094    
                         arrival time                          -2.075    
  -------------------------------------------------------------------
                         slack                                  2.019    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.107ns (31.221%)  route 0.236ns (68.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.107     0.593 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.236     0.829    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.175     0.512    
    SLICE_X119Y177       FDCE (Remov_fdce_C_CLR)     -0.105     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.107ns (31.221%)  route 0.236ns (68.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.107     0.593 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.236     0.829    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.175     0.512    
    SLICE_X119Y177       FDCE (Remov_fdce_C_CLR)     -0.105     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.107ns (31.221%)  route 0.236ns (68.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.107     0.593 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.236     0.829    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.175     0.512    
    SLICE_X119Y177       FDCE (Remov_fdce_C_CLR)     -0.105     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.107ns (31.221%)  route 0.236ns (68.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.107     0.593 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.236     0.829    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X119Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X119Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.175     0.512    
    SLICE_X119Y177       FDCE (Remov_fdce_C_CLR)     -0.105     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.078%)  route 0.249ns (69.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.107     0.593 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.249     0.842    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.175     0.512    
    SLICE_X120Y177       FDCE (Remov_fdce_C_CLR)     -0.105     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.078%)  route 0.249ns (69.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.107     0.593 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.249     0.842    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y177       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y177       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.175     0.512    
    SLICE_X120Y177       FDCE (Remov_fdce_C_CLR)     -0.105     0.407    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.078%)  route 0.249ns (69.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.107     0.593 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.249     0.842    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y177       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y177       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.175     0.512    
    SLICE_X120Y177       FDPE (Remov_fdpe_C_PRE)     -0.108     0.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q3_RXCLK2  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK2 rise@0.000ns - Q3_RXCLK2 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.107ns (30.078%)  route 0.249ns (69.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.486ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.308     0.486    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X122Y181       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y181       FDRE (Prop_fdre_C_Q)         0.107     0.593 f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.249     0.842    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X120Y177       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y14  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[2]
    BUFHCE_X1Y39         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr2/O
                         net (fo=729, routed)         0.454     0.687    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X120Y177       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.175     0.512    
    SLICE_X120Y177       FDPE (Remov_fdpe_C_PRE)     -0.108     0.404    u_ibert_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.404    
                         arrival time                           0.842    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Q3_RXCLK3
  To Clock:  Q3_RXCLK3

Setup :            0  Failing Endpoints,  Worst Slack        2.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.438ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.204ns (31.171%)  route 0.450ns (68.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.450     2.054    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X141Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.594     4.313    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism              0.096     4.409    
                         clock uncertainty           -0.035     4.374    
    SLICE_X141Y198       FDCE (Recov_fdce_C_CLR)     -0.295     4.079    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          4.079    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.204ns (31.171%)  route 0.450ns (68.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.450     2.054    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X141Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.594     4.313    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism              0.096     4.409    
                         clock uncertainty           -0.035     4.374    
    SLICE_X141Y198       FDCE (Recov_fdce_C_CLR)     -0.295     4.079    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          4.079    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.204ns (31.171%)  route 0.450ns (68.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.450     2.054    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X141Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.594     4.313    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism              0.096     4.409    
                         clock uncertainty           -0.035     4.374    
    SLICE_X141Y198       FDCE (Recov_fdce_C_CLR)     -0.295     4.079    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          4.079    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.204ns (31.373%)  route 0.446ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.446     2.050    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.594     4.313    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism              0.096     4.409    
                         clock uncertainty           -0.035     4.374    
    SLICE_X143Y198       FDCE (Recov_fdce_C_CLR)     -0.295     4.079    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          4.079    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.204ns (31.373%)  route 0.446ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.446     2.050    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.594     4.313    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism              0.096     4.409    
                         clock uncertainty           -0.035     4.374    
    SLICE_X143Y198       FDCE (Recov_fdce_C_CLR)     -0.295     4.079    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.079    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.204ns (31.373%)  route 0.446ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.446     2.050    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.594     4.313    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism              0.096     4.409    
                         clock uncertainty           -0.035     4.374    
    SLICE_X143Y198       FDCE (Recov_fdce_C_CLR)     -0.295     4.079    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                          4.079    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.204ns (31.171%)  route 0.450ns (68.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.450     2.054    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X141Y198       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.594     4.313    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y198       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism              0.096     4.409    
                         clock uncertainty           -0.035     4.374    
    SLICE_X141Y198       FDPE (Recov_fdpe_C_PRE)     -0.261     4.113    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.113    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (recovery check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (Q3_RXCLK3 rise@3.103ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.204ns (31.373%)  route 0.446ns (68.627%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.210ns = ( 4.313 - 3.103 ) 
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.609     0.609    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.103     0.712 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.688     1.400    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.204     1.604 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.446     2.050    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y198       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      3.103     3.103 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     3.103 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.550     3.653    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.066     3.719 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.594     4.313    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y198       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism              0.096     4.409    
                         clock uncertainty           -0.035     4.374    
    SLICE_X143Y198       FDPE (Recov_fdpe_C_PRE)     -0.261     4.113    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                          4.113    
                         arrival time                          -2.050    
  -------------------------------------------------------------------
                         slack                                  2.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.091ns (26.983%)  route 0.246ns (73.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.091     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.246     0.865    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X143Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.091ns (26.983%)  route 0.246ns (73.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.091     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.246     0.865    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X143Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.091ns (26.983%)  route 0.246ns (73.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.091     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.246     0.865    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg/C
                         clock pessimism             -0.175     0.534    
    SLICE_X143Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_reg
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.091ns (26.886%)  route 0.247ns (73.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.091     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.247     0.866    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X141Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X141Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.091ns (26.886%)  route 0.247ns (73.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.091     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.247     0.866    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X141Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X141Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.091ns (26.886%)  route 0.247ns (73.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.091     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.247     0.866    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X141Y198       FDCE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y198       FDCE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X141Y198       FDCE (Remov_fdce_C_CLR)     -0.107     0.427    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.427    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.091ns (26.983%)  route 0.246ns (73.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.091     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.246     0.865    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X143Y198       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X143Y198       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg/C
                         clock pessimism             -0.175     0.534    
    SLICE_X143Y198       FDPE (Remov_fdpe_C_PRE)     -0.110     0.424    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/link_down_reg
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
                            (rising edge-triggered cell FDRE clocked by Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
                            (removal check against rising-edge clock Q3_RXCLK3  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q3_RXCLK3 rise@0.000ns - Q3_RXCLK3 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.091ns (26.886%)  route 0.247ns (73.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.709ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.155     0.155    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.023     0.178 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.350     0.528    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_CLK_I
    SLICE_X145Y199       FDRE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y199       FDRE (Prop_fdre_C_Q)         0.091     0.619 f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/RX_RST_I_SYNC2_reg/Q
                         net (fo=10, routed)          0.247     0.866    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/out
    SLICE_X141Y198       FDPE                                         f  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Q3_RXCLK3 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y15  GTXE2_CHANNEL                0.000     0.000 r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtxe2_channel/RXOUTCLK
                         net (fo=1, routed)           0.188     0.188    u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/RXOUTCLK_I[3]
    BUFHCE_X1Y40         BUFH (Prop_bufh_I_O)         0.045     0.233 r  u_ibert_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.NON_K7.u_rxusr3/O
                         net (fo=729, routed)         0.476     0.709    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/RX_CLK_I
    SLICE_X141Y198       FDPE                                         r  u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]/C
                         clock pessimism             -0.175     0.534    
    SLICE_X141Y198       FDPE (Remov_fdpe_C_PRE)     -0.110     0.424    u_ibert_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen32.patchk20/err_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dclk_mmcm
  To Clock:  dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.266ns (9.648%)  route 2.491ns (90.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 17.596 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X165Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.566    10.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X163Y302       LUT2 (Prop_lut2_I1_O)        0.043    10.993 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.925    11.918    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X157Y298       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.434    17.596    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X157Y298       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              1.463    19.059    
                         clock uncertainty           -0.102    18.957    
    SLICE_X157Y298       FDPE (Recov_fdpe_C_PRE)     -0.178    18.779    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.266ns (9.648%)  route 2.491ns (90.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 17.596 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X165Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.566    10.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X163Y302       LUT2 (Prop_lut2_I1_O)        0.043    10.993 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.925    11.918    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X157Y298       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.434    17.596    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X157Y298       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              1.463    19.059    
                         clock uncertainty           -0.102    18.957    
    SLICE_X157Y298       FDPE (Recov_fdpe_C_PRE)     -0.178    18.779    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.869ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.266ns (9.712%)  route 2.473ns (90.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 17.595 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X165Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.566    10.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X163Y302       LUT2 (Prop_lut2_I1_O)        0.043    10.993 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.907    11.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X154Y298       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.433    17.595    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X154Y298       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              1.463    19.058    
                         clock uncertainty           -0.102    18.956    
    SLICE_X154Y298       FDPE (Recov_fdpe_C_PRE)     -0.187    18.769    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         18.769    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  6.869    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.266ns (9.712%)  route 2.473ns (90.288%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.595ns = ( 17.595 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X165Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         1.566    10.950    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]_0[0]
    SLICE_X163Y302       LUT2 (Prop_lut2_I1_O)        0.043    10.993 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.907    11.900    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X154Y298       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.433    17.595    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X154Y298       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              1.463    19.058    
                         clock uncertainty           -0.102    18.956    
    SLICE_X154Y298       FDPE (Recov_fdpe_C_PRE)     -0.154    18.802    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         18.802    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.223ns (20.975%)  route 0.840ns (79.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 17.647 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.488ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X165Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.840    10.224    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X167Y292       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.485    17.647    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X167Y292       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              1.488    19.135    
                         clock uncertainty           -0.102    19.033    
    SLICE_X167Y292       FDCE (Recov_fdce_C_CLR)     -0.212    18.821    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         18.821    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  8.597    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.266ns (25.332%)  route 0.784ns (74.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 17.596 - 10.000 ) 
    Source Clock Delay      (SCD):    9.108ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.636     9.108    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X157Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y297       FDPE (Prop_fdpe_C_Q)         0.223     9.331 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.391     9.721    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X158Y297       LUT2 (Prop_lut2_I0_O)        0.043     9.764 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.394    10.158    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_251
    SLICE_X159Y297       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.434    17.596    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X159Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              1.463    19.059    
                         clock uncertainty           -0.102    18.957    
    SLICE_X159Y297       FDPE (Recov_fdpe_C_PRE)     -0.178    18.779    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.621ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.266ns (25.332%)  route 0.784ns (74.668%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 17.596 - 10.000 ) 
    Source Clock Delay      (SCD):    9.108ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.636     9.108    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X157Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y297       FDPE (Prop_fdpe_C_Q)         0.223     9.331 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.391     9.721    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X158Y297       LUT2 (Prop_lut2_I0_O)        0.043     9.764 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0/O
                         net (fo=2, routed)           0.394    10.158    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_251
    SLICE_X159Y297       FDPE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.434    17.596    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X159Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              1.463    19.059    
                         clock uncertainty           -0.102    18.957    
    SLICE_X159Y297       FDPE (Recov_fdpe_C_PRE)     -0.178    18.779    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -10.158    
  -------------------------------------------------------------------
                         slack                                  8.621    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.223ns (23.671%)  route 0.719ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 17.596 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X165Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.719    10.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X163Y295       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.434    17.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X163Y295       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              1.463    19.059    
                         clock uncertainty           -0.102    18.957    
    SLICE_X163Y295       FDCE (Recov_fdce_C_CLR)     -0.212    18.745    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.223ns (23.671%)  route 0.719ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 17.596 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X165Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.719    10.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X163Y295       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.434    17.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X163Y295       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism              1.463    19.059    
                         clock uncertainty           -0.102    18.957    
    SLICE_X163Y295       FDCE (Recov_fdce_C_CLR)     -0.212    18.745    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
                            (recovery check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (dclk_mmcm rise@10.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.942ns  (logic 0.223ns (23.671%)  route 0.719ns (76.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.596ns = ( 17.596 - 10.000 ) 
    Source Clock Delay      (SCD):    9.161ns
    Clock Pessimism Removal (CPR):    1.463ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.905     3.260    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.353 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.787     5.140    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.217 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.162     7.379    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.472 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.689     9.161    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/MA_DCLK_I
    SLICE_X165Y299       FDRE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y299       FDRE (Prop_fdre_C_Q)         0.223     9.384 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=180, routed)         0.719    10.103    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_rst
    SLICE_X163Y295       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    R6                                                0.000    10.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000    10.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000    10.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000    10.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    11.418 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.849    12.267    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    12.350 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           1.627    13.977    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    14.050 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           2.029    16.079    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    16.162 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.434    17.596    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/MA_DCLK_I
    SLICE_X163Y295       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/C
                         clock pessimism              1.463    19.059    
                         clock uncertainty           -0.102    18.957    
    SLICE_X163Y295       FDCE (Recov_fdce_C_CLR)     -0.212    18.745    u_ibert_core/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         18.745    
                         arrival time                         -10.103    
  -------------------------------------------------------------------
                         slack                                  8.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.726%)  route 0.289ns (74.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X159Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y297       FDPE (Prop_fdpe_C_Q)         0.100     3.427 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.289     3.715    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X161Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X161Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X161Y300       FDCE (Remov_fdce_C_CLR)     -0.069     3.557    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.726%)  route 0.289ns (74.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X159Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y297       FDPE (Prop_fdpe_C_Q)         0.100     3.427 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.289     3.715    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X161Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X161Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X161Y300       FDCE (Remov_fdce_C_CLR)     -0.069     3.557    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.726%)  route 0.289ns (74.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X159Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y297       FDPE (Prop_fdpe_C_Q)         0.100     3.427 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.289     3.715    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X161Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X161Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X161Y300       FDCE (Remov_fdce_C_CLR)     -0.069     3.557    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.100ns (23.755%)  route 0.321ns (76.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X159Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y297       FDPE (Prop_fdpe_C_Q)         0.100     3.427 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.321     3.748    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X159Y300       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X159Y300       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X159Y300       FDCE (Remov_fdce_C_CLR)     -0.069     3.557    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.748    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.100ns (22.495%)  route 0.345ns (77.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.751     3.325    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X150Y299       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y299       FDPE (Prop_fdpe_C_Q)         0.100     3.425 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.345     3.769    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X156Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/MA_DCLK_I
    SLICE_X156Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X156Y301       FDCE (Remov_fdce_C_CLR)     -0.050     3.576    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.100ns (22.495%)  route 0.345ns (77.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.751     3.325    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X150Y299       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y299       FDPE (Prop_fdpe_C_Q)         0.100     3.425 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.345     3.769    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X156Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/MA_DCLK_I
    SLICE_X156Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X156Y301       FDCE (Remov_fdce_C_CLR)     -0.050     3.576    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.100ns (22.495%)  route 0.345ns (77.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.751     3.325    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X150Y299       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y299       FDPE (Prop_fdpe_C_Q)         0.100     3.425 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.345     3.769    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X156Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X156Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X156Y301       FDCE (Remov_fdce_C_CLR)     -0.050     3.576    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.100ns (22.495%)  route 0.345ns (77.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.714ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.751     3.325    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X150Y299       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y299       FDPE (Prop_fdpe_C_Q)         0.100     3.425 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.345     3.769    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X156Y301       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.100     4.340    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/MA_DCLK_I
    SLICE_X156Y301       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.714     3.626    
    SLICE_X156Y301       FDCE (Remov_fdce_C_CLR)     -0.050     3.576    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           3.769    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.347%)  route 0.136ns (57.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.899ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X159Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y297       FDPE (Prop_fdpe_C_Q)         0.100     3.427 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     3.563    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X158Y298       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.000     4.240    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X158Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.899     3.341    
    SLICE_X158Y298       FDCE (Remov_fdce_C_CLR)     -0.050     3.291    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dclk_mmcm rise@0.000ns - dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.347%)  route 0.136ns (57.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.240ns
    Source Clock Delay      (SCD):    3.327ns
    Clock Pessimism Removal (CPR):    0.899ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.355     0.796    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.822 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.722     1.544    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.594 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.954     2.548    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.574 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        0.753     3.327    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/MA_DCLK_I
    SLICE_X159Y297       FDPE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y297       FDPE (Prop_fdpe_C_Q)         0.100     3.427 f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.136     3.563    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X158Y298       FDCE                                         f  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    R6                                                0.000     0.000 r  GTREFCLK0P_I[0] (IN)
                         net (fo=0)                   0.000     0.000    GTREFCLK0P_I[0]
    R6                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  GTREFCLK0P_I_IBUF[0]_inst/O
                         net (fo=1, routed)           0.000     0.000    GTREFCLK0P_I_IBUF[0]
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  u_buf_q3_clk0/O
                         net (fo=6, routed)           0.395     1.127    u_ibert_core/inst/GTREFCLK0_I[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.157 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_pre_bufg/O
                         net (fo=1, routed)           0.973     2.130    u_ibert_core/inst/sysclk_int_temp
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.183 r  u_ibert_core/inst/SYSCLK_DIVIDER.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           1.027     3.210    u_ibert_core/inst/dclk_mmcm
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.240 r  u_ibert_core/inst/SYSCLK_DIVIDER.u_bufg_dclk/O
                         net (fo=7479, routed)        1.000     4.240    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/MA_DCLK_I
    SLICE_X158Y298       FDCE                                         r  u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.899     3.341    
    SLICE_X158Y298       FDCE (Remov_fdce_C_CLR)     -0.050     3.291    u_ibert_core/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.291    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.272    





